{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1537778965563 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1537778965568 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 24 10:49:24 2018 " "Processing started: Mon Sep 24 10:49:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1537778965568 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1537778965568 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off nios2_ls -c nios2_ls " "Command: quartus_map --read_settings_files=on --write_settings_files=off nios2_ls -c nios2_ls" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1537778965571 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_ONE_PROCESSOR" "" "Only one processor detected - disabling parallel compilation" {  } {  } 0 20029 "Only one processor detected - disabling parallel compilation" 0 0 "Quartus II" 0 -1 1537778966242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ls-Structure " "Found design unit 1: nios2_ls-Structure" {  } { { "nios2_ls.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls.vhd" 38 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967216 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ls " "Found entity 1: nios2_ls" {  } { { "nios2_ls.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit-rtl " "Found design unit 1: nios2_ht18_lemonde_streit-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967257 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit " "Found entity 1: nios2_ht18_lemonde_streit" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967261 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967265 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Found entity 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967269 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Found entity 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967273 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent " "Found entity 1: nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967278 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Found entity 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967278 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_width_adapter-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_width_adapter-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967283 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_width_adapter " "Found entity 1: nios2_ht18_lemonde_streit_width_adapter" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967283 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967283 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_width_adapter_001-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_width_adapter_001-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" 70 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967288 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_width_adapter_001 " "Found entity 1: nios2_ht18_lemonde_streit_width_adapter_001" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967288 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967294 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 74 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967299 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967299 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory_s1_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_onchip_memory_s1_translator-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967304 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory_s1_translator " "Found entity 1: nios2_ht18_lemonde_streit_onchip_memory_s1_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967304 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967310 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator " "Found entity 1: nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967310 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967315 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator " "Found entity 1: nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967320 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967320 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967320 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_timer_0_s1_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_timer_0_s1_translator-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967326 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_timer_0_s1_translator " "Found entity 1: nios2_ht18_lemonde_streit_timer_0_s1_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_p_counter_control_slave_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_p_counter_control_slave_translator-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967337 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_p_counter_control_slave_translator " "Found entity 1: nios2_ht18_lemonde_streit_p_counter_control_slave_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967346 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator " "Found entity 1: nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967346 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967354 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator " "Found entity 1: nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967354 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_sdram_s1_translator-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_sdram_s1_translator-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 78 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967364 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sdram_s1_translator " "Found entity 1: nios2_ht18_lemonde_streit_sdram_s1_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_rst_controller-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_rst_controller-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967368 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rst_controller " "Found entity 1: nios2_ht18_lemonde_streit_rst_controller" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_001.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_001.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_rst_controller_001-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_rst_controller_001-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_001.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_001.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967376 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rst_controller_001 " "Found entity 1: nios2_ht18_lemonde_streit_rst_controller_001" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_001.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_001.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios2_ht18_lemonde_streit_rst_controller_002-rtl " "Found design unit 1: nios2_ht18_lemonde_streit_rst_controller_002-rtl" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_002.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_002.vhd" 39 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967382 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rst_controller_002 " "Found entity 1: nios2_ht18_lemonde_streit_rst_controller_002" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_002.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_002.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_irq_mapper " "Found entity 1: nios2_ht18_lemonde_streit_irq_mapper" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_irq_mapper.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967391 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967391 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967409 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rsp_xbar_mux_001 " "Found entity 1: nios2_ht18_lemonde_streit_rsp_xbar_mux_001" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rsp_xbar_mux " "Found entity 1: nios2_ht18_lemonde_streit_rsp_xbar_mux" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rsp_xbar_demux_001 " "Found entity 1: nios2_ht18_lemonde_streit_rsp_xbar_demux_001" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_rsp_xbar_demux " "Found entity 1: nios2_ht18_lemonde_streit_rsp_xbar_demux" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_cmd_xbar_mux " "Found entity 1: nios2_ht18_lemonde_streit_cmd_xbar_mux" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_cmd_xbar_demux_001 " "Found entity 1: nios2_ht18_lemonde_streit_cmd_xbar_demux_001" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_cmd_xbar_demux " "Found entity 1: nios2_ht18_lemonde_streit_cmd_xbar_demux" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967449 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967449 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967458 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967458 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv 7 7 " "Found 7 design units, including 7 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967473 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967473 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967473 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967473 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter " "Found entity 5: altera_merlin_burst_adapter" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967473 ""} { "Info" "ISGN_ENTITY_NAME" "6 altera_merlin_burst_adapter_uncompressed_only " "Found entity 6: altera_merlin_burst_adapter_uncompressed_only" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 414 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967473 ""} { "Info" "ISGN_ENTITY_NAME" "7 altera_merlin_burst_adapter_full " "Found entity 7: altera_merlin_burst_adapter_full" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 468 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967473 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967473 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_id_router_013.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router_013.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_013.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_013.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537778967478 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_id_router_013.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router_013.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_013.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_013.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537778967478 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_013.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_013.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_id_router_013_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_id_router_013_default_decode" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_013.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_013.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967479 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_id_router_013 " "Found entity 2: nios2_ht18_lemonde_streit_id_router_013" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_013.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_013.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967479 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_id_router_001.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537778967482 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_id_router_001.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537778967482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_id_router_001_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_id_router_001_default_decode" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967483 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_id_router_001 " "Found entity 2: nios2_ht18_lemonde_streit_id_router_001" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967483 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_id_router.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537778967485 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_id_router.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_id_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537778967485 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_id_router_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_id_router_default_decode" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967486 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_id_router " "Found entity 2: nios2_ht18_lemonde_streit_id_router" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967486 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967486 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_addr_router_001.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_addr_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537778967489 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_addr_router_001.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_addr_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537778967489 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_addr_router_001_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_addr_router_001_default_decode" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967490 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_addr_router_001 " "Found entity 2: nios2_ht18_lemonde_streit_addr_router_001" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967490 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967490 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios2_ht18_lemonde_streit_addr_router.sv(48) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_addr_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537778967493 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios2_ht18_lemonde_streit_addr_router.sv(49) " "Verilog HDL Declaration information at nios2_ht18_lemonde_streit_addr_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1537778967493 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_addr_router_default_decode " "Found entity 1: nios2_ht18_lemonde_streit_addr_router_default_decode" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967494 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_addr_router " "Found entity 2: nios2_ht18_lemonde_streit_addr_router" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967500 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967500 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967511 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sram.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sram " "Found entity 1: nios2_ht18_lemonde_streit_sram" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sram.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_up_clocks_0 " "Found entity 1: nios2_ht18_lemonde_streit_up_clocks_0" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" 48 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v 2 2 " "Found 2 design units, including 2 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_sdram_input_efifo_module " "Found entity 1: nios2_ht18_lemonde_streit_sdram_input_efifo_module" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967527 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_sdram " "Found entity 2: nios2_ht18_lemonde_streit_sdram" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 158 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967527 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_hex_high28.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_hex_high28.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_hex_high28 " "Found entity 1: nios2_ht18_lemonde_streit_de2_pio_hex_high28" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_hex_high28.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_hex_high28.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_greenled9.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_greenled9.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_greenled9 " "Found entity 1: nios2_ht18_lemonde_streit_de2_pio_greenled9" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_greenled9.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_greenled9.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_redled18.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_redled18.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_redled18 " "Found entity 1: nios2_ht18_lemonde_streit_de2_pio_redled18" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_redled18.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_redled18.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967545 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967545 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_keys4.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_keys4.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_keys4 " "Found entity 1: nios2_ht18_lemonde_streit_de2_pio_keys4" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_keys4.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_keys4.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967552 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967552 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_toggles18.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_toggles18.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_de2_pio_toggles18 " "Found entity 1: nios2_ht18_lemonde_streit_de2_pio_toggles18" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_toggles18.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_de2_pio_toggles18.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_p_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_p_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_p_counter " "Found entity 1: nios2_ht18_lemonde_streit_p_counter" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_p_counter.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_p_counter.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967569 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_1.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_timer_1 " "Found entity 1: nios2_ht18_lemonde_streit_timer_1" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_1.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_1.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967574 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_0.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_timer_0 " "Found entity 1: nios2_ht18_lemonde_streit_timer_0" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_timer_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_jtag_uart_0_sim_scfifo_w " "Found entity 1: nios2_ht18_lemonde_streit_jtag_uart_0_sim_scfifo_w" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967586 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w " "Found entity 2: nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967586 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_ht18_lemonde_streit_jtag_uart_0_sim_scfifo_r " "Found entity 3: nios2_ht18_lemonde_streit_jtag_uart_0_sim_scfifo_r" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967586 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r " "Found entity 4: nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967586 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_ht18_lemonde_streit_jtag_uart_0 " "Found entity 5: nios2_ht18_lemonde_streit_jtag_uart_0" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967586 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967586 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_ht18_lemonde_streit.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_ht18_lemonde_streit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_ht18_lemonde_streit " "Found entity 1: nios2_ht18_lemonde_streit_ht18_lemonde_streit" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_ht18_lemonde_streit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967589 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967589 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_onchip_memory " "Found entity 1: nios2_ht18_lemonde_streit_onchip_memory" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967592 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967592 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967596 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967604 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v 21 21 " "Found 21 design units, including 21 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module " "Found entity 2: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "3 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug " "Found entity 3: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 147 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "4 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module " "Found entity 4: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 288 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "5 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem " "Found entity 5: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 346 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "6 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg " "Found entity 6: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 524 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "7 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break " "Found entity 7: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 616 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "8 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk " "Found entity 8: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 910 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "9 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk " "Found entity 9: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "10 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace " "Found entity 10: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1302 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "11 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode " "Found entity 11: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1599 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "12 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace " "Found entity 12: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1666 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "13 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count " "Found entity 13: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1760 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "14 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc " "Found entity 14: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1831 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "15 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc " "Found entity 15: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1873 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "16 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo " "Found entity 16: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1919 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "17 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib " "Found entity 17: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2424 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "18 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im " "Found entity 18: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2492 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "19 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_performance_monitors " "Found entity 19: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_performance_monitors" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2608 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "20 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci " "Found entity 20: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2624 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""} { "Info" "ISGN_ENTITY_NAME" "21 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit " "Found entity 21: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench " "Found entity 1: nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778967673 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778967673 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_sdram.v(316) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_sdram.v(316): conditional expression evaluates to a constant" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 316 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1537778967778 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_sdram.v(326) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_sdram.v(326): conditional expression evaluates to a constant" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 326 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1537778967783 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_sdram.v(336) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_sdram.v(336): conditional expression evaluates to a constant" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 336 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1537778967783 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_sdram.v(680) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_sdram.v(680): conditional expression evaluates to a constant" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 680 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1537778967787 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1567) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1567): conditional expression evaluates to a constant" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1567 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1537778967808 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1569) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1569): conditional expression evaluates to a constant" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1569 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1537778967808 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1725) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(1725): conditional expression evaluates to a constant" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1725 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1537778967809 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(2553) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v(2553): conditional expression evaluates to a constant" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2553 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 1 0 "Quartus II" 0 -1 1537778967816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "nios2_ls " "Elaborating entity \"nios2_ls\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1537778967974 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit nios2_ht18_lemonde_streit:NiosII " "Elaborating entity \"nios2_ht18_lemonde_streit\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\"" {  } { { "nios2_ls.vhd" "NiosII" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778968009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969126 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_test_bench" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3794 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 4279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_altsyncram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969703 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 55 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537778969735 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_rf_ram_a.mif " "Parameter \"init_file\" = \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969737 ""}  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 55 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537778969737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_vrj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_vrj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_vrj1 " "Found entity 1: altsyncram_vrj1" {  } { { "db/altsyncram_vrj1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/altsyncram_vrj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778969821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778969821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_vrj1 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vrj1:auto_generated " "Elaborating entity \"altsyncram_vrj1\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_vrj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969823 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 4300 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778969954 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_altsyncram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970004 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 118 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537778970019 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_rf_ram_b.mif " "Parameter \"init_file\" = \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970020 ""}  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 118 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537778970020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0sj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0sj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0sj1 " "Found entity 1: altsyncram_0sj1" {  } { { "db/altsyncram_0sj1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/altsyncram_0sj1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778970120 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778970120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_0sj1 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0sj1:auto_generated " "Elaborating entity \"altsyncram_0sj1\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_0sj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970123 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 4758 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2802 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_altera_std_synchronizer" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970306 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 213 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537778970314 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970315 ""}  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 213 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537778970315 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2821 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_altsyncram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 322 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 322 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537778970526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_default_contents.mif " "Parameter \"init_file\" = \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970526 ""}  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 322 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537778970526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_39b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_39b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_39b1 " "Found entity 1: altsyncram_39b1" {  } { { "db/altsyncram_39b1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/altsyncram_39b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778970621 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778970621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_39b1 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_39b1:auto_generated " "Elaborating entity \"altsyncram_39b1\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_ocimem\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram_module:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_39b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_avalon_reg" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2840 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_break" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2871 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_xbrk" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dbrk" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_itrace" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2952 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_dtrace\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_td_mode:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_trc_ctrl_td_mode\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_trc_ctrl_td_mode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 1714 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2971 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count_tm_count " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count_tm_count\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_compute_tm_count_tm_count" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc_fifowp " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc_fifowp\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifowp_inc_fifowp" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2056 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778970998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc_fifocount " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc_fifocount\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifocount_inc_fifocount" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2066 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971006 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_fifo\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2075 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971014 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench " "Entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench\" contains only dangling pins" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_oci_test_bench" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2075 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Quartus II" 0 -1 1537778971016 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_pib" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 2981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971022 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci_im" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3002 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971036 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit.v" 3107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971064 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_tck" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971081 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_sysclk" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971116 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971196 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537778971203 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy " "Instantiated megafunction \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971203 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971203 ""}  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537778971203 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971207 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit:nios2_ht18_lemonde_streit\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_nios2_oci\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper:the_nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 151 0 0 } } { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_onchip_memory nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory " "Elaborating entity \"nios2_ht18_lemonde_streit_onchip_memory\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "onchip_memory" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" "the_altsyncram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971386 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios2_ht18_lemonde_streit_onchip_memory.hex " "Parameter \"init_file\" = \"nios2_ht18_lemonde_streit_onchip_memory.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971409 ""}  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_onchip_memory.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537778971409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mfe1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mfe1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mfe1 " "Found entity 1: altsyncram_mfe1" {  } { { "db/altsyncram_mfe1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/altsyncram_mfe1.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778971515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778971515 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mfe1 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated " "Elaborating entity \"altsyncram_mfe1\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778971517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_1oa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_1oa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_1oa " "Found entity 1: decode_1oa" {  } { { "db/decode_1oa.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/decode_1oa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778972035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778972035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_1oa nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\|decode_1oa:decode3 " "Elaborating entity \"decode_1oa\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\|decode_1oa:decode3\"" {  } { { "db/altsyncram_mfe1.tdf" "decode3" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/altsyncram_mfe1.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ujb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ujb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ujb " "Found entity 1: mux_ujb" {  } { { "db/mux_ujb.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/mux_ujb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778972147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778972147 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ujb nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\|mux_ujb:mux2 " "Elaborating entity \"mux_ujb\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory:onchip_memory\|altsyncram:the_altsyncram\|altsyncram_mfe1:auto_generated\|mux_ujb:mux2\"" {  } { { "db/altsyncram_mfe1.tdf" "mux2" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/altsyncram_mfe1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972154 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_ht18_lemonde_streit nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_ht18_lemonde_streit:ht18_lemonde_streit " "Elaborating entity \"nios2_ht18_lemonde_streit_ht18_lemonde_streit\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_ht18_lemonde_streit:ht18_lemonde_streit\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "ht18_lemonde_streit" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_jtag_uart_0 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"nios2_ht18_lemonde_streit_jtag_uart_0\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "jtag_uart_0" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972226 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w " "Elaborating entity \"nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "wfifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972477 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537778972483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972484 ""}  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537778972484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1n21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1n21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1n21 " "Found entity 1: scfifo_1n21" {  } { { "db/scfifo_1n21.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/scfifo_1n21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778972564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778972564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1n21 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated " "Elaborating entity \"scfifo_1n21\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/scfifo.tdf" 296 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972566 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_8t21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_8t21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_8t21 " "Found entity 1: a_dpfifo_8t21" {  } { { "db/a_dpfifo_8t21.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/a_dpfifo_8t21.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778972573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778972573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_8t21 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo " "Elaborating entity \"a_dpfifo_8t21\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\"" {  } { { "db/scfifo_1n21.tdf" "dpfifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/scfifo_1n21.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972575 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/a_fefifo_7cf.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778972583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778972583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_8t21.tdf" "fifo_state" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/a_dpfifo_8t21.tdf" 42 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972585 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_rj7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_rj7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_rj7 " "Found entity 1: cntr_rj7" {  } { { "db/cntr_rj7.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/cntr_rj7.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778972664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778972664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_rj7 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw " "Elaborating entity \"cntr_rj7\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_rj7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/a_fefifo_7cf.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_5h21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_5h21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_5h21 " "Found entity 1: dpram_5h21" {  } { { "db/dpram_5h21.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/dpram_5h21.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778972744 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778972744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_5h21 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram " "Elaborating entity \"dpram_5h21\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\"" {  } { { "db/a_dpfifo_8t21.tdf" "FIFOram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/a_dpfifo_8t21.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972748 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9tl1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9tl1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9tl1 " "Found entity 1: altsyncram_9tl1" {  } { { "db/altsyncram_9tl1.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/altsyncram_9tl1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778972818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778972818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9tl1 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2 " "Elaborating entity \"altsyncram_9tl1\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|dpram_5h21:FIFOram\|altsyncram_9tl1:altsyncram2\"" {  } { { "db/dpram_5h21.tdf" "altsyncram2" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/dpram_5h21.tdf" 36 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972820 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_fjb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_fjb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_fjb " "Found entity 1: cntr_fjb" {  } { { "db/cntr_fjb.tdf" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/cntr_fjb.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1537778972925 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1537778972925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_fjb nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count " "Elaborating entity \"cntr_fjb\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_1n21:auto_generated\|a_dpfifo_8t21:dpfifo\|cntr_fjb:rd_ptr_count\"" {  } { { "db/a_dpfifo_8t21.tdf" "rd_ptr_count" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/db/a_dpfifo_8t21.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r " "Elaborating entity \"nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r:the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "the_nios2_ht18_lemonde_streit_jtag_uart_0_scfifo_r" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778972956 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973176 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537778973204 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:nios2_ht18_lemonde_streit_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973205 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973205 ""}  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_jtag_uart_0.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537778973205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_timer_0 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_timer_0:timer_0 " "Elaborating entity \"nios2_ht18_lemonde_streit_timer_0\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_timer_0:timer_0\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "timer_0" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973219 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_timer_1 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_timer_1:timer_1 " "Elaborating entity \"nios2_ht18_lemonde_streit_timer_1\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_timer_1:timer_1\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "timer_1" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3199 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_p_counter nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_p_counter:p_counter " "Elaborating entity \"nios2_ht18_lemonde_streit_p_counter\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_p_counter:p_counter\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "p_counter" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_de2_pio_toggles18 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_toggles18:de2_pio_toggles18 " "Elaborating entity \"nios2_ht18_lemonde_streit_de2_pio_toggles18\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_toggles18:de2_pio_toggles18\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "de2_pio_toggles18" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_de2_pio_keys4 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_keys4:de2_pio_keys4 " "Elaborating entity \"nios2_ht18_lemonde_streit_de2_pio_keys4\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_keys4:de2_pio_keys4\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "de2_pio_keys4" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_de2_pio_redled18 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_redled18:de2_pio_redled18 " "Elaborating entity \"nios2_ht18_lemonde_streit_de2_pio_redled18\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_redled18:de2_pio_redled18\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "de2_pio_redled18" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3248 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_de2_pio_greenled9 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_greenled9:de2_pio_greenled9 " "Elaborating entity \"nios2_ht18_lemonde_streit_de2_pio_greenled9\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_greenled9:de2_pio_greenled9\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "de2_pio_greenled9" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_de2_pio_hex_high28 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_hex_high28:de2_pio_hex_high28 " "Elaborating entity \"nios2_ht18_lemonde_streit_de2_pio_hex_high28\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_hex_high28:de2_pio_hex_high28\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "de2_pio_hex_high28" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3272 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sdram nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sdram:sdram " "Elaborating entity \"nios2_ht18_lemonde_streit_sdram\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sdram:sdram\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sdram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sdram_input_efifo_module nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sdram:sdram\|nios2_ht18_lemonde_streit_sdram_input_efifo_module:the_nios2_ht18_lemonde_streit_sdram_input_efifo_module " "Elaborating entity \"nios2_ht18_lemonde_streit_sdram_input_efifo_module\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sdram:sdram\|nios2_ht18_lemonde_streit_sdram_input_efifo_module:the_nios2_ht18_lemonde_streit_sdram_input_efifo_module\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" "the_nios2_ht18_lemonde_streit_sdram_input_efifo_module" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_sdram.v" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_up_clocks_0 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_up_clocks_0:up_clocks_0 " "Elaborating entity \"nios2_ht18_lemonde_streit_up_clocks_0\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_up_clocks_0:up_clocks_0\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "up_clocks_0" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973855 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "VGA_CLK nios2_ht18_lemonde_streit_up_clocks_0.v(97) " "Verilog HDL or VHDL warning at nios2_ht18_lemonde_streit_up_clocks_0.v(97): object \"VGA_CLK\" assigned a value but never read" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" 97 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1537778973856 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_up_clocks_0:up_clocks_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Elaborating entity \"altpll\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" "DE_Clock_Generator_System" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778973981 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Elaborated megafunction instantiation \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" 162 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System " "Instantiated megafunction \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_up_clocks_0:up_clocks_0\|altpll:DE_Clock_Generator_System\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift -3000 " "Parameter \"clk1_phase_shift\" = \"-3000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 2 " "Parameter \"clk2_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 20000 " "Parameter \"clk2_phase_shift\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "gate_lock_signal NO " "Parameter \"gate_lock_signal\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "invalid_lock_multiplier 5 " "Parameter \"invalid_lock_multiplier\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974049 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable0 PORT_UNUSED " "Parameter \"port_enable0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_enable1 PORT_UNUSED " "Parameter \"port_enable1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena0 PORT_UNUSED " "Parameter \"port_extclkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena1 PORT_UNUSED " "Parameter \"port_extclkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena2 PORT_UNUSED " "Parameter \"port_extclkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclkena3 PORT_UNUSED " "Parameter \"port_extclkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout0 PORT_UNUSED " "Parameter \"port_sclkout0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_sclkout1 PORT_UNUSED " "Parameter \"port_sclkout1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "valid_lock_multiplier 1 " "Parameter \"valid_lock_multiplier\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974050 ""}  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" 162 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1537778974049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram:sram " "Elaborating entity \"nios2_ht18_lemonde_streit_sram\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram:sram\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sram" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974067 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_data_master_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974079 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(63): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974082 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(64): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974082 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974082 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974082 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974083 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator\|altera_merlin_master_translator:nios2_ht18_lemonde_streit_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator:nios2_ht18_lemonde_streit_data_master_translator\|altera_merlin_master_translator:nios2_ht18_lemonde_streit_data_master_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" "nios2_ht18_lemonde_streit_data_master_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_data_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_instruction_master_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3413 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974120 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_readdatavalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(61): used implicit default value for signal \"av_readdatavalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974122 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_response nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(62): used implicit default value for signal \"av_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974122 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponsevalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(66): used implicit default value for signal \"av_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974123 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_clken nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(67) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(67): used implicit default value for signal \"uav_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974123 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponserequest nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd(69): used implicit default value for signal \"uav_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974123 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator\|altera_merlin_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator\|altera_merlin_master_translator:nios2_ht18_lemonde_streit_instruction_master_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" "nios2_ht18_lemonde_streit_instruction_master_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_instruction_master_translator.vhd" 142 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974150 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_onchip_memory_s1_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_onchip_memory_s1_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "onchip_memory_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974191 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974193 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974194 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974194 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974194 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974194 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974195 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974195 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974195 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974195 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974196 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974196 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator:onchip_memory_s1_translator\|altera_merlin_slave_translator:onchip_memory_s1_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" "onchip_memory_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "ht18_lemonde_streit_control_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974243 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(53) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(53): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 53 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974247 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(54) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(54): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 54 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974249 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(55) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(55): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 55 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974250 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(56): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974250 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(57): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974250 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(58): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974250 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(59): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974250 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(60): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974251 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(61): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974251 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(62): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974251 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_write nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(66): used implicit default value for signal \"av_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974254 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(67) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(67): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 67 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974254 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writedata nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(68): used implicit default value for signal \"av_writedata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974254 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974255 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974255 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974255 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator\|altera_merlin_slave_translator:ht18_lemonde_streit_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator:ht18_lemonde_streit_control_slave_translator\|altera_merlin_slave_translator:ht18_lemonde_streit_control_slave_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" "ht18_lemonde_streit_control_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_ht18_lemonde_streit_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974281 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3613 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974311 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974314 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974314 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974314 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(61): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974314 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974315 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974315 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974315 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974315 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974315 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974316 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974316 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974316 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" "jtag_uart_0_avalon_jtag_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_jtag_uart_0_avalon_jtag_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3681 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974385 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(59): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974392 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(60): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974396 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(61): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974396 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(62): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974397 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974399 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974399 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974399 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974400 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974400 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974400 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974400 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator\|altera_merlin_slave_translator:nios2_ht18_lemonde_streit_jtag_debug_module_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" "nios2_ht18_lemonde_streit_jtag_debug_module_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_nios2_ht18_lemonde_streit_jtag_debug_module_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974416 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_timer_0_s1_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_timer_0_s1_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "timer_0_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3749 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974459 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974461 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974466 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974466 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974466 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974466 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974466 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974467 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974467 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974467 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974467 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974468 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974468 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974468 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_timer_0_s1_translator:timer_0_s1_translator\|altera_merlin_slave_translator:timer_0_s1_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" "timer_0_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_timer_0_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_p_counter_control_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_p_counter_control_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "p_counter_control_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3885 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974534 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974537 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(57): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974539 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(58): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974540 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(59): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974540 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974541 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974541 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974542 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974546 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974546 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974546 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974547 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974547 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974547 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator\|altera_merlin_slave_translator:p_counter_control_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_p_counter_control_slave_translator:p_counter_control_slave_translator\|altera_merlin_slave_translator:p_counter_control_slave_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" "p_counter_control_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_p_counter_control_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "de2_pio_toggles18_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 3953 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974608 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(56) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(56): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 56 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974612 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(57) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(57): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 57 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974612 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(58): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974612 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_byteenable nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(59): used implicit default value for signal \"av_byteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974612 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(60): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974612 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(61): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974613 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(62): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974613 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(63): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974613 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_read nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(64): used implicit default value for signal \"av_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974613 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974614 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974614 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974614 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974614 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator\|altera_merlin_slave_translator:de2_pio_toggles18_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator:de2_pio_toggles18_s1_translator\|altera_merlin_slave_translator:de2_pio_toggles18_s1_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" "de2_pio_toggles18_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_de2_pio_toggles18_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sram_avalon_sram_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4361 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974734 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(58) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(58): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 58 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974736 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(59) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(59): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 59 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974737 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(60): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974737 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_chipselect nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(61): used implicit default value for signal \"av_chipselect\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974737 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(62): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974737 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(63): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974738 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(64): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974738 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(65): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974738 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974738 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974739 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974739 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974740 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator:sram_avalon_sram_slave_translator\|altera_merlin_slave_translator:sram_avalon_sram_slave_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" "sram_avalon_sram_slave_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974752 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sdram_s1_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator " "Elaborating entity \"nios2_ht18_lemonde_streit_sdram_s1_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sdram_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974773 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_beginbursttransfer nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(60) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(60): used implicit default value for signal \"av_beginbursttransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 60 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974775 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_begintransfer nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(61) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(61): used implicit default value for signal \"av_begintransfer\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 61 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974775 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_burstcount nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(62) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(62): used implicit default value for signal \"av_burstcount\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 62 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974776 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_clken nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(63) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(63): used implicit default value for signal \"av_clken\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 63 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974776 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_debugaccess nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(64) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(64): used implicit default value for signal \"av_debugaccess\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 64 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974776 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_lock nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(65) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(65): used implicit default value for signal \"av_lock\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974776 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_outputenable nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(66) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(66): used implicit default value for signal \"av_outputenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 66 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974776 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writebyteenable nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(68) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(68): used implicit default value for signal \"av_writebyteenable\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 68 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974777 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "av_writeresponserequest nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(69) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(69): used implicit default value for signal \"av_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 69 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974777 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_response nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(72) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(72): used implicit default value for signal \"uav_response\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 72 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974777 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "uav_writeresponsevalid nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(74) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sdram_s1_translator.vhd(74): used implicit default value for signal \"uav_writeresponsevalid\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 74 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974778 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sdram_s1_translator:sdram_s1_translator\|altera_merlin_slave_translator:sdram_s1_translator\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" "sdram_s1_translator" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sdram_s1_translator.vhd" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_ht18_lemonde_streit:NiosII\|altera_merlin_master_agent:nios2_ht18_lemonde_streit_data_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|altera_merlin_master_agent:nios2_ht18_lemonde_streit_data_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_data_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974809 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent nios2_ht18_lemonde_streit:NiosII\|altera_merlin_master_agent:nios2_ht18_lemonde_streit_instruction_master_translator_avalon_universal_master_0_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|altera_merlin_master_agent:nios2_ht18_lemonde_streit_instruction_master_translator_avalon_universal_master_0_agent\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "nios2_ht18_lemonde_streit_instruction_master_translator_avalon_universal_master_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4579 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4661 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974871 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778974877 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974922 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:onchip_memory_s1_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778974978 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 4744 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975007 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975009 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975009 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975009 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975010 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975012 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975012 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6299 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975398 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "m0_writeresponserequest nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd(88) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd(88): used implicit default value for signal \"m0_writeresponserequest\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 88 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975402 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_slave_agent:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_slave_agent.sv" 574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975482 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6382 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975516 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975518 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975518 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975519 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975520 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975520 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975520 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975729 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975731 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975732 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975732 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975734 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975734 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975734 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975735 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975735 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975750 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6551 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975789 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(37): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975790 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(38): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975791 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(41): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 41 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975791 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(47): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975792 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(48): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975792 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd(49): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975792 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6594 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975955 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_empty_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(33): used implicit default value for signal \"almost_empty_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 33 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975956 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "almost_full_data nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(34): used implicit default value for signal \"almost_full_data\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975957 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "csr_readdata nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(37): used implicit default value for signal \"csr_readdata\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975957 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_channel nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(45): used implicit default value for signal \"out_channel\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 45 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975958 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_empty nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(46): used implicit default value for signal \"out_empty\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 46 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975958 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_endofpacket nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(47): used implicit default value for signal \"out_endofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 47 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975958 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_error nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(48): used implicit default value for signal \"out_error\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 48 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975958 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_startofpacket nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd(49): used implicit default value for signal \"out_startofpacket\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 49 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778975958 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo:sdram_s1_translator_avalon_universal_slave_0_agent_rdata_fifo\|altera_avalon_sc_fifo:sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" "sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_sram_avalon_sram_slave_translator_avalon_universal_slave_0_agent_rdata_fifo.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_addr_router nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_addr_router:addr_router " "Elaborating entity \"nios2_ht18_lemonde_streit_addr_router\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_addr_router:addr_router\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "addr_router" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778975991 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_addr_router_default_decode nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_addr_router:addr_router\|nios2_ht18_lemonde_streit_addr_router_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_addr_router_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_addr_router:addr_router\|nios2_ht18_lemonde_streit_addr_router_default_decode:the_default_decode\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router.sv" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_addr_router_001 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_addr_router_001:addr_router_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_addr_router_001\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_addr_router_001:addr_router_001\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "addr_router_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6654 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_addr_router_001_default_decode nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_addr_router_001:addr_router_001\|nios2_ht18_lemonde_streit_addr_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_addr_router_001_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_addr_router_001:addr_router_001\|nios2_ht18_lemonde_streit_addr_router_001_default_decode:the_default_decode\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_addr_router_001.sv" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_id_router:id_router " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_id_router:id_router\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "id_router" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6671 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976175 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_default_decode nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_id_router:id_router\|nios2_ht18_lemonde_streit_id_router_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_id_router:id_router\|nios2_ht18_lemonde_streit_id_router_default_decode:the_default_decode\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976194 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_001 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_id_router_001:id_router_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_001\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_id_router_001:id_router_001\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "id_router_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6688 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976199 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_001_default_decode nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_id_router_001:id_router_001\|nios2_ht18_lemonde_streit_id_router_001_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_001_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_id_router_001:id_router_001\|nios2_ht18_lemonde_streit_id_router_001_default_decode:the_default_decode\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_001.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_001.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976211 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_013 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_id_router_013:id_router_013 " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_013\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_id_router_013:id_router_013\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "id_router_013" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6892 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_id_router_013_default_decode nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_id_router_013:id_router_013\|nios2_ht18_lemonde_streit_id_router_013_default_decode:the_default_decode " "Elaborating entity \"nios2_ht18_lemonde_streit_id_router_013_default_decode\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_id_router_013:id_router_013\|nios2_ht18_lemonde_streit_id_router_013_default_decode:the_default_decode\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_013.sv" "the_default_decode" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_id_router_013.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter nios2_ht18_lemonde_streit:NiosII\|altera_merlin_burst_adapter:burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|altera_merlin_burst_adapter:burst_adapter\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "burst_adapter" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 6926 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only nios2_ht18_lemonde_streit:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|altera_merlin_burst_adapter:burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.the_ba\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.the_ba" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_burst_adapter.sv" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rst_controller nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller:rst_controller " "Elaborating entity \"nios2_ht18_lemonde_streit_rst_controller\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller:rst_controller\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rst_controller" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7026 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976352 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller:rst_controller\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller:rst_controller\|altera_reset_controller:rst_controller\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller.vhd" "rst_controller" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller:rst_controller\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_reset_controller.v" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rst_controller_001 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller_001:rst_controller_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_rst_controller_001\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller_001:rst_controller_001\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rst_controller_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7055 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976396 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios2_ht18_lemonde_streit_rst_controller_001.vhd(35) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_rst_controller_001.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_001.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_001.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778976397 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_rst_controller_001:rst_controller_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller_001:rst_controller_001\|altera_reset_controller:rst_controller_001\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_001.vhd" "rst_controller_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_001.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976404 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rst_controller_002 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller_002:rst_controller_002 " "Elaborating entity \"nios2_ht18_lemonde_streit_rst_controller_002\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller_002:rst_controller_002\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rst_controller_002" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7084 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976415 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "reset_req nios2_ht18_lemonde_streit_rst_controller_002.vhd(35) " "VHDL Signal Declaration warning at nios2_ht18_lemonde_streit_rst_controller_002.vhd(35): used implicit default value for signal \"reset_req\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_002.vhd" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_002.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1537778976416 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_rst_controller_002:rst_controller_002"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rst_controller_002:rst_controller_002\|altera_reset_controller:rst_controller_002\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_002.vhd" "rst_controller_002" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_rst_controller_002.vhd" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_cmd_xbar_demux nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_cmd_xbar_demux:cmd_xbar_demux " "Elaborating entity \"nios2_ht18_lemonde_streit_cmd_xbar_demux\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_cmd_xbar_demux:cmd_xbar_demux\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "cmd_xbar_demux" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_cmd_xbar_demux_001 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_cmd_xbar_demux_001:cmd_xbar_demux_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_cmd_xbar_demux_001\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_cmd_xbar_demux_001:cmd_xbar_demux_001\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "cmd_xbar_demux_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7215 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_cmd_xbar_mux nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux " "Elaborating entity \"nios2_ht18_lemonde_streit_cmd_xbar_mux\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "cmd_xbar_mux" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976528 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" "arb" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_cmd_xbar_mux.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976582 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_cmd_xbar_mux:cmd_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rsp_xbar_demux nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_demux:rsp_xbar_demux " "Elaborating entity \"nios2_ht18_lemonde_streit_rsp_xbar_demux\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_demux:rsp_xbar_demux\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rsp_xbar_demux" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7347 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976635 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rsp_xbar_demux_001 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_demux_001:rsp_xbar_demux_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_rsp_xbar_demux_001\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_demux_001:rsp_xbar_demux_001\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rsp_xbar_demux_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rsp_xbar_mux nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux " "Elaborating entity \"nios2_ht18_lemonde_streit_rsp_xbar_mux\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rsp_xbar_mux" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7641 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" "arb" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_mux:rsp_xbar_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_rsp_xbar_mux_001 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_rsp_xbar_mux_001\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "rsp_xbar_mux_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7743 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" "arb" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_rsp_xbar_mux_001.sv" 328 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_rsp_xbar_mux_001:rsp_xbar_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_width_adapter nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_width_adapter:width_adapter " "Elaborating entity \"nios2_ht18_lemonde_streit_width_adapter\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_width_adapter:width_adapter\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "width_adapter" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778976989 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_width_adapter:width_adapter\|altera_merlin_width_adapter:width_adapter\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" "width_adapter" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778977012 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_width_adapter_001 nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001 " "Elaborating entity \"nios2_ht18_lemonde_streit_width_adapter_001\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "width_adapter_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 7839 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778977098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001 " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001\|altera_merlin_width_adapter:width_adapter_001\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" "width_adapter_001" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_width_adapter_001.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778977115 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "in_burstwrap_field altera_merlin_width_adapter.sv(259) " "Verilog HDL warning at altera_merlin_width_adapter.sv(259): object in_burstwrap_field used but never assigned" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Quartus II" 0 -1 1537778977146 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(717) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(717): object \"aligned_addr\" assigned a value but never read" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" 717 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1537778977148 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(718) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(718): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" 718 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1537778977148 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "in_burstwrap_field 0 altera_merlin_width_adapter.sv(259) " "Net \"in_burstwrap_field\" at altera_merlin_width_adapter.sv(259) has no driver or initial value, using a default initial value '0'" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/altera_merlin_width_adapter.sv" 259 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1537778977197 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_width_adapter_001:width_adapter_001|altera_merlin_width_adapter:width_adapter_001"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios2_ht18_lemonde_streit_irq_mapper nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_irq_mapper:irq_mapper " "Elaborating entity \"nios2_ht18_lemonde_streit_irq_mapper\" for hierarchy \"nios2_ht18_lemonde_streit:NiosII\|nios2_ht18_lemonde_streit_irq_mapper:irq_mapper\"" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" "irq_mapper" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit.vhd" 8019 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778977290 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979732 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979733 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979733 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979733 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979733 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979733 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979751 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979752 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979752 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979752 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979753 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979753 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979770 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979770 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979771 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979771 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979771 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979771 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979788 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979788 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979789 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979789 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979789 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979789 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979813 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979813 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979814 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979814 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979814 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979815 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979837 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979841 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979842 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979842 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979842 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979875 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979875 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979875 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979876 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979876 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979879 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979912 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979912 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979912 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979913 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979913 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979913 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979947 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979947 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979953 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979954 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979954 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979954 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979984 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979990 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979990 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979990 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979990 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778979991 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778980033 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778980038 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778980038 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778980039 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778980039 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778980040 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_channel in_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778980097 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_empty in_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778980101 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "in_error in_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"in_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"in_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778980102 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_channel out_channel\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_channel\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_channel\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778980102 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_empty out_empty\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_empty\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_empty\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778980103 ""}
{ "Warning" "WSGN_MISMATCH_ASSUMPTION" "out_error out_error\[0\] onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo " "Port \"out_error\" in macrofunction \"onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo\" has no range declared,the Quartus II software will connect the port to pin \"out_error\[0\]\" because the pin is a member of a single bit bus with the same name as the port" {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" "onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/nios2_ht18_lemonde_streit_onchip_memory_s1_translator_avalon_universal_slave_0_agent_rsp_fifo.vhd" 100 0 0 } }  } 0 12000 "Port \"%1!s!\" in macrofunction \"%3!s!\" has no range declared,the Quartus II software will connect the port to pin \"%2!s!\" because the pin is a member of a single bit bus with the same name as the port" 0 0 "Quartus II" 0 -1 1537778980103 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_OUTPUT_PORT" "clk DE_Clock_Generator_System 3 6 " "Port \"clk\" on the entity instantiation of \"DE_Clock_Generator_System\" is connected to a signal of width 3. The formal width of the signal in the module is 6.  The extra bits will be left dangling without any fan-out logic." {  } { { "nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" "DE_Clock_Generator_System" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls_w_memory/nios2_ht18_lemonde_streit/synthesis/submodules/nios2_ht18_lemonde_streit_up_clocks_0.v" 162 0 0 } }  } 0 12030 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be left dangling without any fan-out logic." 0 0 "Quartus II" 0 -1 1537778980303 "|nios2_ls|nios2_ht18_lemonde_streit:NiosII|nios2_ht18_lemonde_streit_up_clocks_0:up_clocks_0|altpll:DE_Clock_Generator_System"}
{ "Error" "ESGN_NON_EXISTENT_PORT" "leds_green9_export NiosII " "Port \"leds_green9_export\" does not exist in macrofunction \"NiosII\"" {  } { { "nios2_ls.vhd" "NiosII" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls.vhd" 78 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778980405 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "leds_red18_export NiosII " "Port \"leds_red18_export\" does not exist in macrofunction \"NiosII\"" {  } { { "nios2_ls.vhd" "NiosII" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls.vhd" 78 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778980407 ""}
{ "Error" "ESGN_NON_EXISTENT_PORT" "switches18_export NiosII " "Port \"switches18_export\" does not exist in macrofunction \"NiosII\"" {  } { { "nios2_ls.vhd" "NiosII" { Text "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/nios2_ls.vhd" 78 0 0 } }  } 0 12002 "Port \"%1!s!\" does not exist in macrofunction \"%2!s!\"" 0 0 "Quartus II" 0 -1 1537778980407 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1537778980478 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/output_files/nios2_ls.map.smsg " "Generated suppressed messages file /home/student/Labs/embedded-systems-labs/il2206-lab-master/hardware/DE2-own-built/output_files/nios2_ls.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1537778981304 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 240 s Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 240 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "469 " "Peak virtual memory: 469 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1537778982076 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Sep 24 10:49:42 2018 " "Processing ended: Mon Sep 24 10:49:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1537778982076 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1537778982076 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1537778982076 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537778982076 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 240 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 240 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1537778982377 ""}
