--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 10.833 ns
From           : IN[8]
To             : CONTRLA:inst5|current_state.jmpgt6
From Clock     : --
To Clock       : STEP
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 22.258 ns
From           : REG16A_V:inst2|c_out[4]
To             : ALU[11]
From Clock     : CLK
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 17.832 ns
From           : IN[8]
To             : ALU[12]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 4.691 ns
From           : IN[15]
To             : REG16A_V:inst|c_out[15]
From Clock     : --
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Setup: 'STEP'
Slack          : N/A
Required Time  : None
Actual Time    : 67.27 MHz ( period = 14.865 ns )
From           : REG_AR7:inst8|ramdata~38
To             : CONTRLA:inst5|current_state.jmpgt6
From Clock     : STEP
To Clock       : STEP
Failed Paths   : 0

Type           : Clock Setup: 'CLK'
Slack          : N/A
Required Time  : None
Actual Time    : 105.97 MHz ( period = 9.437 ns )
From           : REG16A_V:inst2|c_out[4]
To             : REGT_V:inst11|v1[2]
From Clock     : CLK
To Clock       : CLK
Failed Paths   : 0

Type           : Clock Hold: 'STEP'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : CONTRLA:inst5|current_state.rotl1
To             : REGT_V:inst11|v1[15]
From Clock     : STEP
To Clock       : STEP
Failed Paths   : 10000

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 10000

--------------------------------------------------------------------------------------

