{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II " "Info: Running Quartus II Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 05 17:42:34 2018 " "Info: Processing started: Fri Jan 05 17:42:34 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_RAM -c CPU_RAM --generate_functional_sim_netlist " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_RAM -c CPU_RAM --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_RAM.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file CPU_RAM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CPU_RAM-arch1 " "Info: Found design unit 1: CPU_RAM-arch1" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 CPU_RAM " "Info: Found entity 1: CPU_RAM" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_RAM " "Info: Elaborating entity \"CPU_RAM\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem CPU_RAM.vhd(36) " "Warning (10492): VHDL Process Statement warning at CPU_RAM.vhd(36): signal \"mem\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "PC_in CPU_RAM.vhd(36) " "Warning (10492): VHDL Process Statement warning at CPU_RAM.vhd(36): signal \"PC_in\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "Data_out CPU_RAM.vhd(32) " "Warning (10631): VHDL Process Statement warning at CPU_RAM.vhd(32): inferring latch(es) for signal or variable \"Data_out\", which holds its previous value in one or more paths through the process" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[0\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[0\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[1\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[1\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[2\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[2\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[3\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[3\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[4\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[4\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[5\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[5\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[6\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[6\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "Data_out\[7\] CPU_RAM.vhd(32) " "Info (10041): Inferred latch for \"Data_out\[7\]\" at CPU_RAM.vhd(32)" {  } { { "CPU_RAM.vhd" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 32 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1}
{ "Info" "IOPT_UNINFERRED_RAM_SUMMARY" "1 " "Info: Found 1 instances of uninferred RAM logic" { { "Info" "IOPT_READ_LOGIC_IS_ASYNCHRONOUS" "mem " "Info: RAM logic \"mem\" is uninferred due to asynchronous read logic" {  } { { "CPU_RAM.vhd" "mem" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "8 " "Info: Inferred 8 megafunctions from design logic" { { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~142 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~142\"" {  } { { "CPU_RAM.vhd" "mem~142" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~143 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~143\"" {  } { { "CPU_RAM.vhd" "mem~143" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~144 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~144\"" {  } { { "CPU_RAM.vhd" "mem~144" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~145 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~145\"" {  } { { "CPU_RAM.vhd" "mem~145" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~146 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~146\"" {  } { { "CPU_RAM.vhd" "mem~146" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~147 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~147\"" {  } { { "CPU_RAM.vhd" "mem~147" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~148 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~148\"" {  } { { "CPU_RAM.vhd" "mem~148" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1} { "Info" "ILPMS_LPM_MUX_INFERRED" "mem~149 lpm_mux " "Info: Inferred mux megafunction (\"lpm_mux\") from the following logic: \"mem~149\"" {  } { { "CPU_RAM.vhd" "mem~149" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/CPU_RAM.vhd" 13 -1 0 } }  } 0 0 "Inferred mux megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mux:mem_rtl_0 " "Info: Elaborated megafunction instantiation \"lpm_mux:mem_rtl_0\"" {  } {  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mux:mem_rtl_0 " "Info: Instantiated megafunction \"lpm_mux:mem_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Info: Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 16 " "Info: Parameter \"LPM_SIZE\" = \"16\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 4 " "Info: Parameter \"LPM_WIDTHS\" = \"4\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CASCADE_CHAIN IGNORE " "Info: Parameter \"CASCADE_CHAIN\" = \"IGNORE\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } {  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_lpc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_lpc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_lpc " "Info: Found entity 1: mux_lpc" {  } { { "db/mux_lpc.tdf" "" { Text "H:/exp/CPU_wuduozhi/CPU_RAM/db/mux_lpc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 3 s Quartus II " "Info: Quartus II Functional Simulation Netlist Generation was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "233 " "Info: Peak virtual memory: 233 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 05 17:42:35 2018 " "Info: Processing ended: Fri Jan 05 17:42:35 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
