{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1771924468183 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1771924468184 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 24 00:14:27 2026 " "Processing started: Tue Feb 24 00:14:27 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1771924468184 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924468184 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab4 -c Lab4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924468184 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1771924468440 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1771924468440 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ashinashell/class_coding/EE443_Labs/Lab 0/REG8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8-clk " "Found design unit 1: REG8-clk" {  } { { "../Lab 0/REG8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG8.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478792 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8 " "Found entity 1: REG8" {  } { { "../Lab 0/REG8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG8.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924478792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/ashinashell/class_coding/EE443_Labs/Lab 0/REG16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG16-logical_stuff " "Found design unit 1: REG16-logical_stuff" {  } { { "../Lab 0/REG16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478793 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG16 " "Found entity 1: REG16" {  } { { "../Lab 0/REG16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab 0/REG16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924478793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "REG8x16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file REG8x16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG8X16-behavior " "Found design unit 1: REG8X16-behavior" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478795 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG8X16 " "Found entity 1: REG8X16" {  } { { "REG8x16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924478795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "DCD3x8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file DCD3x8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCD3x8-behavior " "Found design unit 1: DCD3x8-behavior" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478795 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCD3x8 " "Found entity 1: DCD3x8" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924478795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX4X4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX4X4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4X4-behavior " "Found design unit 1: MUX4X4-behavior" {  } { { "MUX4X4.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX4X4.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478796 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4X4 " "Found entity 1: MUX4X4" {  } { { "MUX4X4.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX4X4.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478796 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924478796 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX8X16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX8X16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX8X16-behavior " "Found design unit 1: MUX8X16-behavior" {  } { { "MUX8X16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX8X16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478797 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX8X16 " "Found entity 1: MUX8X16" {  } { { "MUX8X16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX8X16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924478797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MUX4X16.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MUX4X16.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MUX4X16-behavior " "Found design unit 1: MUX4X16-behavior" {  } { { "MUX4X16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX4X16.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478798 ""} { "Info" "ISGN_ENTITY_NAME" "1 MUX4X16 " "Found entity 1: MUX4X16" {  } { { "MUX4X16.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/MUX4X16.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1771924478798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924478798 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "REG8x16 " "Elaborating entity \"REG8x16\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1771924478897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DCD3x8 DCD3x8:add_reg1_dcd " "Elaborating entity \"DCD3x8\" for hierarchy \"DCD3x8:add_reg1_dcd\"" {  } { { "REG8x16.vhd" "add_reg1_dcd" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771924478921 ""}
{ "Error" "EVRFX_VHDL_NO_PROCESS_SENSITIVITY_LIST_PRESENT" "DCD3x8.vhd(17) " "VHDL Process Statement error at DCD3x8.vhd(17): Process Statement must contain either a sensitivity list or a Wait Statement" {  } { { "DCD3x8.vhd" "" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/DCD3x8.vhd" 17 0 0 } }  } 0 10442 "VHDL Process Statement error at %1!s!: Process Statement must contain either a sensitivity list or a Wait Statement" 0 0 "Analysis & Synthesis" 0 -1 1771924478922 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "DCD3x8:add_reg1_dcd " "Can't elaborate user hierarchy \"DCD3x8:add_reg1_dcd\"" {  } { { "REG8x16.vhd" "add_reg1_dcd" { Text "/home/ashinashell/class_coding/EE443_Labs/Lab_4/REG8x16.vhd" 45 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1771924478922 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "396 " "Peak virtual memory: 396 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1771924479063 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Feb 24 00:14:39 2026 " "Processing ended: Tue Feb 24 00:14:39 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1771924479063 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1771924479063 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1771924479063 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924479063 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1771924479780 ""}
