(PCB Atmega328p_Shift_Register
 (parser
  (host_cad ARES)
  (host_version 8.0 SP0)
 )
 (resolution mm 100000)
 (unit mm)
 (structure
  (boundary (rect pcb -45.42540 -50.42540 43.29940 71.81920))
  (boundary (path signal 0.20320 -45.32380 71.71760 -45.32380 -50.32380 43.19780 -50.32380
   43.19780 71.71760 -45.32380 71.71760))
  (flip_style mirror_first)
  (layer TOP (type signal) (direction off))
  (layer I1 (type signal) (direction off))
  (layer I2 (type signal) (direction off))
  (layer I3 (type signal) (direction off))
  (layer I4 (type signal) (direction off))
  (layer I5 (type signal) (direction off))
  (layer I6 (type signal) (direction off))
  (layer I7 (type signal) (direction off))
  (layer I8 (type signal) (direction off))
  (layer I9 (type signal) (direction off))
  (layer I10 (type signal) (direction off))
  (layer I11 (type signal) (direction off))
  (layer I12 (type signal) (direction off))
  (layer I13 (type signal) (direction off))
  (layer I14 (type signal) (direction off))
  (layer BOT (type signal) (direction orthogonal))
  (grid via  0.63500)
  (grid wire 0.63500)
  (control
   (via_at_smd off)
   (off_grid on)
  )
  (via
   $VIA_POWER
   $VIA_SIGNAL
   (spare
   )
  )
  (rule
   (width 0.25400)
   (clearance 0.38100)
   (clearance 0.25400 (type wire_via))
   (clearance 0.25400 (type wire_smd))
   (clearance 0.25400 (type wire_pin))
   (clearance 0.25400 (type wire_wire))
   (clearance 0.25400 (type via_pin))
   (clearance 0.25400 (type via_via))
   (clearance 0.25400 (type via_smd))
  )
 )
 (placement
  (component SPDIL28_ATMEGA328P (place ATMEGA328P -0.50000 33.50000 front -90))
  (component "ELEC-RAD10_C3" (place C3 12.50000 15.00000 front -270))
  (component XTAL18_X1 (place X1 -5.00000 10.00000 front -270))
  (component CAP20_C1 (place C1 -5.00000 20.00000 front 90))
  (component CAP20_C2 (place C2 -5.00000 5.08000 front -90))
  (component LED_D1 (place D1 22.50000 15.00000 front -270))
  (component RES40_R2 (place R2 22.50000 22.50000 front -180))
  (component RES40_R1 (place R1 12.50000 27.50000 front 90))
  (component CHAVE_TACTIL_CURTA_SW1 (place SW1 18.50000 30.50000 front -180))
  (component "SO16_SRL CHG" (place "SRL CHG" -15.00000 37.50000 front -180))
  (component "SIL-100-03_SERIAL" (place SERIAL -40.00000 40.00000 front -90))
 )
 (library
  (image SPDIL28_ATMEGA328P (side front)
   (outline (rect TOP -0.71660 -0.63500 33.77660 8.25500))
   (pin PS0 (rotate 90) 0 0.00000 0.00000)
   (pin PS1 (rotate 90) 1 2.54000 0.00000)
   (pin PS1 (rotate 90) 2 5.08000 0.00000)
   (pin PS1 (rotate 90) 3 7.62000 0.00000)
   (pin PS1 (rotate 90) 4 10.16000 0.00000)
   (pin PS1 (rotate 90) 5 12.70000 0.00000)
   (pin PS1 (rotate 90) 6 15.24000 0.00000)
   (pin PS1 (rotate 90) 7 17.78000 0.00000)
   (pin PS1 (rotate 90) 8 20.32000 0.00000)
   (pin PS1 (rotate 90) 9 22.86000 0.00000)
   (pin PS1 (rotate 90) 10 25.40000 0.00000)
   (pin PS1 (rotate 90) 11 27.94000 0.00000)
   (pin PS1 (rotate 90) 12 30.48000 0.00000)
   (pin PS1 (rotate 90) 13 33.02000 0.00000)
   (pin PS1 (rotate 90) 14 33.02000 7.62000)
   (pin PS1 (rotate 90) 15 30.48000 7.62000)
   (pin PS1 (rotate 90) 16 27.94000 7.62000)
   (pin PS1 (rotate 90) 17 25.40000 7.62000)
   (pin PS1 (rotate 90) 18 22.86000 7.62000)
   (pin PS1 (rotate 90) 19 20.32000 7.62000)
   (pin PS1 (rotate 90) 20 17.78000 7.62000)
   (pin PS1 (rotate 90) 21 15.24000 7.62000)
   (pin PS1 (rotate 90) 22 12.70000 7.62000)
   (pin PS1 (rotate 90) 23 10.16000 7.62000)
   (pin PS1 (rotate 90) 24 7.62000 7.62000)
   (pin PS1 (rotate 90) 25 5.08000 7.62000)
   (pin PS2 (rotate 90) 26 2.54000 7.62000)
   (pin PS1 (rotate 90) 27 0.02000 7.62000)
  )
  (image "ELEC-RAD10_C3" (side front)
   (outline (rect TOP -1.37160 -2.64160 3.91160 2.64160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 2.54000 0.00000)
  )
  (image XTAL18_X1 (side front)
   (outline (rect TOP -2.64160 -2.64160 7.72160 2.64160))
   (pin PS3 (rotate 0) 0 0.00000 0.00000)
   (pin PS3 (rotate 0) 1 5.08000 0.00000)
  )
  (image CAP20_C1 (side front)
   (outline (rect TOP -1.37160 -1.37160 6.45160 1.37160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 5.08000 0.00000)
  )
  (image CAP20_C2 (side front)
   (outline (rect TOP -1.37160 -1.37160 6.45160 1.37160))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 5.08000 0.00000)
  )
  (image LED_D1 (side front)
   (outline (rect TOP -2.00660 -2.64160 3.91160 3.27660))
   (pin PS5 (rotate 0) 0 0.00000 0.00000)
   (pin PS5 (rotate 0) 1 2.54000 0.00000)
  )
  (image RES40_R2 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image RES40_R1 (side front)
   (outline (rect TOP -0.88900 -0.88900 11.04900 0.88900))
   (pin PS4 (rotate 0) 0 0.00000 0.00000)
   (pin PS4 (rotate 0) 1 10.16000 0.00000)
  )
  (image CHAVE_TACTIL_CURTA_SW1 (side front)
   (outline (rect TOP -8.60160 -6.60160 2.10160 2.10160))
   (pin PS6 (rotate 0) 0 0.00000 0.00000)
   (pin PS6 (rotate 0) 1 -6.50000 0.00000)
   (pin PS6 (rotate 0) 2 0.00000 -4.50000)
   (pin PS6 (rotate 0) 3 -6.50000 -4.50000)
  )
  (image "SO16_SRL CHG" (side front)
   (outline (rect TOP -3.61950 -4.87680 3.61950 4.87680))
   (pin PS7 (rotate 90) 0 -2.60350 4.44500)
   (pin PS7 (rotate 90) 1 -2.60350 3.17500)
   (pin PS7 (rotate 90) 2 -2.60350 1.90500)
   (pin PS7 (rotate 90) 3 -2.60350 0.63500)
   (pin PS7 (rotate 90) 4 -2.60350 -0.63500)
   (pin PS7 (rotate 90) 5 -2.60350 -1.90500)
   (pin PS7 (rotate 90) 6 -2.60350 -3.17500)
   (pin PS7 (rotate 90) 7 -2.60350 -4.44500)
   (pin PS7 (rotate -90) 8 2.60350 -4.44500)
   (pin PS7 (rotate -90) 9 2.60350 -3.17500)
   (pin PS7 (rotate -90) 10 2.60350 -1.90500)
   (pin PS7 (rotate -90) 11 2.60350 -0.63500)
   (pin PS7 (rotate -90) 12 2.60350 0.63500)
   (pin PS7 (rotate -90) 13 2.60350 1.90500)
   (pin PS7 (rotate -90) 14 2.60350 3.17500)
   (pin PS7 (rotate -90) 15 2.60350 4.44500)
  )
  (image "SIL-100-03_SERIAL" (side front)
   (outline (rect TOP -2.64160 -2.64160 7.72160 3.91160))
   (pin PS8 (rotate 0) 0 0.00000 0.00000)
   (pin PS8 (rotate 0) 1 2.54000 0.00000)
   (pin PS8 (rotate 0) 2 5.08000 0.00000)
  )
  (padstack PS0 (absolute on)
   (shape (rect TOP -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I1 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I2 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I3 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I4 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I5 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I6 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I7 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I8 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I9 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I10 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I11 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I12 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I13 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect I14 -0.63500 -0.63500 0.63500 0.63500))
   (shape (rect BOT -0.63500 -0.63500 0.63500 0.63500))
  )
  (padstack PS1 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS2 (absolute on)
   (shape (circle TOP 1.27000 0 0))
   (shape (circle I1 1.27000 0 0))
   (shape (circle I2 1.27000 0 0))
   (shape (circle I3 1.27000 0 0))
   (shape (circle I4 1.27000 0 0))
   (shape (circle I5 1.27000 0 0))
   (shape (circle I6 1.27000 0 0))
   (shape (circle I7 1.27000 0 0))
   (shape (circle I8 1.27000 0 0))
   (shape (circle I9 1.27000 0 0))
   (shape (circle I10 1.27000 0 0))
   (shape (circle I11 1.27000 0 0))
   (shape (circle I12 1.27000 0 0))
   (shape (circle I13 1.27000 0 0))
   (shape (circle I14 1.27000 0 0))
   (shape (circle BOT 1.27000 0 0))
  )
  (padstack PS3 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack PS4 (absolute on)
   (shape (circle TOP 1.77800 0 0))
   (shape (circle I1 1.77800 0 0))
   (shape (circle I2 1.77800 0 0))
   (shape (circle I3 1.77800 0 0))
   (shape (circle I4 1.77800 0 0))
   (shape (circle I5 1.77800 0 0))
   (shape (circle I6 1.77800 0 0))
   (shape (circle I7 1.77800 0 0))
   (shape (circle I8 1.77800 0 0))
   (shape (circle I9 1.77800 0 0))
   (shape (circle I10 1.77800 0 0))
   (shape (circle I11 1.77800 0 0))
   (shape (circle I12 1.77800 0 0))
   (shape (circle I13 1.77800 0 0))
   (shape (circle I14 1.77800 0 0))
   (shape (circle BOT 1.77800 0 0))
  )
  (padstack PS5 (absolute on)
   (shape (rect TOP -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I1 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I2 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I3 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I4 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I5 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I6 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I7 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I8 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I9 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I10 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I11 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I12 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I13 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect I14 -1.01600 -1.01600 1.01600 1.01600))
   (shape (rect BOT -1.01600 -1.01600 1.01600 1.01600))
  )
  (padstack PS6 (absolute on)
   (shape (circle TOP 2.54000 0 0))
   (shape (circle I1 2.54000 0 0))
   (shape (circle I2 2.54000 0 0))
   (shape (circle I3 2.54000 0 0))
   (shape (circle I4 2.54000 0 0))
   (shape (circle I5 2.54000 0 0))
   (shape (circle I6 2.54000 0 0))
   (shape (circle I7 2.54000 0 0))
   (shape (circle I8 2.54000 0 0))
   (shape (circle I9 2.54000 0 0))
   (shape (circle I10 2.54000 0 0))
   (shape (circle I11 2.54000 0 0))
   (shape (circle I12 2.54000 0 0))
   (shape (circle I13 2.54000 0 0))
   (shape (circle I14 2.54000 0 0))
   (shape (circle BOT 2.54000 0 0))
  )
  (padstack PS7 (absolute on) (shape (rect TOP -0.31750 -1.01600 0.31750 1.01600)))
  (padstack PS8 (absolute on)
   (shape (circle TOP 2.03200 0 0))
   (shape (circle I1 2.03200 0 0))
   (shape (circle I2 2.03200 0 0))
   (shape (circle I3 2.03200 0 0))
   (shape (circle I4 2.03200 0 0))
   (shape (circle I5 2.03200 0 0))
   (shape (circle I6 2.03200 0 0))
   (shape (circle I7 2.03200 0 0))
   (shape (circle I8 2.03200 0 0))
   (shape (circle I9 2.03200 0 0))
   (shape (circle I10 2.03200 0 0))
   (shape (circle I11 2.03200 0 0))
   (shape (circle I12 2.03200 0 0))
   (shape (circle I13 2.03200 0 0))
   (shape (circle I14 2.03200 0 0))
   (shape (circle BOT 2.03200 0 0))
  )
  (padstack $VIA_POWER (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
  (padstack $VIA_SIGNAL (absolute on)
   (shape (circle TOP 0.76200 0 0))
   (shape (circle I1 0.76200 0 0))
   (shape (circle I2 0.76200 0 0))
   (shape (circle I3 0.76200 0 0))
   (shape (circle I4 0.76200 0 0))
   (shape (circle I5 0.76200 0 0))
   (shape (circle I6 0.76200 0 0))
   (shape (circle I7 0.76200 0 0))
   (shape (circle I8 0.76200 0 0))
   (shape (circle I9 0.76200 0 0))
   (shape (circle I10 0.76200 0 0))
   (shape (circle I11 0.76200 0 0))
   (shape (circle I12 0.76200 0 0))
   (shape (circle I13 0.76200 0 0))
   (shape (circle I14 0.76200 0 0))
   (shape (circle BOT 0.76200 0 0))
  )
 )
 (network
  (net "#00015"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-9 X1-0 C2-0)
  )
  (net "#00016"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-8 X1-1 C1-0)
  )
  (net "#00017"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-0 R1-1 SW1-2)
  )
  (net "#00031"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins D1-1 R2-0)
  )
  (net "#00033"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00036"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00038"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00040"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00064"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins SW1-1 SW1-3)
  )
  (net "#00107"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00115"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "#00127"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins "SRL CHG"-3)
  )
  (net "#00128"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins "SRL CHG"-4)
  )
  (net "#00129"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins "SRL CHG"-0)
  )
  (net "#00130"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins "SRL CHG"-2)
  )
  (net "#00139"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "+5V"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
   (pins ATMEGA328P-19 C3-0 R1-0)
  )
  (net "+9V"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
   (pins)
  )
  (net "A0"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-22)
  )
  (net "A1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-23)
  )
  (net "A2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-24)
  )
  (net "A3"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-25)
  )
  (net "A4"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-26)
  )
  (net "A5"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-27)
  )
  (net "CLK"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-13)
  )
  (net "D+"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins "SRL CHG"-12)
  )
  (net "D-"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins "SRL CHG"-13)
  )
  (net "D0"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "D1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "D11"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-16)
  )
  (net "D12"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-17)
  )
  (net "D13"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-18 D1-0)
  )
  (net "D2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-3)
  )
  (net "D3"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-4)
  )
  (net "D4"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-5)
  )
  (net "D5"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-10)
  )
  (net "D6"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-11)
  )
  (net "D7"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-12)
  )
  (net "DT"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-15)
  )
  (net "EN"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "GND"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
   (pins ATMEGA328P-7 ATMEGA328P-21 C3-1 C1-1 C2-1 R2-1 SW1-0 "SRL CHG"-14 SERIAL-2)
  )
  (net "LTC"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-14)
  )
  (net "Q0"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "Q1"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "Q2"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "Q3"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "Q4"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "Q5"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "Q6"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "Q7"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RS"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins)
  )
  (net "RX"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-1 "SRL CHG"-11)
  )
  (net "TX"
   (circuit
    (use_layer BOT)
    (use_via $VIA_SIGNAL)
   )
   (pins ATMEGA328P-2 "SRL CHG"-10 SERIAL-1)
  )
  (net "VCC/VDD"
   (circuit
    (use_layer BOT)
    (use_via $VIA_POWER)
   )
   (pins ATMEGA328P-6 "SRL CHG"-15)
  )
  (class POWER
   "+5V"
   "+9V"
   "GND"
   "VCC/VDD"
   (rule
    (width 0.76200)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
  (class SIGNAL
   "#00015"
   "#00016"
   "#00017"
   "#00031"
   "#00033"
   "#00036"
   "#00038"
   "#00040"
   "#00064"
   "#00107"
   "#00115"
   "#00127"
   "#00128"
   "#00129"
   "#00130"
   "#00139"
   "A0"
   "A1"
   "A2"
   "A3"
   "A4"
   "A5"
   "CLK"
   "D+"
   "D-"
   "D0"
   "D1"
   "D11"
   "D12"
   "D13"
   "D2"
   "D3"
   "D4"
   "D5"
   "D6"
   "D7"
   "DT"
   "EN"
   "LTC"
   "Q0"
   "Q1"
   "Q2"
   "Q3"
   "Q4"
   "Q5"
   "Q6"
   "Q7"
   "RS"
   "RX"
   "TX"
   "{NC}"
   "{VOID}"
   (rule
    (width 0.63499)
    (clearance 0.38100)
    (clearance 0.25400 (type wire_via))
    (clearance 0.25400 (type wire_smd))
    (clearance 0.25400 (type wire_pin))
    (clearance 0.25400 (type wire_wire))
    (clearance 0.25400 (type via_pin))
    (clearance 0.25400 (type via_via))
    (clearance 0.25400 (type via_smd))
   )
  )
 )
 (wiring
   (wire (path BOT 0.63499 -0.50000 10.64000 -2.53500 10.64000 -3.17500 10.00000 -5.00000 10.00000
  ) (net "#00015"))
  (wire (path BOT 0.63499 -5.00000 10.00000 -5.00000 5.08000) (net "#00015"))
   (wire (path BOT 0.63499 -0.50000 13.18000 -3.10000 13.18000 -5.00000 15.08000) (net "#00016")
  )
  (wire (path BOT 0.63499 -5.00000 15.08000 -5.00000 20.00000) (net "#00016"))
   (wire (path BOT 0.63499 -0.50000 33.50000 3.66000 37.66000 12.50000 37.66000) (net "#00017")
  )
   (wire (path BOT 0.63499 12.50000 37.66000 15.84000 37.66000 18.50000 35.00000) (net "#00017")
  )
  (wire (path BOT 0.63499 22.50000 17.54000 22.50000 22.50000) (net "#00031"))
  (wire (path BOT 0.63499 25.00000 30.50000 25.00000 35.00000) (net "#00064"))
   (wire (path BOT 0.76200 7.12000 13.18000 10.68000 13.18000 12.50000 15.00000) (net "+5V")
  )
   (wire (path BOT 0.76200 12.50000 15.00000 15.87500 18.37500 15.87500 24.12500 12.50000 27.50000
  ) (net "+5V"))
   (wire (path BOT 0.63499 7.12000 10.64000 18.14000 10.64000 22.50000 15.00000) (net "D13")
  )
   (wire (path BOT 0.76200 1.27000 15.72000 1.27000 -1.90500 0.00000 -3.17500 -1.82500 -3.17500
   -5.00000 0.00000) (net "GND"))
   (wire (path BOT 0.76200 12.34000 22.50000 10.16000 24.68000 10.16000 29.21000 11.45000 30.50000
   18.50000 30.50000) (net "GND"))
   (wire (path BOT 0.76200 -0.50000 15.72000 -3.17500 18.39500 -3.17500 23.25500 -5.00000 25.08000
  ) (net "GND"))
   (wire (path BOT 0.76200 7.12000 18.26000 8.89000 18.26000 9.61000 17.54000 12.50000 17.54000
  ) (net "GND"))
   (wire (path BOT 0.76200 12.50000 17.54000 12.50000 22.34000 12.34000 22.50000) (net "GND")
  )
   (wire (path BOT 0.76200 2.50000 15.72000 4.40500 15.72000) (net "GND") (type protect)
  )
   (wire (path BOT 0.76200 -0.50000 15.72000 1.23000 15.72000 1.27000 15.72000) (net "GND")
   (type protect))
   (wire (path BOT 0.76200 4.40500 15.72000 4.58000 15.72000 7.12000 18.26000) (net "GND")
   (type protect))
   (wire (path BOT 0.76200 1.27000 15.72000 1.86500 15.72000 2.50000 15.72000) (net "GND")
   (type protect))
 )
)
