# compile verilog/system verilog design source files
verilog blk_mem_gen_v8_2  "../../../small_data_compression.srcs/sources_1/ip/dout_bram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../small_data_compression.srcs/sources_1/ip/dout_bram/sim/dout_bram.v"
verilog blk_mem_gen_v8_2  "../../../small_data_compression.srcs/sources_1/ip/controller/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/simulation/fifo_generator_vlog_beh.v"
verilog fifo_generator_v12_0  "../../../small_data_compression.srcs/sources_1/ip/DMA/fifo_generator_v12_0/hdl/fifo_generator_v12_0_top.v"
verilog blk_mem_gen_v8_2  "../../../small_data_compression.srcs/sources_1/ip/sg_bram_controller/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog blk_mem_gen_v8_2  "../../../small_data_compression.srcs/sources_1/ip/sg_bram/blk_mem_gen_v8_2/simulation/blk_mem_gen_v8_2.v"
verilog xil_defaultlib  "../../../small_data_compression.srcs/sources_1/ip/sg_bram/sim/sg_bram.v"
verilog xil_defaultlib  "../../../small_data_compression.srcs/sources_1/new/trans.v"
verilog xil_defaultlib  "../../../small_data_compression.srcs/sources_1/new/compress_unit.v"
verilog xil_defaultlib  "../../../small_data_compression.srcs/sources_1/new/write_bram.v"
verilog xil_defaultlib  "../../../small_data_compression.srcs/sources_1/new/shift_debug.v"
verilog xil_defaultlib  "../../../small_data_compression.srcs/sources_1/new/sg_dma_command.v"
verilog xil_defaultlib  "../../../small_data_compression.srcs/sources_1/new/compression_design.v"
verilog xil_defaultlib  "../../../small_data_compression.srcs/sources_1/new/system_design.v"
verilog xil_defaultlib  "../../../small_data_compression.srcs/sim_1/new/compress_unit_tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"
