Fitter report for patmos
Fri Mar 12 00:29:53 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. DLL Summary
 19. I/O Assignment Warnings
 20. Fitter Resource Utilization by Entity
 21. Delay Chain Summary
 22. Pad To Core Delay Chain Fanout
 23. Control Signals
 24. Global & Other Fast Signals
 25. Non-Global High Fan-Out Signals
 26. Fitter RAM Summary
 27. Fitter DSP Block Usage Summary
 28. DSP Block Details
 29. Routing Usage Summary
 30. I/O Rules Summary
 31. I/O Rules Details
 32. I/O Rules Matrix
 33. Fitter Device Options
 34. Operating Settings and Conditions
 35. Estimated Delay Added for Hold Timing Summary
 36. Estimated Delay Added for Hold Timing Details
 37. Fitter Messages
 38. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Fitter Summary                                                                ;
+---------------------------------+---------------------------------------------+
; Fitter Status                   ; Successful - Fri Mar 12 00:29:53 2021       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; patmos                                      ;
; Top-level Entity Name           ; patmos_top                                  ;
; Family                          ; Cyclone V                                   ;
; Device                          ; 5CSEBA6U23I7                                ;
; Timing Models                   ; Final                                       ;
; Logic utilization (in ALMs)     ; 18,381 / 41,910 ( 44 % )                    ;
; Total registers                 ; 17544                                       ;
; Total pins                      ; 111 / 314 ( 35 % )                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 596,368 / 5,662,720 ( 11 % )                ;
; Total RAM Blocks                ; 116 / 553 ( 21 % )                          ;
; Total DSP Blocks                ; 24 / 112 ( 21 % )                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0 / 6 ( 0 % )                               ;
; Total DLLs                      ; 1 / 4 ( 25 % )                              ;
+---------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                             ; Setting                               ; Default Value                         ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                             ; 5CSEBA6U23I7                          ;                                       ;
; Minimum Core Junction Temperature                                  ; -40                                   ;                                       ;
; Maximum Core Junction Temperature                                  ; 100                                   ;                                       ;
; Device I/O Standard                                                ; 3.3-V LVCMOS                          ;                                       ;
; Regenerate Full Fit Report During ECO Compiles                     ; On                                    ; Off                                   ;
; Use smart compilation                                              ; Off                                   ; Off                                   ;
; Enable parallel Assembler and Timing Analyzer during compilation   ; On                                    ; On                                    ;
; Enable compact report table                                        ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                   ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                  ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                        ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                 ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                               ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                       ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                        ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                   ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                   ; Care                                  ; Care                                  ;
; Power Optimization During Fitting                                  ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                   ; Off                                   ; Off                                   ;
; Optimize Timing                                                    ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                           ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                         ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                      ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                        ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                      ; 1                                     ; 1                                     ;
; Periphery to Core Placement and Routing Optimization               ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                              ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                          ; Off                                   ; Off                                   ;
; Auto Packed Registers                                              ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                  ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                       ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                              ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting     ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                       ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                          ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                             ; Off                                   ; Off                                   ;
; Fitter Effort                                                      ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                    ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                           ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                          ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                  ; On                                    ; On                                    ;
; Auto Global Register Control Signals                               ; On                                    ; On                                    ;
; Reserve all unused pins                                            ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                        ; Auto                                  ; Auto                                  ;
; Enable Beneficial Skew Optimization                                ; On                                    ; On                                    ;
; Optimize Design for Metastability                                  ; On                                    ; On                                    ;
; Active Serial clock source                                         ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                 ; Off                                   ; Off                                   ;
; Clamping Diode                                                     ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode   ; Off                                   ; Off                                   ;
; Advanced Physical Optimization                                     ; On                                    ; On                                    ;
+--------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.13        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  13.2%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                ; Action          ; Operation                                         ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                    ; Destination Port         ; Destination Port Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0                                                                                                                                                                                                                                                         ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|~GND                                                                                                                                                                                                                                                  ; Deleted         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; HPS_DDR3_DM[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DM[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_N[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQS_P[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; HPS_DDR3_DQ[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                           ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; HPS_DDR3_DM[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; SERIESTERMINATIONCONTROL ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                            ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                    ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]          ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|adc_clk_cps                   ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[23].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|leveled_dqs_clocks[0]         ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                   ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                    ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]  ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0] ; CLKOUT                   ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; Merged          ; Placement                                         ; Fitter Periphery Placement ; CLKOUT                   ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]  ; CLKOUT                   ;                       ;
; clk~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; reset_int~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement                                         ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~405                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~64                                                                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][14]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][15]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][16]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][17]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~405                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~64                                                                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][14]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][15]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][16]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][17]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~405                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~64                                                                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][14]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][15]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][16]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][17]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~405                                                                                                                                                                                                                                                                                                             ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_hl_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~64                                                                                                                                                                                                                                                                                                              ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][1]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][2]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][3]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][4]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][5]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][6]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][7]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][8]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][9]                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][10]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][11]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][12]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][13]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][14]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][15]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][16]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][17]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][18]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][19]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][20]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][21]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][22]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][23]                                                                                                                                                                                                                                                                                               ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~mult_ll_pl[0][0]                                                                                                                                                                                                                                                                                                ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|_T_45[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|_T_41[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[32]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|_T_37[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[32]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|_T_35[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|_T_45[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|_T_41[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[32]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|_T_37[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[32]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|_T_35[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|_T_45[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|_T_41[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[32]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|_T_37[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[32]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|_T_35[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|_T_45[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|_T_41[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[32]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|_T_37[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[32]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLHReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|_T_35[0]                                                                                                                                                                                                                                                                                                                                                    ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[5]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[10]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[11]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[12]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[13]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[14]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[15]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[16]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[17]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[18]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[19]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[20]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[21]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[22]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[23]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[24]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[25]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[26]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[27]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[28]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[29]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[30]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[31]                                                                                                                                                                                                                                                                                                                                                ; Packed Register ; Register Packing                                  ; Timing optimization        ; Q                        ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLLReg[0]                                                                                                                                                                                                                                                                                                                                                 ; RESULTA                  ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|counter[15]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|counter[15]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|counter[21]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|counter[31]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|counter[31]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|counter[6]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|counter[7]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|counter[13]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|counter[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|counter[3]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|counter[4]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|counter[7]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|counter[13]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|counter[13]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|counter[21]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|counter[21]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|counter[1]                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|counter[16]                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|counter[16]~DUPLICATE                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|Arbiter:Arbiter|REG_2_0_Cmd[1]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Arbiter:Arbiter|REG_2_0_Cmd[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|Arbiter:Arbiter|REG_6_0_Cmd[1]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Arbiter:Arbiter|REG_6_0_Cmd[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|CpuInfo:CpuInfo_2|masterReg_Addr[15]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|CpuInfo:CpuInfo_2|masterReg_Addr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|CpuInfo:CpuInfo_3|masterReg_Addr[15]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|CpuInfo:CpuInfo_3|masterReg_Addr[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]~DUPLICATE                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]~DUPLICATE                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~DUPLICATE                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[1]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[2]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[4]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[10]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[11]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[13]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[15]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[16]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[20]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[21]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[28]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[1]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[3]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[4]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[5]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[7]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[10]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[11]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[14]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[16]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[21]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[22]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[25]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[26]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[27]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[28]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[31]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[1]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[3]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[4]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[8]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[11]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[13]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[14]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[17]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[21]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[24]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[27]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[1]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[4]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[6]                                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[11]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[12]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[16]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[18]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[23]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[24]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[27]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[28]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[31]                                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|HardlockOCPWrapper:HardlockOCPWrapper|reqReg[3]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|HardlockOCPWrapper:HardlockOCPWrapper|reqReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|ackBehavReg                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|ackBehavReg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|busRWCounter[0]                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|busRWCounter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|connReg                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|connReg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|readBuf[6]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|readBuf[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|rwReg                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|rwReg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|sclOReg                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|sclOReg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|sclRateCounter[3]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|sclRateCounter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|stopReg                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|stopReg~DUPLICATE                                                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[5]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[5]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[7]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[7]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[12]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[17]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[23]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[23]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|memTopReg[6]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|memTopReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|memTopReg[12]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|memTopReg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|memTopReg[16]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|memTopReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|memTopReg[24]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|memTopReg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[9]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[12]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[15]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[18]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[19]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[21]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[22]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[25]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[29]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stackTopReg[5]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stackTopReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stackTopReg[16]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stackTopReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stackTopReg[19]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stackTopReg[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stackTopReg[22]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|stackTopReg[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[2]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[7]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[15]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[6]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[11]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[13]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[15]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[18]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[22]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[24]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[26]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[29]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[30]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[31]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|wrReg_0_data[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|decReg_instr_a[14]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|decReg_instr_a[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|decReg_instr_a[15]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|decReg_instr_a[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|decReg_instr_a[22]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|decReg_instr_a[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[3]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[10]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[12]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[20]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[22]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[24]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[28]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[31]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_base[10]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_base[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_immVal_0[22]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_immVal_0[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_immVal_0[25]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_immVal_0[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_predOp_0_dest[2]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_predOp_0_dest[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_rdAddr_0[4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_rdAddr_0[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_relPc[15]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_relPc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[6]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[8]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[15]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[16]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[23]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[24]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[28]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[30]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[31]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exResultDataReg_0[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|excBaseReg[8]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|excBaseReg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|fwReg_1[2]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|fwReg_1[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|predReg_3                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|predReg_3~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|predReg_6                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|predReg_6~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|retBaseReg[8]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|retBaseReg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|retBaseReg[9]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|retBaseReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|retBaseReg[23]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|retBaseReg[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|retOffReg[11]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|retOffReg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[1]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[2]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[10]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|selSpm                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|selSpm~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[22]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[26]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[3]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[7]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[1]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[1]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[8]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[14]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[12]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextPosReg[2]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextPosReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextPosReg[4]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextPosReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextPosReg[5]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextPosReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextPosReg[7]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextPosReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextPosReg[8]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextPosReg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Memory:memory|memReg_mem_byte                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Memory:memory|memReg_mem_byte~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Memory:memory|memReg_mem_illOp                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Memory:memory|memReg_mem_illOp~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Memory:memory|memReg_mem_ret                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_0|Memory:memory|memReg_mem_ret~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|burstCntReg[0]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|burstCntReg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|stateReg.01                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|stateReg.01~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|memTopReg[7]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|memTopReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|memTopReg[14]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|memTopReg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|memTopReg[25]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|memTopReg[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|newMemTopReg[19]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|newMemTopReg[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|newMemTopReg[30]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|newMemTopReg[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|stackTopReg[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|stackTopReg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|stackTopReg[4]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|stackTopReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|stackTopReg[18]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|stackTopReg[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|stackTopReg[21]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|stackTopReg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|stackTopReg[23]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|stackTopReg[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|stateReg.100                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|stateReg.100~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|transferAddrReg[6]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|transferAddrReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|transferAddrReg[10]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|transferAddrReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|transferAddrReg[21]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|transferAddrReg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|transferAddrReg[22]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|transferAddrReg[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|transferAddrReg[32]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|transferAddrReg[32]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[3]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[5]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[7]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[12]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[15]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[16]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[20]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[21]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[22]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[28]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[29]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|wrReg_0_data[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|decReg_instr_a[12]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|decReg_instr_a[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|decReg_instr_a[16]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|decReg_instr_a[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[12]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[15]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[17]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[25]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[26]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[27]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[28]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[31]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_base[4]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_base[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_base[16]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_base[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_base[18]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_base[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_base[24]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_base[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_base[25]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_base[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_base[29]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_base[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[23]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[24]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[25]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[28]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[30]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[31]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_relPc[4]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_relPc[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_relPc[9]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_relPc[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_relPc[14]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_relPc[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_relPc[17]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_relPc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_relPc[22]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_relPc[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_relPc[26]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_relPc[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_rsData_0[17]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_rsData_0[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[1]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[4]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[6]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[9]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[15]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[22]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[26]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[29]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exResultDataReg_0[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|excBaseReg[24]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|excBaseReg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|predReg_2                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|predReg_2~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|predReg_3                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|predReg_3~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|predReg_5                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|predReg_5~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|predReg_7                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|predReg_7~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|retBaseReg[16]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|retBaseReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|retBaseReg[26]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|retBaseReg[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|retOffReg[9]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|retOffReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|addrOddReg[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|addrOddReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|addrOddReg[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|addrOddReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|addrOddReg[5]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|addrOddReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|addrOddReg[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|addrOddReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|addrOddReg[9]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|addrOddReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|addrOddReg[10]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|addrOddReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[17]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[23]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[24]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[26]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[15]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[21]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[26]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[27]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[1]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[4]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[6]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[0]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[2]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[3]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[6]                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[9]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[11]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|nextPosReg[6]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|nextPosReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|nextPosReg[7]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|nextPosReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|nextTagReg[1]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|nextTagReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|nextTagReg[3]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|nextTagReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_mem_addr[0]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_mem_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_mem_xcall                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_mem_xcall~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_rd_0_addr[0]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_rd_0_addr[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_rd_0_addr[4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_rd_0_addr[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_rd_0_valid                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_rd_0_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[8]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[8]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[12]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[12]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[21]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[21]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[25]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[25]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|REG_1                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|REG_1~DUPLICATE                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[23]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|mem_rtl_0_bypass[23]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[7]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[16]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[17]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[19]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[24]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[27]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|stackTopReg[1]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|stackTopReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|stackTopReg[2]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|stackTopReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|stackTopReg[8]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|stackTopReg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|stackTopReg[10]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|stackTopReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|stackTopReg[17]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|stackTopReg[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|stateReg.011                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|stateReg.011~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|transferAddrReg[3]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|transferAddrReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|transferAddrReg[5]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|transferAddrReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|transferAddrReg[7]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|transferAddrReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|transferAddrReg[11]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|transferAddrReg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|transferAddrReg[18]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|transferAddrReg[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|WriteNoBuffer:wc|cntReg[1]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|WriteNoBuffer:wc|cntReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[5]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[7]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[11]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[19]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[22]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[22]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[23]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[25]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[26]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[31]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|wrReg_0_data[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|decReg_instr_a[2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|decReg_instr_a[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|decReg_instr_a[3]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|decReg_instr_a[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|decReg_instr_a[10]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|decReg_instr_a[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|intrPendReg_16                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|intrPendReg_16~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|localModeReg                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|localModeReg~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|maskReg[16]                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|maskReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[4]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[10]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[11]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[13]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[16]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[19]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[20]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[24]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[26]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[31]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_base[8]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_base[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_base[12]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_base[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_base[17]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_base[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_base[20]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_base[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_immVal_0[23]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_immVal_0[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_immVal_0[25]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_immVal_0[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_immVal_0[30]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_immVal_0[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_immVal_0[31]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_immVal_0[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_memOp_typ[1]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_memOp_typ[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_predOp_0_dest[2]                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_predOp_0_dest[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_pred_0[1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_pred_0[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[6]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[12]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[15]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[16]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[17]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[25]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[26]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_relPc[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_rsData_0[4]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_rsData_0[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_rsData_0[15]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_rsData_0[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exResultDataReg_0[4]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exResultDataReg_0[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exResultDataReg_0[9]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exResultDataReg_0[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exResultDataReg_0[11]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exResultDataReg_0[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exResultDataReg_0[12]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exResultDataReg_0[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exResultDataReg_0[23]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exResultDataReg_0[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exResultDataReg_0[24]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exResultDataReg_0[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|excBaseReg[3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|excBaseReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|predReg_5                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|predReg_5~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|retBaseReg[3]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|retBaseReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|retBaseReg[23]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|retBaseReg[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|retBaseReg[24]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|retBaseReg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|addrOddReg[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|addrOddReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|addrOddReg[6]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|addrOddReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|addrOddReg[9]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|addrOddReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|pcReg[5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|pcReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|pcReg[7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|pcReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|pcReg[16]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|pcReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|pcReg[18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|pcReg[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|pcReg[29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|pcReg[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[7]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[25]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[26]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[2]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[5]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[7]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[9]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[10]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_1[4]                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_1[4]~DUPLICATE                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[16]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[17]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[17]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[20]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[6]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[8]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[12]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|nextPosReg[6]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|nextPosReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|nextPosReg[9]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|nextPosReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|posReg[7]                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|posReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Memory:memory|memReg_mem_zext                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_2|Memory:memory|memReg_mem_zext~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[17]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[17]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[20]                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|mem_rtl_0_bypass[20]~DUPLICATE                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[1]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[5]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[10]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[17]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[23]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[30]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|stackTopReg[3]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|stackTopReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|stackTopReg[5]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|stackTopReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|stackTopReg[9]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|stackTopReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|stackTopReg[26]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|stackTopReg[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|stateReg.000                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|stateReg.000~DUPLICATE                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|transferAddrReg[6]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|transferAddrReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|transferAddrReg[8]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|transferAddrReg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|transferAddrReg[25]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|transferAddrReg[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|transferAddrReg[31]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|transferAddrReg[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|selDCReg                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|selDCReg~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[0]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[4]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[5]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[8]                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[10]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[11]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[12]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[14]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[16]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[17]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[25]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[25]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[26]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[29]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|wrReg_0_data[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|decReg_instr_a[2]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|decReg_instr_a[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|decReg_instr_a[7]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|decReg_instr_a[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|masterReg_Cmd[1]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|masterReg_Cmd[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[0]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[1]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[2]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[6]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[7]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[8]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[9]                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[10]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[12]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[16]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[18]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[19]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[20]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[27]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[30]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_base[13]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_base[13]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_base[15]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_base[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_base[20]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_base[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_base[23]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_base[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_immVal_0[20]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_immVal_0[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_immVal_0[21]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_immVal_0[21]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_immVal_0[27]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_immVal_0[27]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_immVal_0[30]                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_immVal_0[30]~DUPLICATE                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_relPc[2]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_relPc[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_relPc[23]                                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_relPc[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_rsData_0[6]                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_rsData_0[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exResultDataReg_0[10]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exResultDataReg_0[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exResultDataReg_0[15]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exResultDataReg_0[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exResultDataReg_0[20]                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exResultDataReg_0[20]~DUPLICATE                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|excOffReg[9]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|excOffReg[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|excOffReg[10]                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|excOffReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retBaseReg[15]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retBaseReg[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retBaseReg[17]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retBaseReg[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retBaseReg[23]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retBaseReg[23]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retBaseReg[24]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retBaseReg[24]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retBaseReg[31]                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retBaseReg[31]~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retOffReg[4]                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retOffReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|saveRetOff                                                                                                                                                                                                                                                                                                                                                  ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|saveRetOff~DUPLICATE                                                                                                                                                                                                                                                                                                                                        ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|addrOddReg[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|addrOddReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[3]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[4]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[5]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[7]                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[15]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[15]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[18]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[28]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[29]                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[29]~DUPLICATE                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|selCache                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|selCache~DUPLICATE                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|selSpm                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|selSpm~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[11]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[12]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[14]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[16]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[17]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|callRetBaseReg[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[8]                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|fetchCntReg[8]~DUPLICATE                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|ocpSlaveReg_Data[3]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|ocpSlaveReg_Data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|ocpSlaveReg_Data[5]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|ocpSlaveReg_Data[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|ocpSlaveReg_Data[6]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|ocpSlaveReg_Data[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|ocpSlaveReg_Data[9]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|ocpSlaveReg_Data[9]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|ocpSlaveReg_Data[28]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|ocpSlaveReg_Data[28]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[21]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[21]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[31]                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|REG_2[31]~DUPLICATE                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[20]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[20]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[21]                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[21]~DUPLICATE                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[4]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[11]                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|nextIndexReg[0]                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|nextIndexReg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|nextPosReg[2]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|nextPosReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|nextPosReg[4]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|nextPosReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|nextPosReg[7]                                                                                                                                                                                                                                                                                                                             ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|nextPosReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|nextPosReg[10]                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|nextPosReg[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory|memReg_mem_addr[1]                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory|memReg_mem_addr[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory|memReg_mem_xret                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory|memReg_mem_xret~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory|memReg_mem_zext                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory|memReg_mem_zext~DUPLICATE                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|REG_3                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|REG_3~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|REG_7                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|REG_7~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|REG_29                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|REG_29~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:rxQueue|deq_ptr_value[0]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:rxQueue|deq_ptr_value[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:rxQueue|enq_ptr_value[2]                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:rxQueue|enq_ptr_value[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|misoRxReg_0                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|misoRxReg_0~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|sclkCounterReg[4]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|sclkCounterReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[2]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[4]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[7]                                                                                                                                                                                                                                                                                                                                                          ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                ;                          ;                       ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[11]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[14]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[14]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[16]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[26]                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[26]~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_3|rdAddrReg[0]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_3|rdAddrReg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_3|rdAddrReg[4]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_3|rdAddrReg[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_3|rdAddrReg[2]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_3|rdAddrReg[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_3|rdAddrReg[3]                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_3|rdAddrReg[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[5]                                                                                                                                                                                                                                                                                                                                                     ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_3|rdAddrReg[5]~DUPLICATE                                                                                                                                                                                                                                                                                                                                           ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer_1|masterReg_Data[0]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer_1|masterReg_Data[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer_1|masterReg_Data[1]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer_1|masterReg_Data[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer_1|masterReg_Data[2]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer_1|masterReg_Data[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer_1|masterReg_Data[3]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer_1|masterReg_Data[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer_2|masterReg_Data[2]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer_2|masterReg_Data[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer_2|masterReg_Data[10]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer_2|masterReg_Data[10]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer_2|masterReg_Data[16]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer_2|masterReg_Data[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer_2|masterReg_Data[18]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer_2|masterReg_Data[18]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer_3|masterReg_Data[0]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer_3|masterReg_Data[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer_3|masterReg_Data[16]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer_3|masterReg_Data[16]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer_3|masterReg_Data[17]                                                                                                                                                                                                                                                                                                                                                               ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer_3|masterReg_Data[17]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                     ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer|masterReg_Data[12]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer|masterReg_Data[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|Timer:Timer|masterReg_Data[19]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Timer:Timer|masterReg_Data[19]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_buff[0]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_buff[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_buff[2]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_buff[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_buff[3]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_buff[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_buff[6]                                                                                                                                                                                                                                                                                                                                                           ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_buff[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                 ;                          ;                       ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_enable                                                                                                                                                                                                                                                                                                                                                            ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_enable~DUPLICATE                                                                                                                                                                                                                                                                                                                                                  ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:rxQueue|enq_ptr_value[1]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:rxQueue|enq_ptr_value[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:rxQueue|enq_ptr_value[3]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:rxQueue|enq_ptr_value[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:rxQueue|maybe_full                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:rxQueue|maybe_full~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:txQueue|deq_ptr_value[1]                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:txQueue|deq_ptr_value[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:txQueue|maybe_full                                                                                                                                                                                                                                                                                                                                              ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:txQueue|maybe_full~DUPLICATE                                                                                                                                                                                                                                                                                                                                    ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[0]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[1]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[2]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[3]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[4]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[6]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[6]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[7]                                                                                                                                                                                                                                                                                                                                                                 ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[7]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                       ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[11]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[12]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[12]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_state.10                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|rx_state.10~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_state.11                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|rx_state.11~DUPLICATE                                                                                                                                                                                                                                                                                                                                                              ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_1:Uart|tx_baud_counter[11]                                                                                                                                                                                                                                                                                                                                                                ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_1:Uart|tx_baud_counter[11]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                      ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:rxQueue|enq_ptr_value[1]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:rxQueue|enq_ptr_value[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:rxQueue|enq_ptr_value[2]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:rxQueue|enq_ptr_value[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:rxQueue|enq_ptr_value[3]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:rxQueue|enq_ptr_value[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|deq_ptr_value[1]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|deq_ptr_value[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|enq_ptr_value[0]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|enq_ptr_value[0]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|enq_ptr_value[1]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|enq_ptr_value[1]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|enq_ptr_value[3]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|enq_ptr_value[3]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|enq_ptr_value[4]                                                                                                                                                                                                                                                                                                                                    ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|enq_ptr_value[4]~DUPLICATE                                                                                                                                                                                                                                                                                                                          ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|rx_buff[2]                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_2:Uart_1|rx_buff[2]~DUPLICATE                                                                                                                                                                                                                                                                                                                                                             ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|rx_state.00                                                                                                                                                                                                                                                                                                                                                                      ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_2:Uart_1|rx_state.00~DUPLICATE                                                                                                                                                                                                                                                                                                                                                            ;                          ;                       ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|rxd_reg2                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; Patmos:Patmos_inst_0|Uart_2:Uart_1|rxd_reg2~DUPLICATE                                                                                                                                                                                                                                                                                                                                                               ;                          ;                       ;
; imu_mpu:imu_mpu_inst_0|state.0100                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; imu_mpu:imu_mpu_inst_0|state.0100~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
; imu_mpu:imu_mpu_inst_0|state.0111                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated      ; Router Logic Cell Insertion and Logic Duplication ; Routability optimization   ;                          ;                ; imu_mpu:imu_mpu_inst_0|state.0111~DUPLICATE                                                                                                                                                                                                                                                                                                                                                                         ;                          ;                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+---------------------------------------------------+----------------------------+--------------------------+----------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Name                                                      ; Ignored Entity                              ; Ignored From ; Ignored To                                                                                                          ; Ignored Value ; Ignored Source             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[0].oe_reg                                                                                           ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[1].oe_reg                                                                                           ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[2].oe_reg                                                                                           ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[3].oe_reg                                                                                           ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[4].oe_reg                                                                                           ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[5].oe_reg                                                                                           ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[6].oe_reg                                                                                           ; on            ; Compiler or HDL Assignment ;
; Fast Output Enable Register                               ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev ;              ; output_path_gen[7].oe_reg                                                                                           ; on            ; Compiler or HDL Assignment ;
; PLL Compensation Mode                                     ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT        ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF           ; QSF Assignment             ;
; Global Signal                                             ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF           ; QSF Assignment             ;
; Enable Beneficial Skew Optimization for non global clocks ; patmos_top                                  ;              ; Patmos_inst_0|DDR3Bridge|bb|hps|hps_io|border|hps_sdram_inst                                                        ; ON            ; QSF Assignment             ;
+-----------------------------------------------------------+---------------------------------------------+--------------+---------------------------------------------------------------------------------------------------------------------+---------------+----------------------------+


+----------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                       ;
+---------------------+----------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]        ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+----------------------+----------------------------+--------------------------+
; Placement (by node) ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 46014 ) ; 0.00 % ( 0 / 46014 )       ; 0.00 % ( 0 / 46014 )     ;
;     -- Achieved     ; 0.00 % ( 0 / 46014 ) ; 0.00 % ( 0 / 46014 )       ; 0.00 % ( 0 / 46014 )     ;
;                     ;                      ;                            ;                          ;
; Routing (by net)    ;                      ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )     ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+----------------------+----------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                                                                                                                      ;
+------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Partition Name                           ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                                                                                                      ;
+------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Top                                      ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                                                                                                               ;
; sld_hub:auto_hub                         ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                                                                                                              ;
; soc_system_ddr3_hps_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border ;
; hard_block:auto_generated_inst           ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                                                                                                ;
+------------------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                               ;
+------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                           ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                                      ; 0.00 % ( 0 / 45079 )  ; N/A                     ; Source File       ; N/A                 ;       ;
; sld_hub:auto_hub                         ; 0.00 % ( 0 / 171 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; soc_system_ddr3_hps_hps_io_border:border ; 0.00 % ( 0 / 744 )    ; N/A                     ; Post-Synthesis    ; N/A                 ;       ;
; hard_block:auto_generated_inst           ; 0.00 % ( 0 / 20 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+------------------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in /home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/patmos.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 18,381 / 41,910       ; 44 %  ;
; ALMs needed [=A-B+C]                                        ; 18,381                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 20,593 / 41,910       ; 49 %  ;
;         [a] ALMs used for LUT logic and registers           ; 4,319                 ;       ;
;         [b] ALMs used for LUT logic                         ; 12,327                ;       ;
;         [c] ALMs used for registers                         ; 3,947                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                     ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2,614 / 41,910        ; 6 %   ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 402 / 41,910          ; < 1 % ;
;         [a] Due to location constrained logic               ; 0                     ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 9                     ;       ;
;         [c] Due to LAB input limits                         ; 393                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 2,652 / 4,191         ; 63 %  ;
;     -- Logic LABs                                           ; 2,652                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 0                     ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 26,130                ;       ;
;     -- 7 input functions                                    ; 540                   ;       ;
;     -- 6 input functions                                    ; 7,455                 ;       ;
;     -- 5 input functions                                    ; 5,903                 ;       ;
;     -- 4 input functions                                    ; 3,732                 ;       ;
;     -- <=3 input functions                                  ; 8,500                 ;       ;
; Combinational ALUT usage for route-throughs                 ; 4,500                 ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 17,318                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 16,531 / 83,820       ; 20 %  ;
;         -- Secondary logic registers                        ; 787 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 16,744                ;       ;
;         -- Routing optimization registers                   ; 574                   ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 111 / 314             ; 35 %  ;
;     -- Clock pins                                           ; 4 / 8                 ; 50 %  ;
;     -- Dedicated input pins                                 ; 3 / 21                ; 14 %  ;
; I/O registers                                               ; 226                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; M10K blocks                                                 ; 116 / 553             ; 21 %  ;
; Total MLAB memory bits                                      ; 0                     ;       ;
; Total block memory bits                                     ; 596,368 / 5,662,720   ; 11 %  ;
; Total block memory implementation bits                      ; 1,187,840 / 5,662,720 ; 21 %  ;
;                                                             ;                       ;       ;
; Total DSP Blocks                                            ; 24 / 112              ; 21 %  ;
;                                                             ;                       ;       ;
; Fractional PLLs                                             ; 0 / 6                 ; 0 %   ;
; Global signals                                              ; 3                     ;       ;
;     -- Global clocks                                        ; 3 / 16                ; 19 %  ;
;     -- Quadrant clocks                                      ; 0 / 66                ; 0 %   ;
;     -- Horizontal periphery clocks                          ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Oscillator blocks                                           ; 0 / 1                 ; 0 %   ;
; Impedance control blocks                                    ; 1 / 4                 ; 25 %  ;
; Hard Memory Controllers                                     ; 1 / 1                 ; 100 % ;
; Average interconnect usage (total/H/V)                      ; 15.4% / 15.7% / 14.7% ;       ;
; Peak interconnect usage (total/H/V)                         ; 32.8% / 33.8% / 33.0% ;       ;
; Maximum fan-out                                             ; 17264                 ;       ;
; Highest non-global fan-out                                  ; 3349                  ;       ;
; Total fan-out                                               ; 183370                ;       ;
; Average fan-out                                             ; 3.74                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                             ;
+-------------------------------------------------------------+------------------------+----------------------+------------------------------------------+--------------------------------+
; Statistic                                                   ; Top                    ; sld_hub:auto_hub     ; soc_system_ddr3_hps_hps_io_border:border ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+----------------------+------------------------------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 18329 / 41910 ( 44 % ) ; 52 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                        ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 18329                  ; 52                   ; 0                                        ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 20528 / 41910 ( 49 % ) ; 66 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                        ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 4297                   ; 23                   ; 0                                        ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 12300                  ; 27                   ; 0                                        ; 0                              ;
;         [c] ALMs used for registers                         ; 3931                   ; 16                   ; 0                                        ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 0                      ; 0                    ; 0                                        ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2601 / 41910 ( 6 % )   ; 14 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )                        ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 402 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )                        ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 0                      ; 0                    ; 0                                        ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 9                      ; 0                    ; 0                                        ; 0                              ;
;         [c] Due to LAB input limits                         ; 393                    ; 0                    ; 0                                        ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                    ; 0                                        ; 0                              ;
;                                                             ;                        ;                      ;                                          ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                  ; Low                                      ; Low                            ;
;                                                             ;                        ;                      ;                                          ;                                ;
; Total LABs:  partially or completely used                   ; 2644 / 4191 ( 63 % )   ; 9 / 4191 ( < 1 % )   ; 0 / 4191 ( 0 % )                         ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 2644                   ; 9                    ; 0                                        ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 0                      ; 0                    ; 0                                        ; 0                              ;
;                                                             ;                        ;                      ;                                          ;                                ;
; Combinational ALUT usage for logic                          ; 26038                  ; 92                   ; 0                                        ; 0                              ;
;     -- 7 input functions                                    ; 540                    ; 0                    ; 0                                        ; 0                              ;
;     -- 6 input functions                                    ; 7444                   ; 11                   ; 0                                        ; 0                              ;
;     -- 5 input functions                                    ; 5879                   ; 24                   ; 0                                        ; 0                              ;
;     -- 4 input functions                                    ; 3714                   ; 18                   ; 0                                        ; 0                              ;
;     -- <=3 input functions                                  ; 8461                   ; 39                   ; 0                                        ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 4489                   ; 11                   ; 0                                        ; 0                              ;
; Memory ALUT usage                                           ; 0                      ; 0                    ; 0                                        ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                    ; 0                                        ; 0                              ;
;     -- 32-address deep                                      ; 0                      ; 0                    ; 0                                        ; 0                              ;
;                                                             ;                        ;                      ;                                          ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                    ; 0                                        ; 0                              ;
;     -- By type:                                             ;                        ;                      ;                                          ;                                ;
;         -- Primary logic registers                          ; 16454 / 83820 ( 20 % ) ; 77 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )                        ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 785 / 83820 ( < 1 % )  ; 2 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )                        ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                      ;                                          ;                                ;
;         -- Design implementation registers                  ; 16665                  ; 79                   ; 0                                        ; 0                              ;
;         -- Routing optimization registers                   ; 574                    ; 0                    ; 0                                        ; 0                              ;
;                                                             ;                        ;                      ;                                          ;                                ;
;                                                             ;                        ;                      ;                                          ;                                ;
; Virtual pins                                                ; 0                      ; 0                    ; 0                                        ; 0                              ;
; I/O pins                                                    ; 64                     ; 0                    ; 46                                       ; 1                              ;
; I/O registers                                               ; 50                     ; 0                    ; 176                                      ; 0                              ;
; Total block memory bits                                     ; 596368                 ; 0                    ; 0                                        ; 0                              ;
; Total block memory implementation bits                      ; 1187840                ; 0                    ; 0                                        ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                            ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 116 / 553 ( 20 % )     ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                          ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 24 / 112 ( 21 % )      ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                          ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                           ; 0 / 4 ( 0 % )                  ;
; Clock enable block                                          ; 1 / 116 ( < 1 % )      ; 0 / 116 ( 0 % )      ; 0 / 116 ( 0 % )                          ; 2 / 116 ( 1 % )                ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                           ; 0 / 4 ( 0 % )                  ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 0 / 1325 ( 0 % )     ; 186 / 1325 ( 14 % )                      ; 0 / 1325 ( 0 % )               ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                         ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output circuitry                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 66 / 400 ( 16 % )                        ; 0 / 400 ( 0 % )                ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 0 / 425 ( 0 % )      ; 40 / 425 ( 9 % )                         ; 0 / 425 ( 0 % )                ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )        ; 2 / 8 ( 25 % )                           ; 0 / 8 ( 0 % )                  ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                          ; 0 / 25 ( 0 % )                 ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                          ; 0 / 25 ( 0 % )                 ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 0 / 1300 ( 0 % )     ; 124 / 1300 ( 9 % )                       ; 0 / 1300 ( 0 % )               ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 40 / 400 ( 10 % )                        ; 0 / 400 ( 0 % )                ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                          ; 0 / 25 ( 0 % )                 ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 5 / 400 ( 1 % )                          ; 0 / 400 ( 0 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 0 / 36 ( 0 % )       ; 6 / 36 ( 16 % )                          ; 0 / 36 ( 0 % )                 ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 0 / 175 ( 0 % )      ; 26 / 175 ( 14 % )                        ; 0 / 175 ( 0 % )                ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                         ; 0 / 400 ( 0 % )                ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                          ; 0 / 25 ( 0 % )                 ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                          ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                            ; 1 / 1 ( 100 % )                ;
; Hard Memory Controller                                      ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                          ; 0 / 1 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                            ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                            ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                            ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                            ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                            ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                            ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )                         ; 0 / 400 ( 0 % )                ;
; Hard Memory PHY                                             ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                          ; 0 / 1 ( 0 % )                  ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                          ; 0 / 25 ( 0 % )                 ;
;                                                             ;                        ;                      ;                                          ;                                ;
; Connections                                                 ;                        ;                      ;                                          ;                                ;
;     -- Input Connections                                    ; 17512                  ; 116                  ; 41                                       ; 186                            ;
;     -- Registered Input Connections                         ; 17057                  ; 87                   ; 0                                        ; 0                              ;
;     -- Output Connections                                   ; 195                    ; 53                   ; 65                                       ; 17542                          ;
;     -- Registered Output Connections                        ; 172                    ; 49                   ; 0                                        ; 0                              ;
;                                                             ;                        ;                      ;                                          ;                                ;
; Internal Connections                                        ;                        ;                      ;                                          ;                                ;
;     -- Total Connections                                    ; 182191                 ; 655                  ; 5061                                     ; 17744                          ;
;     -- Registered Connections                               ; 69228                  ; 465                  ; 100                                      ; 0                              ;
;                                                             ;                        ;                      ;                                          ;                                ;
; External Connections                                        ;                        ;                      ;                                          ;                                ;
;     -- Top                                                  ; 6                      ; 58                   ; 26                                       ; 17617                          ;
;     -- sld_hub:auto_hub                                     ; 58                     ; 0                    ; 0                                        ; 111                            ;
;     -- soc_system_ddr3_hps_hps_io_border:border             ; 26                     ; 0                    ; 80                                       ; 0                              ;
;     -- hard_block:auto_generated_inst                       ; 17617                  ; 111                  ; 0                                        ; 0                              ;
;                                                             ;                        ;                      ;                                          ;                                ;
; Partition Interface                                         ;                        ;                      ;                                          ;                                ;
;     -- Input Ports                                          ; 31                     ; 39                   ; 1                                        ; 190                            ;
;     -- Output Ports                                         ; 62                     ; 56                   ; 31                                       ; 141                            ;
;     -- Bidir Ports                                          ; 43                     ; 0                    ; 40                                       ; 0                              ;
;                                                             ;                        ;                      ;                                          ;                                ;
; Registered Ports                                            ;                        ;                      ;                                          ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 3                    ; 0                                        ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 23                   ; 0                                        ; 0                              ;
;                                                             ;                        ;                      ;                                          ;                                ;
; Port Connectivity                                           ;                        ;                      ;                                          ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 5                    ; 0                                        ; 0                              ;
;     -- Output Ports driven by GND                           ; 0                      ; 28                   ; 0                                        ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                    ; 0                                        ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                    ; 0                                        ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 25                   ; 0                                        ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                    ; 0                                        ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 30                   ; 0                                        ; 0                              ;
;     -- Output Ports with no Fanout                          ; 0                      ; 42                   ; 0                                        ; 0                              ;
+-------------------------------------------------------------+------------------------+----------------------+------------------------------------------+--------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                                                ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; Name                    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ; Slew Rate ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+
; HPS_DDR3_RZQ            ; D25   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; User                 ; no        ;
; SPIMaster_miso          ; AD4   ; 3A       ; 6            ; 0            ; 51           ; 2                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; clk                     ; V11   ; 3B       ; 32           ; 0            ; 0            ; 17270                 ; 0                  ; yes    ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; pwm_measurment_input[0] ; AG14  ; 4A       ; 60           ; 0            ; 34           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; pwm_measurment_input[1] ; AE6   ; 3A       ; 8            ; 0            ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; pwm_measurment_input[2] ; AE24  ; 4A       ; 82           ; 0            ; 40           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; pwm_measurment_input[3] ; AD20  ; 4A       ; 70           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; pwm_measurment_input[4] ; AD17  ; 4A       ; 62           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; pwm_measurment_input[5] ; AC22  ; 4A       ; 84           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; uart_1_rxd              ; V12   ; 3B       ; 40           ; 0            ; 0            ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; uart_2_rxd              ; D8    ; 8A       ; 38           ; 81           ; 51           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
; uart_3_rxd              ; Y19   ; 5A       ; 89           ; 4            ; 60           ; 1                     ; 0                  ; no     ; no             ; no              ; no       ; Off          ; 3.3-V LVCMOS    ; Off         ; --                        ; User                 ; no        ;
+-------------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+-----------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name                  ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                                                                                                    ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; HPS_DDR3_ADDR[0]      ; C28   ; 6A       ; 89           ; 71           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[10]     ; A24   ; 6A       ; 89           ; 78           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[11]     ; B24   ; 6A       ; 89           ; 78           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[12]     ; D24   ; 6A       ; 89           ; 79           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[13]     ; C24   ; 6A       ; 89           ; 79           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[14]     ; G23   ; 6A       ; 89           ; 80           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[1]      ; B28   ; 6A       ; 89           ; 71           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[2]      ; E26   ; 6A       ; 89           ; 72           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[3]      ; D26   ; 6A       ; 89           ; 72           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[4]      ; J21   ; 6A       ; 89           ; 72           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[5]      ; J20   ; 6A       ; 89           ; 72           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[6]      ; C26   ; 6A       ; 89           ; 73           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[7]      ; B26   ; 6A       ; 89           ; 73           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[8]      ; F26   ; 6A       ; 89           ; 78           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ADDR[9]      ; F25   ; 6A       ; 89           ; 78           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_BA[0]        ; A27   ; 6A       ; 89           ; 74           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_BA[1]        ; H25   ; 6A       ; 89           ; 74           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_BA[2]        ; G25   ; 6A       ; 89           ; 74           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CAS_N        ; A26   ; 6A       ; 89           ; 77           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CKE          ; L28   ; 6A       ; 89           ; 57           ; 54           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CK_N         ; N20   ; 6A       ; 89           ; 73           ; 20           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CK_P         ; N21   ; 6A       ; 89           ; 73           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_CS_N         ; L21   ; 6A       ; 89           ; 79           ; 3            ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[0]        ; G28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[1]        ; P28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[2]        ; W28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_DM[3]        ; AB28  ; 6B       ; 89           ; 42           ; 77           ; yes             ; no                     ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_ODT          ; D28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_RAS_N        ; A25   ; 6A       ; 89           ; 77           ; 94           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_RESET_N      ; V28   ; 6B       ; 89           ; 51           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; HPS_DDR3_WE_N         ; E25   ; 6A       ; 89           ; 80           ; 37           ; yes             ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SPIMaster_mosi        ; AC4   ; 3A       ; 6            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SPIMaster_nSS         ; U9    ; 3A       ; 4            ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; SPIMaster_sclk        ; V10   ; 3A       ; 6            ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; ad0                   ; AA26  ; 5B       ; 89           ; 23           ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLedsPins_led[0]      ; W15   ; 5A       ; 89           ; 8            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLedsPins_led[1]      ; AA24  ; 5A       ; 89           ; 9            ; 37           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLedsPins_led[2]      ; V16   ; 5A       ; 89           ; 9            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLedsPins_led[3]      ; V15   ; 5A       ; 89           ; 9            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLedsPins_led[4]      ; AF26  ; 5A       ; 89           ; 4            ; 77           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLedsPins_led[5]      ; AE26  ; 5A       ; 89           ; 4            ; 94           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLedsPins_led[6]      ; Y16   ; 5A       ; 89           ; 8            ; 3            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oLedsPins_led[7]      ; AA23  ; 5A       ; 89           ; 9            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oMpuAd0               ; Y18   ; 5A       ; 89           ; 6            ; 20           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; oMpuScl               ; AA18  ; 4A       ; 68           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; propdrive_out_port[0] ; AD5   ; 3A       ; 8            ; 0            ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; propdrive_out_port[1] ; AE23  ; 4A       ; 82           ; 0            ; 57           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; propdrive_out_port[2] ; AD23  ; 4A       ; 76           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; propdrive_out_port[3] ; D12   ; 8A       ; 40           ; 81           ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; test_SPIMaster_miso   ; AG13  ; 4A       ; 50           ; 0            ; 40           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; test_SPIMaster_mosi   ; T12   ; 3B       ; 36           ; 0            ; 17           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; test_SPIMaster_nSS    ; AB4   ; 3A       ; 4            ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; test_SPIMaster_sclk   ; T11   ; 3B       ; 28           ; 0            ; 0            ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; uart_1_txd            ; E8    ; 8A       ; 38           ; 81           ; 34           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart_2_txd            ; AH13  ; 4A       ; 60           ; 0            ; 51           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; uart_3_txd            ; AB23  ; 5A       ; 89           ; 8            ; 54           ; no              ; no                     ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVCMOS                    ; 2mA              ; Off                               ; --                                                                                                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+-----------------------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name              ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                                                                                                    ; Output Buffer Pre-emphasis ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HPS_DDR3_DQS_N[0] ; R16   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[1] ; R18   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[2] ; T18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_N[3] ; T20   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar             ;
; HPS_DDR3_DQS_P[0] ; R17   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[1] ; R19   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[2] ; T19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQS_P[3] ; U19   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; no             ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                 ;
; HPS_DDR3_DQ[0]    ; J25   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[10]   ; J27   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[11]   ; J28   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[12]   ; M27   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[13]   ; M26   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[14]   ; M28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[15]   ; N28   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[16]   ; N24   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[17]   ; N25   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[18]   ; T28   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[19]   ; U28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[1]    ; J24   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[20]   ; N26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[21]   ; N27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[22]   ; R27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[23]   ; V27   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[24]   ; R26   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[25]   ; R25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; HPS_DDR3_DQ[26]   ; AA28  ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[27]   ; W26   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[28]   ; R24   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[29]   ; T24   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[2]    ; E28   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ;
; HPS_DDR3_DQ[30]   ; Y27   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[31]   ; AA27  ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[3]    ; D27   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ;
; HPS_DDR3_DQ[4]    ; J26   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ;
; HPS_DDR3_DQ[5]    ; K26   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ;
; HPS_DDR3_DQ[6]    ; G27   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ;
; HPS_DDR3_DQ[7]    ; F28   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ;
; HPS_DDR3_DQ[8]    ; K25   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ;
; HPS_DDR3_DQ[9]    ; L25   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes            ; yes             ; yes                    ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ;
; i2c_scl           ; AA11  ; 3A       ; 8            ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|sclOReg~DUPLICATE (inverted)                                                                                                                                                                                                                                                                                                                                                 ;
; i2c_sda           ; AA13  ; 4A       ; 56           ; 0            ; 17           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|sdaOReg (inverted)                                                                                                                                                                                                                                                                                                                                                           ;
; ioMpuSda          ; W14   ; 4A       ; 60           ; 0            ; 0            ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; 1         ; no              ; yes        ; no       ; On           ; 3.3-V LVCMOS                    ; 2mA              ; Off                              ; Off                            ; --                                                                                                                                                                                                                           ; no                         ; 0                   ; Off                         ; User                 ; 0 pF                 ; imu_mpu:imu_mpu_inst_0|sda_inout~1 (inverted)                                                                                                                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------------------+-----------------------------+----------------------+----------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; B1L      ; 0 / 0 ( -- )     ; --            ; --           ; --            ;
; 3A       ; 8 / 16 ( 50 % )  ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 4 / 32 ( 13 % )  ; 3.3V          ; --           ; 3.3V          ;
; 4A       ; 12 / 68 ( 18 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5A       ; 11 / 16 ( 69 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 1 / 7 ( 14 % )   ; 3.3V          ; --           ; 3.3V          ;
; 6B       ; 23 / 44 ( 52 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 48 / 56 ( 86 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 3.3V          ; --           ; 3.3V          ;
; 8A       ; 3 / 6 ( 50 % )   ; 3.3V          ; --           ; 3.3V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                                     ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank       ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A4       ; 435        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 431        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 425        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ; 423        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A8       ; 421        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 419        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A11      ; 417        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ; 415        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A13      ; 413        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 411        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 409        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 407        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ; 399        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A18      ; 395        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 393        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 391        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 389        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ; 387        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A23      ; 374        ; 7A             ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A24      ; 361        ; 6A             ; HPS_DDR3_ADDR[10]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; A25      ; 359        ; 6A             ; HPS_DDR3_RAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; A26      ; 357        ; 6A             ; HPS_DDR3_CAS_N                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; A27      ; 353        ; 6A             ; HPS_DDR3_BA[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ; 59         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA5      ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA6      ; 43         ; 3A             ; ^nCSO, DATA4                    ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA8      ; 50         ; 3A             ; ^DCLK                           ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AA9      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A             ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ; 64         ; 3A             ; i2c_scl                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AA12     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA13     ; 144        ; 4A             ; i2c_sda                         ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; On           ;
; AA14     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA15     ; 160        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA16     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A             ; oMpuScl                         ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 170        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 213        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA21     ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA23     ; 226        ; 5A             ; oLedsPins_led[7]                ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA24     ; 224        ; 5A             ; oLedsPins_led[1]                ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ;            ; 5B             ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA26     ; 255        ; 5B             ; ad0                             ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA27     ; 279        ; 6B             ; HPS_DDR3_DQ[31]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA28     ; 289        ; 6B             ; HPS_DDR3_DQ[26]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 57         ; 3A             ; test_SPIMaster_nSS              ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AB5      ; 46         ; 3A             ; altera_reserved_tck             ; input  ; 3.3-V LVCMOS                    ;                     ; --           ; N               ; no       ; Off          ;
; AB6      ; 45         ; 3A             ; ^AS_DATA3, DATA3                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB23     ; 222        ; 5A             ; uart_3_txd                      ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB25     ; 259        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB26     ; 253        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB28     ; 277        ; 6B             ; HPS_DDR3_DM[3]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AC1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ; 63         ; 3A             ; SPIMaster_mosi                  ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC5      ; 47         ; 3A             ; ^AS_DATA2, DATA2                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC6      ; 49         ; 3A             ; ^AS_DATA1, DATA1                ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC7      ; 44         ; 3A             ; altera_reserved_tms             ; input  ; 3.3-V LVCMOS                    ;                     ; --           ; N               ; no       ; Off          ;
; AC8      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC21     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 202        ; 4A             ; pwm_measurment_input[5]         ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC23     ; 200        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ; 220        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC25     ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC26     ;            ; 5A             ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 275        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 273        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 61         ; 3A             ; SPIMaster_miso                  ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD5      ; 67         ; 3A             ; propdrive_out_port[0]           ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD6      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 51         ; 3A             ; ^AS_DATA0, ASDO, DATA0          ;        ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AD8      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD9      ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD10     ; 103        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 111        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 125        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD13     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD14     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD15     ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD16     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD17     ; 159        ; 4A             ; pwm_measurment_input[4]         ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD18     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD19     ; 165        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD20     ; 173        ; 4A             ; pwm_measurment_input[3]         ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD21     ;            ; 3B, 4A         ; VCCPD3B4A                       ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD22     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD23     ; 186        ; 4A             ; propdrive_out_port[2]           ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD24     ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AD25     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD26     ; 218        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD28     ; 263        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ; 102        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE5      ;            ; 3A             ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE6      ; 65         ; 3A             ; pwm_measurment_input[1]         ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE7      ; 107        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 110        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE9      ; 101        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE11     ; 109        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 127        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE14     ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE15     ; 141        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE16     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE17     ; 157        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE18     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE19     ; 167        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE20     ; 175        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE21     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AE22     ; 184        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE23     ; 197        ; 4A             ; propdrive_out_port[1]           ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 199        ; 4A             ; pwm_measurment_input[2]         ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE25     ; 216        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE26     ; 214        ; 5A             ; oLedsPins_led[5]                ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE27     ; 265        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE28     ; 261        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AF1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 100        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 115        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 113        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF7      ; 118        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF8      ; 105        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 108        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 117        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 119        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ; 3B             ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 133        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF15     ; 143        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ;            ; 4A             ; VREFB4AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF17     ; 151        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF18     ; 166        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF19     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF20     ; 179        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF21     ; 181        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF22     ; 183        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF23     ; 189        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF24     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF25     ; 207        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 212        ; 5A             ; oLedsPins_led[4]                ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF27     ; 211        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF28     ; 209        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG1      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG2      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG3      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG4      ;            ; 3B             ; VCCIO3B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 126        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG6      ; 116        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG7      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG8      ; 134        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ; 139        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG10     ; 142        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 147        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG13     ; 135        ; 4A             ; test_SPIMaster_miso             ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; N               ; no       ; Off          ;
; AG14     ; 155        ; 4A             ; pwm_measurment_input[0]         ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG15     ; 158        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG16     ; 149        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG17     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG18     ; 171        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG19     ; 174        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG20     ; 177        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG21     ; 182        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG22     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG23     ; 191        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG24     ; 195        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG25     ; 205        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG26     ; 198        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG28     ; 206        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH2      ; 121        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 123        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH4      ; 124        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 129        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH6      ; 131        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH7      ; 132        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH8      ; 137        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH9      ; 140        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH11     ; 145        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH12     ; 150        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH13     ; 153        ; 4A             ; uart_2_txd                      ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 156        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH15     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH16     ; 161        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH17     ; 163        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH18     ; 169        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH19     ; 172        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH21     ; 185        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH22     ; 188        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 190        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH24     ; 193        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH25     ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AH26     ; 201        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH27     ; 204        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ;            ;                ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B4       ; 437        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B6       ; 433        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B8       ; 439        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ; 441        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B10      ;            ; 7C             ; VCCIO7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B11      ; 440        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 438        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; B14      ; 427        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B16      ; 402        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B18      ; 397        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ; 403        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B21      ; 388        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B23      ; 376        ; 7A             ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B24      ; 363        ; 6A             ; HPS_DDR3_ADDR[11]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; B25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B26      ; 351        ; 6A             ; HPS_DDR3_ADDR[7]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; B27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 343        ; 6A             ; HPS_DDR3_ADDR[1]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C4       ; 446        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 453        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ; 451        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C7       ; 449        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 447        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 445        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 443        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C12      ; 460        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 432        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 426        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 418        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ; 404        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C17      ; 396        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 394        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 401        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; C21      ; 386        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C22      ; 380        ; 7A             ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C23      ; 378        ; 7A             ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C24      ; 367        ; 6A             ; HPS_DDR3_ADDR[13]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C25      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C26      ; 349        ; 6A             ; HPS_DDR3_ADDR[6]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; C27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; C28      ; 341        ; 6A             ; HPS_DDR3_ADDR[0]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 448        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 455        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D7       ;            ; --             ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; D8       ; 465        ; 8A             ; uart_2_rxd                      ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D9       ;            ; 8A             ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D11      ; 476        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 458        ; 8A             ; propdrive_out_port[3]           ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; D13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 430        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 420        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D17      ; 410        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7A             ; VCCIO7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; D19      ;            ; 7A, 7B, 7C, 7D ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D20      ; 385        ; 7A             ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D21      ; 382        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D22      ; 381        ; 7A             ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D23      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 365        ; 6A             ; HPS_DDR3_ADDR[12]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D25      ; 371        ; 6A             ; HPS_DDR3_RZQ                    ; input  ; SSTL-15 Class I                 ;                     ; --           ; Y               ; no       ; Off          ;
; D26      ; 347        ; 6A             ; HPS_DDR3_ADDR[3]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D27      ; 335        ; 6A             ; HPS_DDR3_DQ[3]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; D28      ; 333        ; 6A             ; HPS_DDR3_ODT                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E4       ; 442        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E5       ; 454        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E6       ; 542        ; 9A             ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E7       ;            ; 8A             ; VCCIO8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E8       ; 463        ; 8A             ; uart_1_txd                      ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; E9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E10      ;            ; 8A             ; VCCPD8A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E11      ; 474        ; 8A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E13      ;            ; 7D             ; VCCPD7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E14      ;            ; 7C             ; VCCPD7C_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E15      ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 412        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ;            ; 7B             ; VCCPD7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E18      ; 383        ; 7A             ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E20      ; 384        ; 7A             ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E21      ;            ; 7A             ; VCCPD7A_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; E22      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 373        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E25      ; 369        ; 6A             ; HPS_DDR3_WE_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E26      ; 345        ; 6A             ; HPS_DDR3_ADDR[2]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; E27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E28      ; 337        ; 6A             ; HPS_DDR3_DQ[2]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 450        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F5       ; 444        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F6       ; 547        ; 9A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F7       ; 545        ; 9A             ; ^nCONFIG                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ;            ; --             ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F21      ;            ; --             ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F22      ;            ; --             ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; F23      ; 372        ; 7A             ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 370        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; F25      ; 362        ; 6A             ; HPS_DDR3_ADDR[9]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F26      ; 360        ; 6A             ; HPS_DDR3_ADDR[8]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; F27      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; F28      ; 327        ; 6A             ; HPS_DDR3_DQ[7]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ; 452        ; 7D             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G5       ;            ; 7D             ; VCCIO7D_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A             ; ^MSEL2                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G23      ; 368        ; 6A             ; HPS_DDR3_ADDR[14]               ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G24      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G25      ; 354        ; 6A             ; HPS_DDR3_BA[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G26      ; 331        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G27      ; 329        ; 6A             ; HPS_DDR3_DQ[6]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; G28      ; 325        ; 6A             ; HPS_DDR3_DM[0]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H8       ; 541        ; 9A             ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H9       ; 540        ; 9A             ; ^MSEL1                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; H11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 436        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 434        ; 7C             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ;            ; 7B             ; VCCIO7B_HPS                     ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; H15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H16      ; 422        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H17      ; 400        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H19      ; 375        ; 7A             ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H23      ;            ; --             ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H25      ; 352        ; 6A             ; HPS_DDR3_BA[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; H26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H28      ; 339        ; 6A             ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; J1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J8       ; 539        ; 9A             ; ^CONF_DONE                      ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J10      ; 538        ; 9A             ; ^MSEL0                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; J12      ; 416        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ; 414        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J14      ; 408        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ; 406        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J16      ; 424        ; 7B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J17      ; 398        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J18      ; 392        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J19      ; 377        ; 7A             ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J20      ; 346        ; 6A             ; HPS_DDR3_ADDR[5]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J21      ; 344        ; 6A             ; HPS_DDR3_ADDR[4]                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J24      ; 336        ; 6A             ; HPS_DDR3_DQ[1]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J25      ; 338        ; 6A             ; HPS_DDR3_DQ[0]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J26      ; 330        ; 6A             ; HPS_DDR3_DQ[4]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J27      ; 321        ; 6A             ; HPS_DDR3_DQ[10]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; J28      ; 319        ; 6A             ; HPS_DDR3_DQ[11]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K9       ; 546        ; 9A             ; ^MSEL4                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K10      ; 544        ; 9A             ; ^MSEL3                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; K18      ; 390        ; 7A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K19      ; 379        ; 7A             ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K25      ; 322        ; 6A             ; HPS_DDR3_DQ[8]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K26      ; 328        ; 6A             ; HPS_DDR3_DQ[5]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; K27      ; 323        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K28      ; 317        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ; 366        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; L21      ; 364        ; 6A             ; HPS_DDR3_CS_N                   ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L25      ; 320        ; 6A             ; HPS_DDR3_DQ[9]                  ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; L26      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L28      ; 315        ; 6A             ; HPS_DDR3_CKE                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; 6A             ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 312        ; 6A             ; HPS_DDR3_DQ[13]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M27      ; 314        ; 6A             ; HPS_DDR3_DQ[12]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; M28      ; 313        ; 6A             ; HPS_DDR3_DQ[14]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N19      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ; 350        ; 6A             ; HPS_DDR3_CK_N                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N21      ; 348        ; 6A             ; HPS_DDR3_CK_P                   ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N24      ; 306        ; 6B             ; HPS_DDR3_DQ[16]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N25      ; 304        ; 6B             ; HPS_DDR3_DQ[17]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N26      ; 298        ; 6B             ; HPS_DDR3_DQ[20]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N27      ; 296        ; 6B             ; HPS_DDR3_DQ[21]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; N28      ; 311        ; 6A             ; HPS_DDR3_DQ[15]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; P1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P24      ;            ; 6A, 6B         ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P26      ; 299        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P28      ; 309        ; 6A             ; HPS_DDR3_DM[1]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R10      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ; 334        ; 6A             ; HPS_DDR3_DQS_N[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R17      ; 332        ; 6A             ; HPS_DDR3_DQS_P[0]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R18      ; 318        ; 6A             ; HPS_DDR3_DQS_N[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R19      ; 316        ; 6A             ; HPS_DDR3_DQS_P[1]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R20      ; 310        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R21      ; 308        ; 6A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R24      ; 282        ; 6B             ; HPS_DDR3_DQ[28]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R25      ; 288        ; 6B             ; HPS_DDR3_DQ[25]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R26      ; 290        ; 6B             ; HPS_DDR3_DQ[24]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R27      ; 297        ; 6B             ; HPS_DDR3_DQ[22]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; R28      ; 307        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T5       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T8       ; 56         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T9       ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T10      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ; 106        ; 3B             ; test_SPIMaster_sclk             ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T12      ; 120        ; 3B             ; test_SPIMaster_mosi             ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; N               ; no       ; Off          ;
; T13      ; 122        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; T14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T16      ; 292        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T17      ; 294        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T18      ; 302        ; 6B             ; HPS_DDR3_DQS_N[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T19      ; 300        ; 6B             ; HPS_DDR3_DQS_P[2]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T20      ; 286        ; 6B             ; HPS_DDR3_DQS_N[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T21      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T24      ; 280        ; 6B             ; HPS_DDR3_DQ[29]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; T25      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T26      ; 274        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T27      ; 283        ; 6B             ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; T28      ; 305        ; 6B             ; HPS_DDR3_DQ[18]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U8       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U9       ; 58         ; 3A             ; SPIMaster_nSS                   ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; U10      ; 62         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U11      ; 104        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U13      ; 136        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U14      ; 138        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; U15      ; 278        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U16      ; 276        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U17      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U19      ; 284        ; 6B             ; HPS_DDR3_DQS_P[3]               ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; U20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U21      ;            ; --             ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 272        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ;            ; --             ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U27      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U28      ; 303        ; 6B             ; HPS_DDR3_DQ[19]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V9       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V10      ; 60         ; 3A             ; SPIMaster_sclk                  ; output ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V11      ; 114        ; 3B             ; clk                             ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V12      ; 130        ; 3B             ; uart_1_rxd                      ; input  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V13      ; 152        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ; 227        ; 5A             ; oLedsPins_led[3]                ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V16      ; 225        ; 5A             ; oLedsPins_led[2]                ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V17      ; 270        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V18      ; 268        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V19      ; 266        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V20      ; 264        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V24      ; 269        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V25      ; 271        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V27      ; 295        ; 6B             ; HPS_DDR3_DQ[23]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V28      ; 301        ; 6B             ; HPS_DDR3_RESET_N                ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W1       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --             ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; W8       ; 54         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W9       ;            ; 3A             ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W10      ; 48         ; 3A             ; altera_reserved_tdi             ; input  ; 3.3-V LVCMOS                    ;                     ; --           ; N               ; no       ; Off          ;
; W11      ; 112        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W12      ; 128        ; 3B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W13      ;            ; 4A             ; VCCIO4A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W14      ; 154        ; 4A             ; ioMpuSda                        ; bidir  ; 3.3-V LVCMOS                    ;                     ; Column I/O   ; Y               ; no       ; On           ;
; W15      ; 223        ; 5A             ; oLedsPins_led[0]                ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W16      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W17      ;            ; 5A             ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W18      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ;            ; 5B             ; VCCPD5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W20      ; 254        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W21      ; 252        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W24      ; 258        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W25      ;            ; 5B             ; VCCIO5B                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W26      ; 287        ; 6B             ; HPS_DDR3_DQ[27]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W27      ;            ; 6B             ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; W28      ; 293        ; 6B             ; HPS_DDR3_DM[2]                  ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y1       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;                ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 53         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y5       ; 55         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y8       ; 52         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y9       ; 42         ; 3A             ; altera_reserved_tdo             ; output ; 3.3-V LVCMOS                    ;                     ; --           ; N               ; no       ; Off          ;
; Y10      ;            ; --             ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; Y11      ; 66         ; 3A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y12      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ; 146        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y14      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ; 162        ; 4A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y16      ; 221        ; 5A             ; oLedsPins_led[6]                ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y17      ; 217        ; 5A             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y18      ; 219        ; 5A             ; oMpuAd0                         ; output ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y19      ; 215        ; 5A             ; uart_3_rxd                      ; input  ; 3.3-V LVCMOS                    ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y20      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ;            ; 5A             ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; Y24      ; 256        ; 5B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y25      ;            ;                ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 285        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y27      ; 281        ; 6B             ; HPS_DDR3_DQ[30]                 ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y28      ; 291        ; 6B             ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
+----------+------------+----------------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                                                                                                ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                                                                                                             ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+--------------------------------------------------------------+
; I/O Assignment Warnings                                      ;
+-----------------------+--------------------------------------+
; Pin Name              ; Reason                               ;
+-----------------------+--------------------------------------+
; oLedsPins_led[0]      ; Missing drive strength and slew rate ;
; oLedsPins_led[1]      ; Missing drive strength and slew rate ;
; oLedsPins_led[2]      ; Missing drive strength and slew rate ;
; oLedsPins_led[3]      ; Missing drive strength and slew rate ;
; oLedsPins_led[4]      ; Missing drive strength and slew rate ;
; oLedsPins_led[5]      ; Missing drive strength and slew rate ;
; oLedsPins_led[6]      ; Missing drive strength and slew rate ;
; oLedsPins_led[7]      ; Missing drive strength and slew rate ;
; uart_1_txd            ; Missing drive strength and slew rate ;
; uart_2_txd            ; Missing drive strength and slew rate ;
; uart_3_txd            ; Missing drive strength and slew rate ;
; oMpuScl               ; Missing drive strength and slew rate ;
; SPIMaster_mosi        ; Missing drive strength and slew rate ;
; SPIMaster_nSS         ; Missing drive strength and slew rate ;
; SPIMaster_sclk        ; Missing drive strength and slew rate ;
; test_SPIMaster_miso   ; Missing drive strength and slew rate ;
; test_SPIMaster_mosi   ; Missing drive strength and slew rate ;
; test_SPIMaster_nSS    ; Missing drive strength and slew rate ;
; test_SPIMaster_sclk   ; Missing drive strength and slew rate ;
; propdrive_out_port[0] ; Missing drive strength and slew rate ;
; propdrive_out_port[1] ; Missing drive strength and slew rate ;
; propdrive_out_port[2] ; Missing drive strength and slew rate ;
; propdrive_out_port[3] ; Missing drive strength and slew rate ;
; oMpuAd0               ; Missing drive strength and slew rate ;
; ad0                   ; Missing drive strength and slew rate ;
; HPS_DDR3_ADDR[0]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[1]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[2]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[3]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[4]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[5]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[6]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[7]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[8]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[9]      ; Missing slew rate                    ;
; HPS_DDR3_ADDR[10]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[11]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[12]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[13]     ; Missing slew rate                    ;
; HPS_DDR3_ADDR[14]     ; Missing slew rate                    ;
; HPS_DDR3_BA[0]        ; Missing slew rate                    ;
; HPS_DDR3_BA[1]        ; Missing slew rate                    ;
; HPS_DDR3_BA[2]        ; Missing slew rate                    ;
; HPS_DDR3_CAS_N        ; Missing slew rate                    ;
; HPS_DDR3_CKE          ; Missing slew rate                    ;
; HPS_DDR3_CS_N         ; Missing slew rate                    ;
; HPS_DDR3_ODT          ; Missing slew rate                    ;
; HPS_DDR3_RAS_N        ; Missing slew rate                    ;
; HPS_DDR3_RESET_N      ; Missing slew rate                    ;
; HPS_DDR3_WE_N         ; Missing slew rate                    ;
; ioMpuSda              ; Missing drive strength and slew rate ;
; i2c_sda               ; Missing drive strength and slew rate ;
; i2c_scl               ; Missing drive strength and slew rate ;
; test_SPIMaster_miso   ; Missing location assignment          ;
; test_SPIMaster_mosi   ; Missing location assignment          ;
; test_SPIMaster_nSS    ; Missing location assignment          ;
; test_SPIMaster_sclk   ; Missing location assignment          ;
+-----------------------+--------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                              ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; M10Ks ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |patmos_top                                                                                                                             ; 18381.0 (3.8)        ; 20592.0 (4.2)                    ; 2612.5 (0.5)                                      ; 401.5 (0.0)                      ; 0.0 (0.0)            ; 26130 (7)           ; 17318 (6)                 ; 226 (226)     ; 596368            ; 116   ; 24         ; 111  ; 0            ; |patmos_top                                                                                                                                                                                                                                                                                                                                                                                                        ; patmos_top                                        ; work         ;
;    |Actuators_PropDrive:Actuators_PropDrive_inst_0|                                                                                     ; 303.2 (52.7)         ; 472.0 (55.7)                     ; 169.3 (3.5)                                       ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 556 (92)            ; 729 (33)                  ; 0 (0)         ; 0                 ; 0     ; 8          ; 0    ; 0            ; |patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0                                                                                                                                                                                                                                                                                                                                                         ; Actuators_PropDrive                               ; work         ;
;       |PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|                                                                               ; 21.8 (21.8)          ; 45.3 (45.3)                      ; 23.5 (23.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst                                                                                                                                                                                                                                                                                                       ; PWMMeasure                                        ; work         ;
;       |PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|                                                                               ; 20.2 (20.2)          ; 48.2 (48.2)                      ; 28.0 (28.0)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst                                                                                                                                                                                                                                                                                                       ; PWMMeasure                                        ; work         ;
;       |PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|                                                                               ; 19.5 (19.5)          ; 46.8 (46.8)                      ; 27.3 (27.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 102 (102)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst                                                                                                                                                                                                                                                                                                       ; PWMMeasure                                        ; work         ;
;       |PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|                                                                               ; 17.8 (17.8)          ; 44.0 (44.0)                      ; 26.2 (26.2)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst                                                                                                                                                                                                                                                                                                       ; PWMMeasure                                        ; work         ;
;       |PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|                                                                               ; 18.2 (18.2)          ; 47.0 (47.0)                      ; 28.8 (28.8)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 107 (107)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst                                                                                                                                                                                                                                                                                                       ; PWMMeasure                                        ; work         ;
;       |PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|                                                                               ; 18.5 (18.5)          ; 48.0 (48.0)                      ; 29.5 (29.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 34 (34)             ; 103 (103)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst                                                                                                                                                                                                                                                                                                       ; PWMMeasure                                        ; work         ;
;       |PropDrive:\generate_propdrive:0:PropDrive_inst|                                                                                  ; 34.0 (34.0)          ; 35.0 (35.0)                      ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst                                                                                                                                                                                                                                                                                                          ; PropDrive                                         ; work         ;
;       |PropDrive:\generate_propdrive:1:PropDrive_inst|                                                                                  ; 34.0 (34.0)          ; 34.3 (34.3)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst                                                                                                                                                                                                                                                                                                          ; PropDrive                                         ; work         ;
;       |PropDrive:\generate_propdrive:2:PropDrive_inst|                                                                                  ; 33.3 (33.3)          ; 33.7 (33.7)                      ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst                                                                                                                                                                                                                                                                                                          ; PropDrive                                         ; work         ;
;       |PropDrive:\generate_propdrive:3:PropDrive_inst|                                                                                  ; 33.2 (33.2)          ; 34.0 (34.0)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (65)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 2          ; 0    ; 0            ; |patmos_top|Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst                                                                                                                                                                                                                                                                                                          ; PropDrive                                         ; work         ;
;    |Patmos:Patmos_inst_0|                                                                                                               ; 17949.0 (258.1)      ; 19977.2 (275.5)                  ; 2429.1 (23.6)                                     ; 400.9 (6.2)                      ; 0.0 (0.0)            ; 25340 (451)         ; 16437 (49)                ; 0 (0)         ; 596368            ; 116   ; 16         ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0                                                                                                                                                                                                                                                                                                                                                                                   ; Patmos                                            ; work         ;
;       |Arbiter:Arbiter|                                                                                                                 ; 509.2 (509.2)        ; 561.8 (561.8)                    ; 56.8 (56.8)                                       ; 4.2 (4.2)                        ; 0.0 (0.0)            ; 88 (88)             ; 1069 (1069)               ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Arbiter:Arbiter                                                                                                                                                                                                                                                                                                                                                                   ; Arbiter                                           ; work         ;
;       |CpuInfo:CpuInfo|                                                                                                                 ; 4.6 (4.6)            ; 5.8 (5.8)                        ; 1.3 (1.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 10 (10)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|CpuInfo:CpuInfo                                                                                                                                                                                                                                                                                                                                                                   ; CpuInfo                                           ; work         ;
;       |CpuInfo:CpuInfo_1|                                                                                                               ; 4.8 (4.8)            ; 5.7 (5.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|CpuInfo:CpuInfo_1                                                                                                                                                                                                                                                                                                                                                                 ; CpuInfo                                           ; work         ;
;       |CpuInfo:CpuInfo_2|                                                                                                               ; 4.2 (4.2)            ; 4.9 (4.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|CpuInfo:CpuInfo_2                                                                                                                                                                                                                                                                                                                                                                 ; CpuInfo                                           ; work         ;
;       |CpuInfo:CpuInfo_3|                                                                                                               ; 4.7 (4.7)            ; 5.5 (5.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|CpuInfo:CpuInfo_3                                                                                                                                                                                                                                                                                                                                                                 ; CpuInfo                                           ; work         ;
;       |DDR3Bridge:ramCtrl|                                                                                                              ; 444.0 (112.3)        ; 534.0 (115.3)                    ; 95.5 (7.0)                                        ; 5.5 (4.0)                        ; 0.0 (0.0)            ; 498 (53)            ; 755 (178)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl                                                                                                                                                                                                                                                                                                                                                                ; DDR3Bridge                                        ; work         ;
;          |soc_system_ddr3:bb|                                                                                                           ; 331.7 (0.0)          ; 418.7 (0.0)                      ; 88.5 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 445 (0)             ; 577 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb                                                                                                                                                                                                                                                                                                                                             ; soc_system_ddr3                                   ; soc_system   ;
;             |altera_reset_controller:rst_controller|                                                                                    ; 0.0 (0.0)            ; 1.5 (0.0)                        ; 1.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                      ; altera_reset_controller                           ; soc_system   ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0.0 (0.0)            ; 1.5 (1.5)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                           ; altera_reset_synchronizer                         ; soc_system   ;
;             |altera_reset_controller:rst_controller_001|                                                                                ; 0.2 (0.0)            ; 1.5 (0.0)                        ; 1.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; soc_system   ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                             ; 0.2 (0.2)            ; 1.5 (1.5)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; soc_system   ;
;             |hps_reset_manager:hps_reset_manager_0|                                                                                     ; 17.3 (0.0)           ; 25.5 (0.0)                       ; 8.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 31 (0)              ; 32 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0                                                                                                                                                                                                                                                                                                       ; hps_reset_manager                                 ; soc_system   ;
;                |altera_edge_detector:pulse_cold_reset|                                                                                  ; 2.5 (2.5)            ; 4.5 (4.5)                        ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset                                                                                                                                                                                                                                                                 ; altera_edge_detector                              ; soc_system   ;
;                |altera_edge_detector:pulse_warm_reset|                                                                                  ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset                                                                                                                                                                                                                                                                 ; altera_edge_detector                              ; soc_system   ;
;                |hps_reset:hps_reset_inst|                                                                                               ; 13.0 (0.0)           ; 19.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst                                                                                                                                                                                                                                                                              ; hps_reset                                         ; soc_system   ;
;                   |altsource_probe:altsource_probe_component|                                                                           ; 13.0 (0.0)           ; 19.0 (0.0)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (0)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component                                                                                                                                                                                                                                    ; altsource_probe                                   ; work         ;
;                      |altsource_probe_body:altsource_probe_body_inst|                                                                   ; 13.0 (0.5)           ; 19.0 (0.5)                       ; 6.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (2)              ; 20 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst                                                                                                                                                                                     ; altsource_probe_body                              ; work         ;
;                         |altsource_probe_impl:\wider_source_gen:wider_source_inst|                                                      ; 12.0 (4.8)           ; 18.5 (8.7)                       ; 6.5 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (8)              ; 20 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst                                                                                                                            ; altsource_probe_impl                              ; work         ;
;                            |sld_rom_sr:\instance_id_gen:rom_info_inst|                                                                  ; 7.2 (7.2)            ; 9.8 (9.8)                        ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 10 (10)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst                                                                                  ; sld_rom_sr                                        ; work         ;
;             |soc_system_ddr3_hps:hps|                                                                                                   ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps                                                                                                                                                                                                                                                                                                                     ; soc_system_ddr3_hps                               ; soc_system   ;
;                |soc_system_ddr3_hps_fpga_interfaces:fpga_interfaces|                                                                    ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                 ; soc_system_ddr3_hps_fpga_interfaces               ; soc_system   ;
;                |soc_system_ddr3_hps_hps_io:hps_io|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io                                                                                                                                                                                                                                                                                   ; soc_system_ddr3_hps_hps_io                        ; soc_system   ;
;                   |soc_system_ddr3_hps_hps_io_border:border|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border                                                                                                                                                                                                                                          ; soc_system_ddr3_hps_hps_io_border                 ; soc_system   ;
;                      |hps_sdram:hps_sdram_inst|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; soc_system   ;
;                         |altera_mem_if_dll_cyclonev:dll|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; soc_system   ;
;                         |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; soc_system   ;
;                         |altera_mem_if_oct_cyclonev:oct|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; soc_system   ;
;                         |hps_sdram_p0:p0|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; soc_system   ;
;                            |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; soc_system   ;
;                               |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; soc_system   ;
;                                  |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; soc_system   ;
;                                     |altddio_out:clock_gen[0].umem_ck_pad|                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                        |ddio_out_uqe:auto_generated|                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                                     |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                     |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                     |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                     |hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                     |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                                     |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; soc_system   ;
;                                     |hps_sdram_p0_generic_ddio:uaddress_pad|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                     |hps_sdram_p0_generic_ddio:ubank_pad|                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                     |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                     |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; soc_system   ;
;                                  |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                     |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                                  |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                     |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                                  |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                     |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                                  |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; soc_system   ;
;                                     |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; soc_system   ;
;                               |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; soc_system   ;
;                         |hps_sdram_pll:pll|                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; soc_system   ;
;             |soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|                                                                       ; 313.2 (0.0)          ; 389.5 (0.0)                      ; 77.8 (0.0)                                        ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 411 (0)             ; 539 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                         ; soc_system_ddr3_mm_interconnect_0                 ; soc_system   ;
;                |altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|                                                               ; 111.8 (111.8)        ; 116.7 (116.7)                    ; 5.8 (5.8)                                         ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 225 (225)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo                                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; soc_system   ;
;                |altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|                                                          ; 121.8 (0.0)          ; 187.8 (0.0)                      ; 66.3 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 218 (0)             ; 259 (0)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter                                                                                                                                                                                                                           ; altera_merlin_burst_adapter                       ; soc_system   ;
;                   |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|                                     ; 121.8 (116.5)        ; 187.8 (182.4)                    ; 66.3 (66.2)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 218 (201)           ; 259 (259)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                                           ; altera_merlin_burst_adapter_13_1                  ; soc_system   ;
;                      |altera_merlin_burst_adapter_min:the_min|                                                                          ; 5.2 (3.8)            ; 5.4 (3.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (14)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min                                                                                                   ; altera_merlin_burst_adapter_min                   ; soc_system   ;
;                         |altera_merlin_burst_adapter_subtractor:da_sub|                                                                 ; 1.5 (0.0)            ; 1.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                     ; altera_merlin_burst_adapter_subtractor            ; soc_system   ;
;                            |altera_merlin_burst_adapter_adder:subtract|                                                                 ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract          ; altera_merlin_burst_adapter_adder                 ; soc_system   ;
;                |altera_merlin_master_agent:address_span_extender_0_expanded_master_agent|                                               ; 3.2 (3.2)            ; 3.7 (3.7)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_agent:address_span_extender_0_expanded_master_agent                                                                                                                                                                                                                ; altera_merlin_master_agent                        ; soc_system   ;
;                |altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|                                     ; 49.6 (49.6)          ; 53.3 (53.3)                      ; 4.0 (4.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 98 (98)             ; 40 (40)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator                                                                                                                                                                                                      ; altera_merlin_master_translator                   ; soc_system   ;
;                |altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|                                                                    ; 26.8 (4.2)           ; 28.0 (4.7)                       ; 1.2 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 55 (11)             ; 15 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent                                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; soc_system   ;
;                   |altera_merlin_burst_uncompressor:uncompressor|                                                                       ; 22.7 (22.7)          ; 23.3 (23.3)                      ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                       ; altera_merlin_burst_uncompressor                  ; soc_system   ;
;       |Deadline:Deadline|                                                                                                               ; 24.6 (24.6)          ; 26.8 (26.8)                      ; 2.7 (2.7)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 45 (45)             ; 46 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Deadline:Deadline                                                                                                                                                                                                                                                                                                                                                                 ; Deadline                                          ; work         ;
;       |Deadline:Deadline_1|                                                                                                             ; 26.3 (26.3)          ; 27.5 (27.5)                      ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Deadline:Deadline_1                                                                                                                                                                                                                                                                                                                                                               ; Deadline                                          ; work         ;
;       |Deadline:Deadline_2|                                                                                                             ; 26.7 (26.7)          ; 28.0 (28.0)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 50 (50)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Deadline:Deadline_2                                                                                                                                                                                                                                                                                                                                                               ; Deadline                                          ; work         ;
;       |Deadline:Deadline_3|                                                                                                             ; 26.7 (26.7)          ; 26.7 (26.7)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 46 (46)             ; 45 (45)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Deadline:Deadline_3                                                                                                                                                                                                                                                                                                                                                               ; Deadline                                          ; work         ;
;       |HardlockOCPWrapper:HardlockOCPWrapper|                                                                                           ; 13.3 (5.5)           ; 13.5 (5.5)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 22 (11)             ; 11 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|HardlockOCPWrapper:HardlockOCPWrapper                                                                                                                                                                                                                                                                                                                                             ; HardlockOCPWrapper                                ; work         ;
;          |Hardlock:hardlock|                                                                                                            ; 7.8 (7.8)            ; 8.0 (8.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (11)             ; 6 (6)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|HardlockOCPWrapper:HardlockOCPWrapper|Hardlock:hardlock                                                                                                                                                                                                                                                                                                                           ; Hardlock                                          ; work         ;
;       |I2CMaster:I2CMaster|                                                                                                             ; 66.6 (66.6)          ; 69.5 (69.5)                      ; 3.1 (3.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 109 (109)           ; 63 (63)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|I2CMaster:I2CMaster                                                                                                                                                                                                                                                                                                                                                               ; I2CMaster                                         ; work         ;
;       |Leds:Leds|                                                                                                                       ; 4.0 (4.0)            ; 7.9 (7.9)                        ; 3.9 (3.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 17 (17)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Leds:Leds                                                                                                                                                                                                                                                                                                                                                                         ; Leds                                              ; work         ;
;       |PatmosCore:cores_0|                                                                                                              ; 3951.0 (66.6)        ; 4333.4 (66.7)                    ; 488.8 (0.2)                                       ; 106.4 (0.2)                      ; 0.0 (0.0)            ; 5700 (135)          ; 3067 (1)                  ; 0 (0)         ; 132032            ; 23    ; 4          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0                                                                                                                                                                                                                                                                                                                                                                ; PatmosCore                                        ; work         ;
;          |DataCache:dcache|                                                                                                             ; 882.5 (8.8)          ; 949.8 (10.9)                     ; 89.8 (2.1)                                        ; 22.5 (0.0)                       ; 0.0 (0.0)            ; 1190 (19)           ; 1025 (4)                  ; 0 (0)         ; 54272             ; 9     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache                                                                                                                                                                                                                                                                                                                                               ; DataCache                                         ; work         ;
;             |DirectMappedCache:dm|                                                                                                      ; 358.5 (291.8)        ; 407.1 (313.5)                    ; 52.3 (24.5)                                       ; 3.8 (2.8)                        ; 0.0 (0.0)            ; 482 (440)           ; 610 (381)                 ; 0 (0)         ; 37888             ; 5     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm                                                                                                                                                                                                                                                                                                                          ; DirectMappedCache                                 ; work         ;
;                |MemBlock_4:tagMem|                                                                                                      ; 25.0 (25.0)          ; 26.1 (26.1)                      ; 1.4 (1.4)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 12 (12)             ; 66 (66)                   ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem                                                                                                                                                                                                                                                                                                        ; MemBlock_4                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;                      |altsyncram_mmi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0|altsyncram_mmi1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_mmi1                                   ; work         ;
;                |MemBlock_5:MemBlock|                                                                                                    ; 10.6 (10.6)          ; 18.2 (18.2)                      ; 8.0 (8.0)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 11 (11)             ; 38 (38)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock                                                                                                                                                                                                                                                                                                      ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_8pi1                                   ; work         ;
;                |MemBlock_5:MemBlock_1|                                                                                                  ; 7.6 (7.6)            ; 15.2 (15.2)                      ; 7.7 (7.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 7 (7)               ; 38 (38)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1                                                                                                                                                                                                                                                                                                    ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8pi1                                   ; work         ;
;                |MemBlock_5:MemBlock_2|                                                                                                  ; 10.1 (10.1)          ; 15.3 (15.3)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2                                                                                                                                                                                                                                                                                                    ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8pi1                                   ; work         ;
;                |MemBlock_5:MemBlock_3|                                                                                                  ; 13.5 (13.5)          ; 18.7 (18.7)                      ; 5.5 (5.5)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (49)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3                                                                                                                                                                                                                                                                                                    ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8pi1                                   ; work         ;
;             |NullCache:bp|                                                                                                              ; 22.7 (22.7)          ; 25.3 (25.3)                      ; 2.6 (2.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|NullCache:bp                                                                                                                                                                                                                                                                                                                                  ; NullCache                                         ; work         ;
;             |StackCache:sc|                                                                                                             ; 475.3 (423.8)        ; 480.1 (424.6)                    ; 20.9 (15.9)                                       ; 16.1 (15.1)                      ; 0.0 (0.0)            ; 667 (641)           ; 273 (156)                 ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc                                                                                                                                                                                                                                                                                                                                 ; StackCache                                        ; work         ;
;                |MemBlock_9:MemBlock|                                                                                                    ; 11.6 (11.6)          ; 13.0 (13.0)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 27 (27)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock                                                                                                                                                                                                                                                                                                             ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_qji1                                   ; work         ;
;                |MemBlock_9:MemBlock_1|                                                                                                  ; 13.9 (13.9)          ; 15.9 (15.9)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 36 (36)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1                                                                                                                                                                                                                                                                                                           ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_qji1                                   ; work         ;
;                |MemBlock_9:MemBlock_2|                                                                                                  ; 14.8 (14.8)          ; 14.6 (14.6)                      ; 0.1 (0.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 9 (9)               ; 27 (27)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2                                                                                                                                                                                                                                                                                                           ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_qji1                                   ; work         ;
;                |MemBlock_9:MemBlock_3|                                                                                                  ; 11.3 (11.3)          ; 12.0 (12.0)                      ; 1.4 (1.4)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 7 (7)               ; 27 (27)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3                                                                                                                                                                                                                                                                                                           ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_qji1                                   ; work         ;
;             |WriteNoBuffer:wc|                                                                                                          ; 17.2 (17.2)          ; 26.4 (26.4)                      ; 11.9 (11.9)                                       ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 9 (9)               ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|WriteNoBuffer:wc                                                                                                                                                                                                                                                                                                                              ; WriteNoBuffer                                     ; work         ;
;          |Decode:decode|                                                                                                                ; 244.1 (198.6)        ; 301.6 (244.6)                    ; 69.6 (54.7)                                       ; 12.1 (8.7)                       ; 0.0 (0.0)            ; 395 (383)           ; 329 (188)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode                                                                                                                                                                                                                                                                                                                                                  ; Decode                                            ; work         ;
;             |RegisterFile:rf|                                                                                                           ; 45.5 (45.5)          ; 57.0 (57.0)                      ; 14.9 (14.9)                                       ; 3.4 (3.4)                        ; 0.0 (0.0)            ; 12 (12)             ; 141 (141)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf                                                                                                                                                                                                                                                                                                                                  ; RegisterFile                                      ; work         ;
;                |altsyncram:rf_rtl_0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_0                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                   |altsyncram_d2k1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_0|altsyncram_d2k1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_d2k1                                   ; work         ;
;                |altsyncram:rf_rtl_1|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_1                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                   |altsyncram_d2k1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_1|altsyncram_d2k1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_d2k1                                   ; work         ;
;          |Exceptions:exc|                                                                                                               ; 161.2 (161.2)        ; 195.6 (195.6)                    ; 37.1 (37.1)                                       ; 2.7 (2.7)                        ; 0.0 (0.0)            ; 224 (224)           ; 296 (296)                 ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc                                                                                                                                                                                                                                                                                                                                                 ; Exceptions                                        ; work         ;
;             |altsyncram:vecDup_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0                                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                |altsyncram_2ji1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0|altsyncram_2ji1:auto_generated                                                                                                                                                                                                                                                                                          ; altsyncram_2ji1                                   ; work         ;
;             |altsyncram:vec_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0                                                                                                                                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                |altsyncram_6ji1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0|altsyncram_6ji1:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_6ji1                                   ; work         ;
;          |Execute:execute|                                                                                                              ; 839.9 (839.9)        ; 873.6 (873.6)                    ; 85.2 (85.2)                                       ; 51.5 (51.5)                      ; 0.0 (0.0)            ; 1059 (1059)         ; 562 (562)                 ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute                                                                                                                                                                                                                                                                                                                                                ; Execute                                           ; work         ;
;          |Fetch:fetch|                                                                                                                  ; 900.7 (871.2)        ; 947.6 (916.8)                    ; 49.2 (45.8)                                       ; 2.3 (0.2)                        ; 0.0 (0.0)            ; 1265 (1257)         ; 279 (185)                 ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch                                                                                                                                                                                                                                                                                                                                                    ; Fetch                                             ; work         ;
;             |MemBlock_2:MemBlock|                                                                                                       ; 14.8 (14.8)          ; 15.0 (15.0)                      ; 0.9 (0.9)                                         ; 0.8 (0.8)                        ; 0.0 (0.0)            ; 4 (4)               ; 47 (47)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock                                                                                                                                                                                                                                                                                                                                ; MemBlock_2                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_nmi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated                                                                                                                                                                                                                                                                            ; altsyncram_nmi1                                   ; work         ;
;             |MemBlock_2:MemBlock_1|                                                                                                     ; 14.6 (14.6)          ; 15.8 (15.8)                      ; 2.4 (2.4)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 47 (47)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1                                                                                                                                                                                                                                                                                                                              ; MemBlock_2                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                   |altsyncram_nmi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated                                                                                                                                                                                                                                                                          ; altsyncram_nmi1                                   ; work         ;
;          |MCache:icache|                                                                                                                ; 650.7 (1.8)          ; 734.3 (1.8)                      ; 88.4 (0.0)                                        ; 4.8 (0.0)                        ; 0.0 (0.0)            ; 1047 (3)            ; 451 (0)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache                                                                                                                                                                                                                                                                                                                                                  ; MCache                                            ; work         ;
;             |MCacheCtrl:ctrl|                                                                                                           ; 130.7 (130.7)        ; 148.2 (148.2)                    ; 18.1 (18.1)                                       ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 228 (228)           ; 109 (109)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl                                                                                                                                                                                                                                                                                                                                  ; MCacheCtrl                                        ; work         ;
;             |MCacheMem:mem|                                                                                                             ; 52.3 (0.0)           ; 73.3 (0.0)                       ; 21.1 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 171 (0)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheMem:mem                                                                                                                                                                                                                                                                                                                                    ; MCacheMem                                         ; work         ;
;                |MemBlock:mcacheEven|                                                                                                    ; 20.4 (20.4)          ; 28.8 (28.8)                      ; 8.3 (8.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 64 (64)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven                                                                                                                                                                                                                                                                                                                ; MemBlock                                          ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                      |altsyncram_2si1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_2si1                                   ; work         ;
;                |MemBlock:mcacheOdd|                                                                                                     ; 31.8 (31.8)          ; 44.6 (44.6)                      ; 12.7 (12.7)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 107 (107)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd                                                                                                                                                                                                                                                                                                                 ; MemBlock                                          ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                      |altsyncram_2si1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_2si1                                   ; work         ;
;             |MCacheReplFifo:repl|                                                                                                       ; 465.7 (465.7)        ; 511.0 (511.0)                    ; 49.4 (49.4)                                       ; 4.1 (4.1)                        ; 0.0 (0.0)            ; 806 (806)           ; 171 (171)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl                                                                                                                                                                                                                                                                                                                              ; MCacheReplFifo                                    ; work         ;
;          |Memory:memory|                                                                                                                ; 205.3 (205.3)        ; 264.3 (264.3)                    ; 69.3 (69.3)                                       ; 10.4 (10.4)                      ; 0.0 (0.0)            ; 385 (385)           ; 124 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_0|Memory:memory                                                                                                                                                                                                                                                                                                                                                  ; Memory                                            ; work         ;
;       |PatmosCore:cores_1|                                                                                                              ; 3910.9 (66.6)        ; 4267.9 (69.3)                    ; 452.5 (3.7)                                       ; 95.5 (0.9)                       ; 0.0 (0.0)            ; 5663 (135)          ; 3080 (1)                  ; 0 (0)         ; 132032            ; 23    ; 4          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1                                                                                                                                                                                                                                                                                                                                                                ; PatmosCore                                        ; work         ;
;          |DataCache:dcache|                                                                                                             ; 869.9 (9.4)          ; 935.6 (10.8)                     ; 82.4 (1.4)                                        ; 16.7 (0.0)                       ; 0.0 (0.0)            ; 1186 (19)           ; 1017 (4)                  ; 0 (0)         ; 54272             ; 9     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache                                                                                                                                                                                                                                                                                                                                               ; DataCache                                         ; work         ;
;             |DirectMappedCache:dm|                                                                                                      ; 359.8 (294.0)        ; 403.2 (311.8)                    ; 45.9 (19.4)                                       ; 2.6 (1.6)                        ; 0.0 (0.0)            ; 480 (440)           ; 607 (378)                 ; 0 (0)         ; 37888             ; 5     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm                                                                                                                                                                                                                                                                                                                          ; DirectMappedCache                                 ; work         ;
;                |MemBlock_4:tagMem|                                                                                                      ; 25.8 (25.8)          ; 26.4 (26.4)                      ; 0.8 (0.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 12 (12)             ; 66 (66)                   ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem                                                                                                                                                                                                                                                                                                        ; MemBlock_4                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;                      |altsyncram_mmi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0|altsyncram_mmi1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_mmi1                                   ; work         ;
;                |MemBlock_5:MemBlock|                                                                                                    ; 6.8 (6.8)            ; 16.2 (16.2)                      ; 9.5 (9.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 10 (10)             ; 38 (38)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock                                                                                                                                                                                                                                                                                                      ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_8pi1                                   ; work         ;
;                |MemBlock_5:MemBlock_1|                                                                                                  ; 9.7 (9.7)            ; 14.4 (14.4)                      ; 4.7 (4.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1                                                                                                                                                                                                                                                                                                    ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8pi1                                   ; work         ;
;                |MemBlock_5:MemBlock_2|                                                                                                  ; 9.3 (9.3)            ; 15.0 (15.0)                      ; 5.8 (5.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2                                                                                                                                                                                                                                                                                                    ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8pi1                                   ; work         ;
;                |MemBlock_5:MemBlock_3|                                                                                                  ; 14.2 (14.2)          ; 19.3 (19.3)                      ; 5.6 (5.6)                                         ; 0.6 (0.6)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (49)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3                                                                                                                                                                                                                                                                                                    ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8pi1                                   ; work         ;
;             |NullCache:bp|                                                                                                              ; 19.2 (19.2)          ; 25.2 (25.2)                      ; 6.0 (6.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|NullCache:bp                                                                                                                                                                                                                                                                                                                                  ; NullCache                                         ; work         ;
;             |StackCache:sc|                                                                                                             ; 465.8 (416.1)        ; 470.8 (415.6)                    ; 17.0 (11.6)                                       ; 12.1 (12.1)                      ; 0.0 (0.0)            ; 665 (642)           ; 268 (151)                 ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc                                                                                                                                                                                                                                                                                                                                 ; StackCache                                        ; work         ;
;                |MemBlock_9:MemBlock|                                                                                                    ; 11.4 (11.4)          ; 12.9 (12.9)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 27 (27)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock                                                                                                                                                                                                                                                                                                             ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_qji1                                   ; work         ;
;                |MemBlock_9:MemBlock_1|                                                                                                  ; 14.1 (14.1)          ; 15.0 (15.0)                      ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 36 (36)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1                                                                                                                                                                                                                                                                                                           ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_qji1                                   ; work         ;
;                |MemBlock_9:MemBlock_2|                                                                                                  ; 13.7 (13.7)          ; 15.1 (15.1)                      ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 27 (27)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2                                                                                                                                                                                                                                                                                                           ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_qji1                                   ; work         ;
;                |MemBlock_9:MemBlock_3|                                                                                                  ; 10.5 (10.5)          ; 12.2 (12.2)                      ; 1.7 (1.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 27 (27)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3                                                                                                                                                                                                                                                                                                           ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_qji1                                   ; work         ;
;             |WriteNoBuffer:wc|                                                                                                          ; 15.7 (15.7)          ; 25.8 (25.8)                      ; 12.1 (12.1)                                       ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 9 (9)               ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|WriteNoBuffer:wc                                                                                                                                                                                                                                                                                                                              ; WriteNoBuffer                                     ; work         ;
;          |Decode:decode|                                                                                                                ; 234.1 (191.0)        ; 300.1 (243.6)                    ; 76.0 (59.4)                                       ; 9.9 (6.8)                        ; 0.0 (0.0)            ; 395 (383)           ; 328 (187)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode                                                                                                                                                                                                                                                                                                                                                  ; Decode                                            ; work         ;
;             |RegisterFile:rf|                                                                                                           ; 43.1 (43.1)          ; 56.5 (56.5)                      ; 16.6 (16.6)                                       ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 12 (12)             ; 141 (141)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf                                                                                                                                                                                                                                                                                                                                  ; RegisterFile                                      ; work         ;
;                |altsyncram:rf_rtl_0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_0                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                   |altsyncram_d2k1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_0|altsyncram_d2k1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_d2k1                                   ; work         ;
;                |altsyncram:rf_rtl_1|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_1                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                   |altsyncram_d2k1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_1|altsyncram_d2k1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_d2k1                                   ; work         ;
;          |Exceptions:exc|                                                                                                               ; 163.1 (163.1)        ; 194.0 (194.0)                    ; 31.9 (31.9)                                       ; 1.0 (1.0)                        ; 0.0 (0.0)            ; 224 (224)           ; 297 (297)                 ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc                                                                                                                                                                                                                                                                                                                                                 ; Exceptions                                        ; work         ;
;             |altsyncram:vecDup_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|altsyncram:vecDup_rtl_0                                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                |altsyncram_2ji1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|altsyncram:vecDup_rtl_0|altsyncram_2ji1:auto_generated                                                                                                                                                                                                                                                                                          ; altsyncram_2ji1                                   ; work         ;
;             |altsyncram:vec_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|altsyncram:vec_rtl_0                                                                                                                                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                |altsyncram_6ji1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|altsyncram:vec_rtl_0|altsyncram_6ji1:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_6ji1                                   ; work         ;
;          |Execute:execute|                                                                                                              ; 840.0 (840.0)        ; 870.2 (870.2)                    ; 80.0 (80.0)                                       ; 49.7 (49.7)                      ; 0.0 (0.0)            ; 1058 (1058)         ; 574 (574)                 ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute                                                                                                                                                                                                                                                                                                                                                ; Execute                                           ; work         ;
;          |Fetch:fetch|                                                                                                                  ; 874.0 (844.6)        ; 930.7 (898.7)                    ; 58.2 (54.7)                                       ; 1.5 (0.6)                        ; 0.0 (0.0)            ; 1242 (1234)         ; 282 (188)                 ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch                                                                                                                                                                                                                                                                                                                                                    ; Fetch                                             ; work         ;
;             |MemBlock_2:MemBlock|                                                                                                       ; 14.5 (14.5)          ; 15.2 (15.2)                      ; 1.1 (1.1)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 47 (47)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|MemBlock_2:MemBlock                                                                                                                                                                                                                                                                                                                                ; MemBlock_2                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_nmi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated                                                                                                                                                                                                                                                                            ; altsyncram_nmi1                                   ; work         ;
;             |MemBlock_2:MemBlock_1|                                                                                                     ; 15.0 (15.0)          ; 16.7 (16.7)                      ; 2.4 (2.4)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 4 (4)               ; 47 (47)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|MemBlock_2:MemBlock_1                                                                                                                                                                                                                                                                                                                              ; MemBlock_2                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                   |altsyncram_nmi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated                                                                                                                                                                                                                                                                          ; altsyncram_nmi1                                   ; work         ;
;          |MCache:icache|                                                                                                                ; 656.3 (1.8)          ; 705.8 (1.8)                      ; 57.8 (0.0)                                        ; 8.3 (0.0)                        ; 0.0 (0.0)            ; 1033 (3)            ; 455 (0)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache                                                                                                                                                                                                                                                                                                                                                  ; MCache                                            ; work         ;
;             |MCacheCtrl:ctrl|                                                                                                           ; 134.2 (134.2)        ; 144.2 (144.2)                    ; 11.6 (11.6)                                       ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 227 (227)           ; 112 (112)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl                                                                                                                                                                                                                                                                                                                                  ; MCacheCtrl                                        ; work         ;
;             |MCacheMem:mem|                                                                                                             ; 49.6 (0.0)           ; 68.8 (0.0)                       ; 19.4 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 170 (0)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheMem:mem                                                                                                                                                                                                                                                                                                                                    ; MCacheMem                                         ; work         ;
;                |MemBlock:mcacheEven|                                                                                                    ; 19.7 (19.7)          ; 26.5 (26.5)                      ; 6.8 (6.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 64 (64)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven                                                                                                                                                                                                                                                                                                                ; MemBlock                                          ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                      |altsyncram_2si1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_2si1                                   ; work         ;
;                |MemBlock:mcacheOdd|                                                                                                     ; 29.9 (29.9)          ; 42.3 (42.3)                      ; 12.6 (12.6)                                       ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 106 (106)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd                                                                                                                                                                                                                                                                                                                 ; MemBlock                                          ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                      |altsyncram_2si1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_2si1                                   ; work         ;
;             |MCacheReplFifo:repl|                                                                                                       ; 470.4 (470.4)        ; 491.1 (491.1)                    ; 27.2 (27.2)                                       ; 6.5 (6.5)                        ; 0.0 (0.0)            ; 793 (793)           ; 173 (173)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl                                                                                                                                                                                                                                                                                                                              ; MCacheReplFifo                                    ; work         ;
;          |Memory:memory|                                                                                                                ; 206.9 (206.9)        ; 262.2 (262.2)                    ; 62.7 (62.7)                                       ; 7.4 (7.4)                        ; 0.0 (0.0)            ; 390 (390)           ; 126 (126)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory                                                                                                                                                                                                                                                                                                                                                  ; Memory                                            ; work         ;
;       |PatmosCore:cores_2|                                                                                                              ; 3909.9 (65.9)        ; 4279.7 (66.7)                    ; 456.5 (2.2)                                       ; 86.7 (1.5)                       ; 0.0 (0.0)            ; 5647 (135)          ; 3081 (1)                  ; 0 (0)         ; 132032            ; 23    ; 4          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2                                                                                                                                                                                                                                                                                                                                                                ; PatmosCore                                        ; work         ;
;          |DataCache:dcache|                                                                                                             ; 879.2 (10.0)         ; 939.5 (10.9)                     ; 79.4 (0.9)                                        ; 19.0 (0.0)                       ; 0.0 (0.0)            ; 1186 (19)           ; 1023 (5)                  ; 0 (0)         ; 54272             ; 9     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache                                                                                                                                                                                                                                                                                                                                               ; DataCache                                         ; work         ;
;             |DirectMappedCache:dm|                                                                                                      ; 356.1 (301.7)        ; 400.4 (310.4)                    ; 47.2 (10.2)                                       ; 2.9 (1.6)                        ; 0.0 (0.0)            ; 480 (440)           ; 609 (380)                 ; 0 (0)         ; 37888             ; 5     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm                                                                                                                                                                                                                                                                                                                          ; DirectMappedCache                                 ; work         ;
;                |MemBlock_4:tagMem|                                                                                                      ; 20.6 (20.6)          ; 26.2 (26.2)                      ; 5.7 (5.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 12 (12)             ; 66 (66)                   ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem                                                                                                                                                                                                                                                                                                        ; MemBlock_4                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;                      |altsyncram_mmi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0|altsyncram_mmi1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_mmi1                                   ; work         ;
;                |MemBlock_5:MemBlock|                                                                                                    ; 6.5 (6.5)            ; 16.8 (16.8)                      ; 10.3 (10.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 38 (38)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock                                                                                                                                                                                                                                                                                                      ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_8pi1                                   ; work         ;
;                |MemBlock_5:MemBlock_1|                                                                                                  ; 5.9 (5.9)            ; 14.4 (14.4)                      ; 8.5 (8.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1                                                                                                                                                                                                                                                                                                    ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8pi1                                   ; work         ;
;                |MemBlock_5:MemBlock_2|                                                                                                  ; 9.2 (9.2)            ; 14.9 (14.9)                      ; 6.4 (6.4)                                         ; 0.7 (0.7)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2                                                                                                                                                                                                                                                                                                    ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8pi1                                   ; work         ;
;                |MemBlock_5:MemBlock_3|                                                                                                  ; 12.2 (12.2)          ; 17.7 (17.7)                      ; 6.1 (6.1)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (49)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3                                                                                                                                                                                                                                                                                                    ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8pi1                                   ; work         ;
;             |NullCache:bp|                                                                                                              ; 22.0 (22.0)          ; 25.2 (25.2)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|NullCache:bp                                                                                                                                                                                                                                                                                                                                  ; NullCache                                         ; work         ;
;             |StackCache:sc|                                                                                                             ; 474.8 (422.9)        ; 477.6 (422.9)                    ; 16.6 (12.4)                                       ; 13.8 (12.3)                      ; 0.0 (0.0)            ; 665 (642)           ; 270 (152)                 ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc                                                                                                                                                                                                                                                                                                                                 ; StackCache                                        ; work         ;
;                |MemBlock_9:MemBlock|                                                                                                    ; 12.5 (12.5)          ; 12.2 (12.2)                      ; 0.7 (0.7)                                         ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 5 (5)               ; 27 (27)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock                                                                                                                                                                                                                                                                                                             ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_qji1                                   ; work         ;
;                |MemBlock_9:MemBlock_1|                                                                                                  ; 13.5 (13.5)          ; 15.8 (15.8)                      ; 2.3 (2.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 37 (37)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1                                                                                                                                                                                                                                                                                                           ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_qji1                                   ; work         ;
;                |MemBlock_9:MemBlock_2|                                                                                                  ; 14.6 (14.6)          ; 15.2 (15.2)                      ; 0.7 (0.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 8 (8)               ; 27 (27)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2                                                                                                                                                                                                                                                                                                           ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_qji1                                   ; work         ;
;                |MemBlock_9:MemBlock_3|                                                                                                  ; 11.4 (11.4)          ; 11.5 (11.5)                      ; 0.6 (0.6)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 27 (27)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3                                                                                                                                                                                                                                                                                                           ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_qji1                                   ; work         ;
;             |WriteNoBuffer:wc|                                                                                                          ; 16.3 (16.3)          ; 25.5 (25.5)                      ; 11.5 (11.5)                                       ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 9 (9)               ; 70 (70)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|WriteNoBuffer:wc                                                                                                                                                                                                                                                                                                                              ; WriteNoBuffer                                     ; work         ;
;          |Decode:decode|                                                                                                                ; 235.9 (193.0)        ; 298.0 (241.2)                    ; 69.4 (53.5)                                       ; 7.4 (5.3)                        ; 0.0 (0.0)            ; 395 (383)           ; 328 (188)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode                                                                                                                                                                                                                                                                                                                                                  ; Decode                                            ; work         ;
;             |RegisterFile:rf|                                                                                                           ; 42.9 (42.9)          ; 56.8 (56.8)                      ; 16.0 (16.0)                                       ; 2.1 (2.1)                        ; 0.0 (0.0)            ; 12 (12)             ; 140 (140)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf                                                                                                                                                                                                                                                                                                                                  ; RegisterFile                                      ; work         ;
;                |altsyncram:rf_rtl_0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_0                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                   |altsyncram_d2k1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_0|altsyncram_d2k1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_d2k1                                   ; work         ;
;                |altsyncram:rf_rtl_1|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_1                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                   |altsyncram_d2k1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_1|altsyncram_d2k1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_d2k1                                   ; work         ;
;          |Exceptions:exc|                                                                                                               ; 156.0 (156.0)        ; 193.3 (193.3)                    ; 38.9 (38.9)                                       ; 1.6 (1.6)                        ; 0.0 (0.0)            ; 215 (215)           ; 303 (303)                 ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc                                                                                                                                                                                                                                                                                                                                                 ; Exceptions                                        ; work         ;
;             |altsyncram:vecDup_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|altsyncram:vecDup_rtl_0                                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                |altsyncram_2ji1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|altsyncram:vecDup_rtl_0|altsyncram_2ji1:auto_generated                                                                                                                                                                                                                                                                                          ; altsyncram_2ji1                                   ; work         ;
;             |altsyncram:vec_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|altsyncram:vec_rtl_0                                                                                                                                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                |altsyncram_6ji1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|altsyncram:vec_rtl_0|altsyncram_6ji1:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_6ji1                                   ; work         ;
;          |Execute:execute|                                                                                                              ; 817.8 (817.8)        ; 877.1 (877.1)                    ; 98.9 (98.9)                                       ; 39.6 (39.6)                      ; 0.0 (0.0)            ; 1058 (1058)         ; 570 (570)                 ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute                                                                                                                                                                                                                                                                                                                                                ; Execute                                           ; work         ;
;          |Fetch:fetch|                                                                                                                  ; 891.8 (861.4)        ; 932.7 (901.1)                    ; 43.0 (40.3)                                       ; 2.1 (0.6)                        ; 0.0 (0.0)            ; 1242 (1234)         ; 278 (184)                 ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch                                                                                                                                                                                                                                                                                                                                                    ; Fetch                                             ; work         ;
;             |MemBlock_2:MemBlock|                                                                                                       ; 15.1 (15.1)          ; 14.9 (14.9)                      ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 47 (47)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|MemBlock_2:MemBlock                                                                                                                                                                                                                                                                                                                                ; MemBlock_2                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_nmi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated                                                                                                                                                                                                                                                                            ; altsyncram_nmi1                                   ; work         ;
;             |MemBlock_2:MemBlock_1|                                                                                                     ; 15.2 (15.2)          ; 16.7 (16.7)                      ; 2.8 (2.8)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 47 (47)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|MemBlock_2:MemBlock_1                                                                                                                                                                                                                                                                                                                              ; MemBlock_2                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                   |altsyncram_nmi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated                                                                                                                                                                                                                                                                          ; altsyncram_nmi1                                   ; work         ;
;          |MCache:icache|                                                                                                                ; 660.6 (1.7)          ; 714.3 (2.5)                      ; 64.1 (0.8)                                        ; 10.4 (0.0)                       ; 0.0 (0.0)            ; 1039 (3)            ; 456 (0)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache                                                                                                                                                                                                                                                                                                                                                  ; MCache                                            ; work         ;
;             |MCacheCtrl:ctrl|                                                                                                           ; 133.4 (133.4)        ; 146.2 (146.2)                    ; 13.9 (13.9)                                       ; 1.1 (1.1)                        ; 0.0 (0.0)            ; 228 (228)           ; 113 (113)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl                                                                                                                                                                                                                                                                                                                                  ; MCacheCtrl                                        ; work         ;
;             |MCacheMem:mem|                                                                                                             ; 53.8 (0.0)           ; 70.2 (0.0)                       ; 16.9 (0.0)                                        ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 171 (0)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheMem:mem                                                                                                                                                                                                                                                                                                                                    ; MCacheMem                                         ; work         ;
;                |MemBlock:mcacheEven|                                                                                                    ; 20.8 (20.8)          ; 27.2 (27.2)                      ; 6.6 (6.6)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 64 (64)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven                                                                                                                                                                                                                                                                                                                ; MemBlock                                          ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                      |altsyncram_2si1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_2si1                                   ; work         ;
;                |MemBlock:mcacheOdd|                                                                                                     ; 33.0 (33.0)          ; 43.1 (43.1)                      ; 10.3 (10.3)                                       ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 107 (107)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd                                                                                                                                                                                                                                                                                                                 ; MemBlock                                          ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                      |altsyncram_2si1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_2si1                                   ; work         ;
;             |MCacheReplFifo:repl|                                                                                                       ; 471.7 (471.7)        ; 495.4 (495.4)                    ; 32.5 (32.5)                                       ; 8.8 (8.8)                        ; 0.0 (0.0)            ; 798 (798)           ; 172 (172)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl                                                                                                                                                                                                                                                                                                                              ; MCacheReplFifo                                    ; work         ;
;          |Memory:memory|                                                                                                                ; 202.8 (202.8)        ; 258.1 (258.1)                    ; 60.5 (60.5)                                       ; 5.2 (5.2)                        ; 0.0 (0.0)            ; 377 (377)           ; 122 (122)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_2|Memory:memory                                                                                                                                                                                                                                                                                                                                                  ; Memory                                            ; work         ;
;       |PatmosCore:cores_3|                                                                                                              ; 3930.1 (63.6)        ; 4331.2 (69.0)                    ; 486.0 (5.5)                                       ; 85.0 (0.1)                       ; 0.0 (0.0)            ; 5683 (133)          ; 3110 (1)                  ; 0 (0)         ; 132032            ; 23    ; 4          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3                                                                                                                                                                                                                                                                                                                                                                ; PatmosCore                                        ; work         ;
;          |DataCache:dcache|                                                                                                             ; 888.1 (9.0)          ; 948.4 (10.4)                     ; 80.9 (1.5)                                        ; 20.6 (0.1)                       ; 0.0 (0.0)            ; 1185 (19)           ; 1017 (5)                  ; 0 (0)         ; 54272             ; 9     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache                                                                                                                                                                                                                                                                                                                                               ; DataCache                                         ; work         ;
;             |DirectMappedCache:dm|                                                                                                      ; 364.4 (300.1)        ; 403.7 (312.5)                    ; 40.8 (13.9)                                       ; 1.6 (1.4)                        ; 0.0 (0.0)            ; 480 (440)           ; 606 (377)                 ; 0 (0)         ; 37888             ; 5     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm                                                                                                                                                                                                                                                                                                                          ; DirectMappedCache                                 ; work         ;
;                |MemBlock_4:tagMem|                                                                                                      ; 26.2 (26.2)          ; 26.2 (26.2)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 66 (66)                   ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem                                                                                                                                                                                                                                                                                                        ; MemBlock_4                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;                      |altsyncram_mmi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 5120              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0|altsyncram_mmi1:auto_generated                                                                                                                                                                                                                                                    ; altsyncram_mmi1                                   ; work         ;
;                |MemBlock_5:MemBlock|                                                                                                    ; 8.6 (8.6)            ; 17.2 (17.2)                      ; 8.6 (8.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 10 (10)             ; 38 (38)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock                                                                                                                                                                                                                                                                                                      ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                 ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                  ; altsyncram_8pi1                                   ; work         ;
;                |MemBlock_5:MemBlock_1|                                                                                                  ; 7.8 (7.8)            ; 14.9 (14.9)                      ; 7.1 (7.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1                                                                                                                                                                                                                                                                                                    ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8pi1                                   ; work         ;
;                |MemBlock_5:MemBlock_2|                                                                                                  ; 9.1 (9.1)            ; 15.1 (15.1)                      ; 6.1 (6.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 38 (38)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2                                                                                                                                                                                                                                                                                                    ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8pi1                                   ; work         ;
;                |MemBlock_5:MemBlock_3|                                                                                                  ; 12.4 (12.4)          ; 17.8 (17.8)                      ; 5.5 (5.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 49 (49)                   ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3                                                                                                                                                                                                                                                                                                    ; MemBlock_5                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                               ; altsyncram                                        ; work         ;
;                      |altsyncram_8pi1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated                                                                                                                                                                                                                                                ; altsyncram_8pi1                                   ; work         ;
;             |NullCache:bp|                                                                                                              ; 24.6 (24.6)          ; 28.1 (28.1)                      ; 3.7 (3.7)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 13 (13)             ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|NullCache:bp                                                                                                                                                                                                                                                                                                                                  ; NullCache                                         ; work         ;
;             |StackCache:sc|                                                                                                             ; 473.2 (424.0)        ; 480.0 (423.5)                    ; 23.4 (15.4)                                       ; 16.6 (15.9)                      ; 0.0 (0.0)            ; 664 (641)           ; 268 (150)                 ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc                                                                                                                                                                                                                                                                                                                                 ; StackCache                                        ; work         ;
;                |MemBlock_9:MemBlock|                                                                                                    ; 11.8 (11.8)          ; 13.4 (13.4)                      ; 2.0 (2.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 5 (5)               ; 27 (27)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock                                                                                                                                                                                                                                                                                                             ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                        ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                         ; altsyncram_qji1                                   ; work         ;
;                |MemBlock_9:MemBlock_1|                                                                                                  ; 14.5 (14.5)          ; 16.2 (16.2)                      ; 1.8 (1.8)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 5 (5)               ; 36 (36)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1                                                                                                                                                                                                                                                                                                           ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_qji1                                   ; work         ;
;                |MemBlock_9:MemBlock_2|                                                                                                  ; 12.9 (12.9)          ; 14.9 (14.9)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 27 (27)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2                                                                                                                                                                                                                                                                                                           ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_qji1                                   ; work         ;
;                |MemBlock_9:MemBlock_3|                                                                                                  ; 9.9 (9.9)            ; 12.0 (12.0)                      ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 28 (28)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3                                                                                                                                                                                                                                                                                                           ; MemBlock_9                                        ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                      ; altsyncram                                        ; work         ;
;                      |altsyncram_qji1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated                                                                                                                                                                                                                                                       ; altsyncram_qji1                                   ; work         ;
;             |WriteNoBuffer:wc|                                                                                                          ; 16.9 (16.9)          ; 26.2 (26.2)                      ; 11.5 (11.5)                                       ; 2.2 (2.2)                        ; 0.0 (0.0)            ; 9 (9)               ; 69 (69)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|WriteNoBuffer:wc                                                                                                                                                                                                                                                                                                                              ; WriteNoBuffer                                     ; work         ;
;          |Decode:decode|                                                                                                                ; 232.3 (191.0)        ; 302.0 (247.1)                    ; 75.4 (59.4)                                       ; 5.7 (3.2)                        ; 0.0 (0.0)            ; 396 (384)           ; 330 (187)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode                                                                                                                                                                                                                                                                                                                                                  ; Decode                                            ; work         ;
;             |RegisterFile:rf|                                                                                                           ; 41.4 (41.4)          ; 54.9 (54.9)                      ; 16.0 (16.0)                                       ; 2.5 (2.5)                        ; 0.0 (0.0)            ; 12 (12)             ; 143 (143)                 ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf                                                                                                                                                                                                                                                                                                                                  ; RegisterFile                                      ; work         ;
;                |altsyncram:rf_rtl_0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_0                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                   |altsyncram_d2k1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_0|altsyncram_d2k1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_d2k1                                   ; work         ;
;                |altsyncram:rf_rtl_1|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_1                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                   |altsyncram_d2k1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_1|altsyncram_d2k1:auto_generated                                                                                                                                                                                                                                                                               ; altsyncram_d2k1                                   ; work         ;
;          |Exceptions:exc|                                                                                                               ; 159.5 (159.5)        ; 197.5 (197.5)                    ; 40.6 (40.6)                                       ; 2.6 (2.6)                        ; 0.0 (0.0)            ; 218 (218)           ; 303 (303)                 ; 0 (0)         ; 1984              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc                                                                                                                                                                                                                                                                                                                                                 ; Exceptions                                        ; work         ;
;             |altsyncram:vecDup_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|altsyncram:vecDup_rtl_0                                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                |altsyncram_2ji1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 960               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|altsyncram:vecDup_rtl_0|altsyncram_2ji1:auto_generated                                                                                                                                                                                                                                                                                          ; altsyncram_2ji1                                   ; work         ;
;             |altsyncram:vec_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|altsyncram:vec_rtl_0                                                                                                                                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                |altsyncram_6ji1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|altsyncram:vec_rtl_0|altsyncram_6ji1:auto_generated                                                                                                                                                                                                                                                                                             ; altsyncram_6ji1                                   ; work         ;
;          |Execute:execute|                                                                                                              ; 807.1 (807.1)        ; 857.5 (857.5)                    ; 86.6 (86.6)                                       ; 36.1 (36.1)                      ; 0.0 (0.0)            ; 1060 (1060)         ; 562 (562)                 ; 0 (0)         ; 0                 ; 0     ; 4          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute                                                                                                                                                                                                                                                                                                                                                ; Execute                                           ; work         ;
;          |Fetch:fetch|                                                                                                                  ; 909.1 (880.1)        ; 948.6 (915.9)                    ; 41.4 (36.3)                                       ; 1.9 (0.5)                        ; 0.0 (0.0)            ; 1242 (1234)         ; 281 (187)                 ; 0 (0)         ; 8192              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch                                                                                                                                                                                                                                                                                                                                                    ; Fetch                                             ; work         ;
;             |MemBlock_2:MemBlock|                                                                                                       ; 12.9 (12.9)          ; 15.9 (15.9)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 47 (47)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|MemBlock_2:MemBlock                                                                                                                                                                                                                                                                                                                                ; MemBlock_2                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                   |altsyncram_nmi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated                                                                                                                                                                                                                                                                            ; altsyncram_nmi1                                   ; work         ;
;             |MemBlock_2:MemBlock_1|                                                                                                     ; 16.1 (16.1)          ; 16.8 (16.8)                      ; 2.0 (2.0)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 4 (4)               ; 47 (47)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|MemBlock_2:MemBlock_1                                                                                                                                                                                                                                                                                                                              ; MemBlock_2                                        ; work         ;
;                |altsyncram:mem_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                   |altsyncram_nmi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated                                                                                                                                                                                                                                                                          ; altsyncram_nmi1                                   ; work         ;
;          |MCache:icache|                                                                                                                ; 665.3 (2.3)          ; 748.8 (2.5)                      ; 93.1 (0.2)                                        ; 9.6 (0.0)                        ; 0.0 (0.0)            ; 1070 (3)            ; 492 (0)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache                                                                                                                                                                                                                                                                                                                                                  ; MCache                                            ; work         ;
;             |MCacheCtrl:ctrl|                                                                                                           ; 143.0 (143.0)        ; 171.7 (171.7)                    ; 29.6 (29.6)                                       ; 0.9 (0.9)                        ; 0.0 (0.0)            ; 251 (251)           ; 148 (148)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl                                                                                                                                                                                                                                                                                                                                  ; MCacheCtrl                                        ; work         ;
;             |MCacheMem:mem|                                                                                                             ; 43.1 (0.0)           ; 67.8 (0.0)                       ; 24.7 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 172 (0)                   ; 0 (0)         ; 65536             ; 8     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem                                                                                                                                                                                                                                                                                                                                    ; MCacheMem                                         ; work         ;
;                |MemBlock:mcacheEven|                                                                                                    ; 16.6 (16.6)          ; 27.0 (27.0)                      ; 10.4 (10.4)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 64 (64)                   ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven                                                                                                                                                                                                                                                                                                                ; MemBlock                                          ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                           ; altsyncram                                        ; work         ;
;                      |altsyncram_2si1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated                                                                                                                                                                                                                                                            ; altsyncram_2si1                                   ; work         ;
;                |MemBlock:mcacheOdd|                                                                                                     ; 26.5 (26.5)          ; 40.8 (40.8)                      ; 14.3 (14.3)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 108 (108)                 ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd                                                                                                                                                                                                                                                                                                                 ; MemBlock                                          ; work         ;
;                   |altsyncram:mem_rtl_0|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                            ; altsyncram                                        ; work         ;
;                      |altsyncram_2si1:auto_generated|                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 32768             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated                                                                                                                                                                                                                                                             ; altsyncram_2si1                                   ; work         ;
;             |MCacheReplFifo:repl|                                                                                                       ; 476.9 (476.9)        ; 506.8 (506.8)                    ; 38.7 (38.7)                                       ; 8.7 (8.7)                        ; 0.0 (0.0)            ; 806 (806)           ; 172 (172)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl                                                                                                                                                                                                                                                                                                                              ; MCacheReplFifo                                    ; work         ;
;          |Memory:memory|                                                                                                                ; 205.1 (205.1)        ; 259.4 (259.4)                    ; 62.6 (62.6)                                       ; 8.3 (8.3)                        ; 0.0 (0.0)            ; 379 (379)           ; 124 (124)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory                                                                                                                                                                                                                                                                                                                                                  ; Memory                                            ; work         ;
;       |SPIMaster:SPIMaster|                                                                                                             ; 102.6 (80.3)         ; 114.6 (84.6)                     ; 12.0 (4.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 153 (123)           ; 171 (117)                 ; 0 (0)         ; 144               ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|SPIMaster:SPIMaster                                                                                                                                                                                                                                                                                                                                                               ; SPIMaster                                         ; work         ;
;          |QueueCompatibility_6:rxQueue|                                                                                                 ; 10.7 (10.7)          ; 15.2 (15.2)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 14 (14)             ; 28 (28)                   ; 0 (0)         ; 72                ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:rxQueue                                                                                                                                                                                                                                                                                                                                  ; QueueCompatibility_6                              ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 72                ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:rxQueue|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;                |altsyncram_0gi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 72                ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:rxQueue|altsyncram:ram_rtl_0|altsyncram_0gi1:auto_generated                                                                                                                                                                                                                                                                              ; altsyncram_0gi1                                   ; work         ;
;          |QueueCompatibility_6:txQueue|                                                                                                 ; 11.6 (11.6)          ; 14.7 (14.7)                      ; 3.2 (3.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 26 (26)                   ; 0 (0)         ; 72                ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:txQueue                                                                                                                                                                                                                                                                                                                                  ; QueueCompatibility_6                              ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 72                ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:txQueue|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                             ; altsyncram                                        ; work         ;
;                |altsyncram_0gi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 72                ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:txQueue|altsyncram:ram_rtl_0|altsyncram_0gi1:auto_generated                                                                                                                                                                                                                                                                              ; altsyncram_0gi1                                   ; work         ;
;       |Spm:Spm|                                                                                                                         ; 5.0 (2.4)            ; 6.7 (2.6)                        ; 1.8 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (2)                    ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm                                                                                                                                                                                                                                                                                                                                                                           ; Spm                                               ; work         ;
;          |MemBlock_9:MemBlock|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock                                                                                                                                                                                                                                                                                                                                                       ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                  ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                                   ; altsyncram_bka1                                   ; work         ;
;          |MemBlock_9:MemBlock_1|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_1                                                                                                                                                                                                                                                                                                                                                     ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                                 ; altsyncram_bka1                                   ; work         ;
;          |MemBlock_9:MemBlock_2|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_2                                                                                                                                                                                                                                                                                                                                                     ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                                 ; altsyncram_bka1                                   ; work         ;
;          |MemBlock_9:MemBlock_3|                                                                                                        ; 2.6 (2.6)            ; 4.1 (4.1)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_3                                                                                                                                                                                                                                                                                                                                                     ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                                 ; altsyncram_bka1                                   ; work         ;
;       |Spm:Spm_1|                                                                                                                       ; 5.2 (2.5)            ; 6.2 (3.0)                        ; 1.0 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 12 (2)                    ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1                                                                                                                                                                                                                                                                                                                                                                         ; Spm                                               ; work         ;
;          |MemBlock_9:MemBlock|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock                                                                                                                                                                                                                                                                                                                                                     ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                                 ; altsyncram_bka1                                   ; work         ;
;          |MemBlock_9:MemBlock_1|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_1                                                                                                                                                                                                                                                                                                                                                   ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_bka1                                   ; work         ;
;          |MemBlock_9:MemBlock_2|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_2                                                                                                                                                                                                                                                                                                                                                   ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_bka1                                   ; work         ;
;          |MemBlock_9:MemBlock_3|                                                                                                        ; 2.8 (2.8)            ; 3.2 (3.2)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_3                                                                                                                                                                                                                                                                                                                                                   ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_bka1                                   ; work         ;
;       |Spm:Spm_2|                                                                                                                       ; 5.1 (2.2)            ; 5.7 (2.2)                        ; 0.6 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 12 (2)                    ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2                                                                                                                                                                                                                                                                                                                                                                         ; Spm                                               ; work         ;
;          |MemBlock_9:MemBlock|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock                                                                                                                                                                                                                                                                                                                                                     ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                                 ; altsyncram_bka1                                   ; work         ;
;          |MemBlock_9:MemBlock_1|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_1                                                                                                                                                                                                                                                                                                                                                   ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_bka1                                   ; work         ;
;          |MemBlock_9:MemBlock_2|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_2                                                                                                                                                                                                                                                                                                                                                   ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_bka1                                   ; work         ;
;          |MemBlock_9:MemBlock_3|                                                                                                        ; 2.6 (2.6)            ; 3.4 (3.4)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 10 (10)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_3                                                                                                                                                                                                                                                                                                                                                   ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_bka1                                   ; work         ;
;       |Spm:Spm_3|                                                                                                                       ; 5.3 (2.5)            ; 6.3 (2.7)                        ; 1.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 13 (2)                    ; 0 (0)         ; 16384             ; 4     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3                                                                                                                                                                                                                                                                                                                                                                         ; Spm                                               ; work         ;
;          |MemBlock_9:MemBlock|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock                                                                                                                                                                                                                                                                                                                                                     ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                                 ; altsyncram_bka1                                   ; work         ;
;          |MemBlock_9:MemBlock_1|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_1                                                                                                                                                                                                                                                                                                                                                   ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_bka1                                   ; work         ;
;          |MemBlock_9:MemBlock_2|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_2                                                                                                                                                                                                                                                                                                                                                   ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_bka1                                   ; work         ;
;          |MemBlock_9:MemBlock_3|                                                                                                        ; 2.8 (2.8)            ; 3.7 (3.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 11 (11)                   ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_3                                                                                                                                                                                                                                                                                                                                                   ; MemBlock_9                                        ; work         ;
;             |altsyncram:mem_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                              ; altsyncram                                        ; work         ;
;                |altsyncram_bka1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated                                                                                                                                                                                                                                                                                               ; altsyncram_bka1                                   ; work         ;
;       |Timer:Timer|                                                                                                                     ; 65.5 (65.5)          ; 142.7 (142.7)                    ; 81.3 (81.3)                                       ; 4.2 (4.2)                        ; 0.0 (0.0)            ; 73 (73)             ; 292 (292)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Timer:Timer                                                                                                                                                                                                                                                                                                                                                                       ; Timer                                             ; work         ;
;       |Timer:Timer_1|                                                                                                                   ; 144.3 (144.3)        ; 220.5 (220.5)                    ; 79.2 (79.2)                                       ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 227 (227)           ; 428 (428)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Timer:Timer_1                                                                                                                                                                                                                                                                                                                                                                     ; Timer                                             ; work         ;
;       |Timer:Timer_2|                                                                                                                   ; 75.0 (75.0)          ; 153.2 (153.2)                    ; 79.3 (79.3)                                       ; 1.2 (1.2)                        ; 0.0 (0.0)            ; 92 (92)             ; 294 (294)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Timer:Timer_2                                                                                                                                                                                                                                                                                                                                                                     ; Timer                                             ; work         ;
;       |Timer:Timer_3|                                                                                                                   ; 138.8 (138.8)        ; 205.6 (205.6)                    ; 68.2 (68.2)                                       ; 1.4 (1.4)                        ; 0.0 (0.0)            ; 218 (218)           ; 293 (293)                 ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Timer:Timer_3                                                                                                                                                                                                                                                                                                                                                                     ; Timer                                             ; work         ;
;       |UartCmp:UartCmp|                                                                                                                 ; 103.6 (22.7)         ; 109.3 (24.0)                     ; 6.7 (1.8)                                         ; 1.0 (0.5)                        ; 0.0 (0.0)            ; 168 (33)            ; 125 (4)                   ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|UartCmp:UartCmp                                                                                                                                                                                                                                                                                                                                                                   ; UartCmp                                           ; work         ;
;          |Uart:uart|                                                                                                                    ; 80.9 (44.7)          ; 85.3 (49.6)                      ; 4.9 (4.8)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 135 (84)            ; 121 (69)                  ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart                                                                                                                                                                                                                                                                                                                                                         ; Uart                                              ; work         ;
;             |QueueCompatibility:rxQueue|                                                                                                ; 16.3 (16.3)          ; 16.3 (16.3)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 26 (26)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue                                                                                                                                                                                                                                                                                                                              ; QueueCompatibility                                ; work         ;
;                |altsyncram:ram_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                   |altsyncram_egi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                                                                                          ; altsyncram_egi1                                   ; work         ;
;             |QueueCompatibility:txQueue|                                                                                                ; 19.6 (19.6)          ; 19.4 (19.4)                      ; 0.3 (0.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 28 (28)             ; 26 (26)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue                                                                                                                                                                                                                                                                                                                              ; QueueCompatibility                                ; work         ;
;                |altsyncram:ram_rtl_0|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                         ; altsyncram                                        ; work         ;
;                   |altsyncram_egi1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                                                                                          ; altsyncram_egi1                                   ; work         ;
;       |Uart_1:Uart|                                                                                                                     ; 84.1 (51.9)          ; 96.3 (57.3)                      ; 12.3 (5.3)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 151 (99)            ; 141 (84)                  ; 0 (0)         ; 256               ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_1:Uart                                                                                                                                                                                                                                                                                                                                                                       ; Uart_1                                            ; work         ;
;          |QueueCompatibility:rxQueue|                                                                                                   ; 14.8 (14.8)          ; 20.5 (20.5)                      ; 5.7 (5.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 23 (23)             ; 29 (29)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:rxQueue                                                                                                                                                                                                                                                                                                                                            ; QueueCompatibility                                ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                |altsyncram_egi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                                                                                                        ; altsyncram_egi1                                   ; work         ;
;          |QueueCompatibility:txQueue|                                                                                                   ; 17.3 (17.3)          ; 18.6 (18.6)                      ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 28 (28)                   ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:txQueue                                                                                                                                                                                                                                                                                                                                            ; QueueCompatibility                                ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                                       ; altsyncram                                        ; work         ;
;                |altsyncram_egi1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated                                                                                                                                                                                                                                                                                        ; altsyncram_egi1                                   ; work         ;
;       |Uart_2:Uart_1|                                                                                                                   ; 94.8 (38.3)          ; 104.8 (43.3)                     ; 9.9 (4.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 160 (72)            ; 141 (57)                  ; 0 (0)         ; 2048              ; 2     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_2:Uart_1                                                                                                                                                                                                                                                                                                                                                                     ; Uart_2                                            ; work         ;
;          |QueueCompatibility_4:rxQueue|                                                                                                 ; 26.9 (26.9)          ; 29.9 (29.9)                      ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (40)             ; 41 (41)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:rxQueue                                                                                                                                                                                                                                                                                                                                        ; QueueCompatibility_4                              ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:rxQueue|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;                |altsyncram_sji1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:rxQueue|altsyncram:ram_rtl_0|altsyncram_sji1:auto_generated                                                                                                                                                                                                                                                                                    ; altsyncram_sji1                                   ; work         ;
;          |QueueCompatibility_4:txQueue|                                                                                                 ; 29.6 (29.6)          ; 31.6 (31.6)                      ; 2.0 (2.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 48 (48)             ; 43 (43)                   ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue                                                                                                                                                                                                                                                                                                                                        ; QueueCompatibility_4                              ; work         ;
;             |altsyncram:ram_rtl_0|                                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|altsyncram:ram_rtl_0                                                                                                                                                                                                                                                                                                                   ; altsyncram                                        ; work         ;
;                |altsyncram_sji1:auto_generated|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 1     ; 0          ; 0    ; 0            ; |patmos_top|Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|altsyncram:ram_rtl_0|altsyncram_sji1:auto_generated                                                                                                                                                                                                                                                                                    ; altsyncram_sji1                                   ; work         ;
;    |imu_mpu:imu_mpu_inst_0|                                                                                                             ; 73.0 (73.0)          ; 73.5 (73.5)                      ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 135 (135)           ; 67 (67)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|imu_mpu:imu_mpu_inst_0                                                                                                                                                                                                                                                                                                                                                                                 ; imu_mpu                                           ; work         ;
;    |sld_hub:auto_hub|                                                                                                                   ; 52.0 (0.5)           ; 65.0 (0.5)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (1)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                       ; sld_hub                                           ; altera_sld   ;
;       |alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric| ; 51.5 (0.0)           ; 64.5 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric                                                                                                                                                                                                                                                       ; alt_sld_fab_with_jtag_input                       ; altera_sld   ;
;          |alt_sld_fab:instrumentation_fabric|                                                                                           ; 51.5 (0.0)           ; 64.5 (0.0)                       ; 13.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (0)              ; 79 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric                                                                                                                                                                                                                    ; alt_sld_fab                                       ; alt_sld_fab  ;
;             |alt_sld_fab_alt_sld_fab:alt_sld_fab|                                                                                       ; 51.5 (0.2)           ; 64.5 (2.8)                       ; 13.0 (2.6)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 91 (1)              ; 79 (5)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab                                                                                                                                                                                ; alt_sld_fab_alt_sld_fab                           ; alt_sld_fab  ;
;                |alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|                                                                            ; 51.2 (0.0)           ; 61.7 (0.0)                       ; 10.4 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (0)              ; 74 (0)                    ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric                                                                                                                                    ; alt_sld_fab_alt_sld_fab_sldfabric                 ; alt_sld_fab  ;
;                   |sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|                                                                        ; 51.2 (32.8)          ; 61.7 (42.0)                      ; 10.4 (9.2)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 90 (56)             ; 74 (46)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub                                                                                       ; sld_jtag_hub                                      ; work         ;
;                      |sld_rom_sr:hub_info_reg|                                                                                          ; 8.0 (8.0)            ; 8.0 (8.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg                                                               ; sld_rom_sr                                        ; work         ;
;                      |sld_shadow_jsm:shadow_jsm|                                                                                        ; 10.2 (10.2)          ; 11.7 (11.7)                      ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (18)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0     ; 0          ; 0    ; 0            ; |patmos_top|sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm                                                             ; sld_shadow_jsm                                    ; altera_sld   ;
+-----------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+-------+------------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                                          ;
+-------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; Name                    ; Pin Type ; D1    ; D3_0 ; D3_1 ; D4   ; D5    ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+-------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+
; oLedsPins_led[0]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLedsPins_led[1]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLedsPins_led[2]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLedsPins_led[3]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLedsPins_led[4]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLedsPins_led[5]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLedsPins_led[6]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oLedsPins_led[7]        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; uart_1_txd              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; uart_2_txd              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; uart_3_txd              ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oMpuScl                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SPIMaster_mosi          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SPIMaster_nSS           ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; SPIMaster_sclk          ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; test_SPIMaster_miso     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; test_SPIMaster_mosi     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; test_SPIMaster_nSS      ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; test_SPIMaster_sclk     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; propdrive_out_port[0]   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; propdrive_out_port[1]   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; propdrive_out_port[2]   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; propdrive_out_port[3]   ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; oMpuAd0                 ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; ad0                     ; Output   ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[0]        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[1]        ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[2]        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[3]        ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[4]        ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[5]        ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[6]        ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[7]        ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[8]        ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[9]        ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[10]       ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[11]       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[12]       ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[13]       ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_ADDR[14]       ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[0]          ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[1]          ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_BA[2]          ; Output   ; --    ; --   ; --   ; --   ; (10)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CAS_N          ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CKE            ; Output   ; --    ; --   ; --   ; --   ; (8)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_N           ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CK_P           ; Output   ; --    ; --   ; --   ; --   ; (2)   ; (0)   ; --     ; --                     ; --                       ;
; HPS_DDR3_CS_N           ; Output   ; --    ; --   ; --   ; --   ; (11)  ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_DM[0]          ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[1]          ; Output   ; --    ; --   ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[2]          ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DM[3]          ; Output   ; --    ; --   ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_ODT            ; Output   ; --    ; --   ; --   ; --   ; (6)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RAS_N          ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RESET_N        ; Output   ; --    ; --   ; --   ; --   ; (0)   ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_WE_N           ; Output   ; --    ; --   ; --   ; --   ; (7)   ; --    ; --     ; --                     ; --                       ;
; ioMpuSda                ; Bidir    ; --    ; --   ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; i2c_sda                 ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; i2c_scl                 ; Bidir    ; --    ; (0)  ; --   ; --   ; (0)   ; (31)  ; --     ; --                     ; --                       ;
; HPS_DDR3_DQ[0]          ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[1]          ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[2]          ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[3]          ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[4]          ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[5]          ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[6]          ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[7]          ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[8]          ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[9]          ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[10]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[11]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[12]         ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[13]         ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[14]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[15]         ; Bidir    ; (11)  ; (0)  ; --   ; --   ; (7)   ; (7)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[16]         ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[17]         ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[18]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[19]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[20]         ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[21]         ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (10)  ; (10)  ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[22]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[23]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[24]         ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[25]         ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[26]         ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[27]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[28]         ; Bidir    ; (13)  ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[29]         ; Bidir    ; (8)   ; (0)  ; --   ; --   ; (9)   ; (9)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[30]         ; Bidir    ; (9)   ; (0)  ; --   ; --   ; (5)   ; (5)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQ[31]         ; Bidir    ; (10)  ; (0)  ; --   ; --   ; (6)   ; (6)   ; (0)    ; --                     ; --                       ;
; HPS_DDR3_DQS_N[0]       ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[1]       ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[2]       ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_N[3]       ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[0]       ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[1]       ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[2]       ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; HPS_DDR3_DQS_P[3]       ; Bidir    ; --    ; --   ; --   ; (0)  ; (0)   ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; SPIMaster_miso          ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; clk                     ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; HPS_DDR3_RZQ            ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; uart_1_rxd              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; uart_3_rxd              ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; uart_2_rxd              ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; pwm_measurment_input[2] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; pwm_measurment_input[0] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; pwm_measurment_input[1] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; pwm_measurment_input[5] ; Input    ; --    ; (0)  ; --   ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; pwm_measurment_input[4] ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
; pwm_measurment_input[3] ; Input    ; --    ; --   ; (0)  ; --   ; --    ; --    ; --     ; --                     ; --                       ;
+-------------------------+----------+-------+------+------+------+-------+-------+--------+------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                                                                                                                                                                                                                                                                        ; Pad To Core Index ; Setting ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; ioMpuSda                                                                                                                                                                                                                                                                                                                                                                                                                   ;                   ;         ;
; i2c_sda                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Patmos:Patmos_inst_0|I2CMaster:I2CMaster|sdaIReg                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; i2c_scl                                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Patmos:Patmos_inst_0|I2CMaster:I2CMaster|sclIReg                                                                                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; HPS_DDR3_DQ[0]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[1]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[2]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[3]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[4]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[5]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[6]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[7]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[8]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[9]                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[10]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[11]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[12]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[13]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[14]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[15]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[16]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[17]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[18]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[19]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[20]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[21]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[22]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[23]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[24]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[25]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[26]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[27]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[28]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[29]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[30]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQ[31]                                                                                                                                                                                                                                                                                                                                                                                                            ;                   ;         ;
;      - Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].in_delay_1 ; 0                 ; 0       ;
; HPS_DDR3_DQS_N[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[1]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[2]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_N[3]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[0]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[1]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[2]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; HPS_DDR3_DQS_P[3]                                                                                                                                                                                                                                                                                                                                                                                                          ;                   ;         ;
; SPIMaster_miso                                                                                                                                                                                                                                                                                                                                                                                                             ;                   ;         ;
;      - test_SPIMaster_miso~output                                                                                                                                                                                                                                                                                                                                                                                          ; 0                 ; 0       ;
;      - Patmos:Patmos_inst_0|SPIMaster:SPIMaster|misoReg~feeder                                                                                                                                                                                                                                                                                                                                                             ; 0                 ; 0       ;
; clk                                                                                                                                                                                                                                                                                                                                                                                                                        ;                   ;         ;
;      - Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|sample_counter                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|sample_counter                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|sample_counter                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|sample_counter                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|sample_counter                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
;      - Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|sample_counter                                                                                                                                                                                                                                                                                                     ; 0                 ; 0       ;
; HPS_DDR3_RZQ                                                                                                                                                                                                                                                                                                                                                                                                               ;                   ;         ;
; uart_1_rxd                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rxd_reg0~0                                                                                                                                                                                                                                                                                                                                                           ; 1                 ; 0       ;
; uart_3_rxd                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Patmos:Patmos_inst_0|Uart_2:Uart_1|rxd_reg0~0                                                                                                                                                                                                                                                                                                                                                                       ; 0                 ; 0       ;
; uart_2_rxd                                                                                                                                                                                                                                                                                                                                                                                                                 ;                   ;         ;
;      - Patmos:Patmos_inst_0|Uart_1:Uart|rxd_reg0~0                                                                                                                                                                                                                                                                                                                                                                         ; 1                 ; 0       ;
; pwm_measurment_input[2]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|reg_in_1                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; pwm_measurment_input[0]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|reg_in_1~feeder                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; pwm_measurment_input[1]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|reg_in_1~feeder                                                                                                                                                                                                                                                                                                    ; 0                 ; 0       ;
; pwm_measurment_input[5]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|reg_in_1                                                                                                                                                                                                                                                                                                           ; 0                 ; 0       ;
; pwm_measurment_input[4]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|reg_in_1~feeder                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
; pwm_measurment_input[3]                                                                                                                                                                                                                                                                                                                                                                                                    ;                   ;         ;
;      - Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|reg_in_1~feeder                                                                                                                                                                                                                                                                                                    ; 1                 ; 0       ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                            ; Location                              ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Actuators_PropDrive:Actuators_PropDrive_inst_0|Mux0~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y7_N15                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|Mux1~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y7_N12                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|Mux2~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y7_N39                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|Mux3~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y7_N36                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|pulse_high                                                                                                                                                                                                                                                                                                                     ; FF_X72_Y5_N8                          ; 67      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|sample_counter                                                                                                                                                                                                                                                                                                                 ; FF_X71_Y7_N20                         ; 32      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|pulse_high                                                                                                                                                                                                                                                                                                                     ; FF_X78_Y4_N44                         ; 68      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|sample_counter                                                                                                                                                                                                                                                                                                                 ; FF_X78_Y6_N5                          ; 32      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|pulse_high                                                                                                                                                                                                                                                                                                                     ; FF_X73_Y6_N29                         ; 67      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|sample_counter                                                                                                                                                                                                                                                                                                                 ; FF_X74_Y6_N8                          ; 32      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|pulse_high                                                                                                                                                                                                                                                                                                                     ; FF_X71_Y6_N26                         ; 68      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|sample_counter                                                                                                                                                                                                                                                                                                                 ; FF_X75_Y4_N44                         ; 32      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|pulse_high                                                                                                                                                                                                                                                                                                                     ; FF_X70_Y5_N8                          ; 72      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|sample_counter                                                                                                                                                                                                                                                                                                                 ; FF_X66_Y4_N5                          ; 32      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|pulse_high                                                                                                                                                                                                                                                                                                                     ; FF_X75_Y4_N29                         ; 68      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|sample_counter                                                                                                                                                                                                                                                                                                                 ; FF_X75_Y4_N53                         ; 32      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|sample_clk~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X53_Y9_N12                    ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|sample_clk~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X85_Y8_N48                    ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|sample_clk~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X84_Y7_N54                   ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|sample_clk~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X52_Y10_N54                  ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|SData_int[7]~5                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X74_Y5_N54                    ; 31      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|SData_int[7]~7                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X56_Y7_N18                    ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Arbiter:Arbiter|Equal9~0                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y45_N57                   ; 27      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Arbiter:Arbiter|REG_2_0_Data[24]~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y46_N12                   ; 257     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Arbiter:Arbiter|REG_4_0_Data[20]~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X42_Y15_N0                    ; 256     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Arbiter:Arbiter|REG_6_1_DataByteEn[0]~0                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X50_Y38_N6                    ; 257     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Arbiter:Arbiter|REG__0_Data[6]~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X60_Y28_N15                   ; 256     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Arbiter:Arbiter|burstCntReg[0]~1                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y45_N21                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Arbiter:Arbiter|turnReg[0]~1                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X48_Y45_N51                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|burstCountReg[0]~3                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X46_Y58_N9                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|byteEnableRegs_0~1                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X48_Y58_N0                    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|byteEnableRegs_1[0]~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y58_N48                   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|byteEnableRegs_2[0]~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y58_N51                   ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|byteEnableRegs_3[0]~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X48_Y58_N24                   ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|dataRegs_0~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y58_N21                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|dataRegs_1[0]~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y58_N51                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|dataRegs_2[0]~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y58_N54                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|dataRegs_3[9]~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X46_Y58_N48                   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                            ; FF_X37_Y64_N26                        ; 539     ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_cold_reset|reset_qual_n                                                                                                                                                                                                                                                                             ; LABCELL_X12_Y64_N45                   ; 6       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset|reset_qual_n                                                                                                                                                                                                                                                                             ; LABCELL_X18_Y68_N36                   ; 2       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]~2                                                                                              ; LABCELL_X2_Y3_N57                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]~1                                                                                         ; LABCELL_X2_Y3_N24                     ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]                                                                                                                                                                                                                                                                             ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 6       ; Async. clear               ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y71_N7             ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y56_N7             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y63_N7             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[24].acv_ac_ldc|adc_clk_cps                               ; CLKPHASESELECT_X89_Y49_N7             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                ; CLKPHASESELECT_X89_Y77_N7             ; 11      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0] ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]  ; PSEUDODIFFOUT_X89_Y73_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                          ; CLKPHASESELECT_X89_Y71_N4             ; 1       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y65_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y63_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y63_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y63_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y63_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y63_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y66_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y65_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y64_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y63_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y58_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y56_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y56_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y56_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y56_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y56_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y59_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y58_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y57_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y56_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y51_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y49_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y49_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y49_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y49_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y49_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y52_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y51_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y50_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y49_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                           ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                       ; PSEUDODIFFOUT_X89_Y44_N6              ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                  ; CLKPHASESELECT_X89_Y42_N8             ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                 ; CLKPHASESELECT_X89_Y42_N4             ; 13      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                         ; DELAYCHAIN_X89_Y42_N22                ; 17      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                         ; DDIOOUT_X89_Y42_N10                   ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                      ; CLKPHASESELECT_X89_Y42_N9             ; 42      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1           ; DELAYCHAIN_X89_Y45_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1           ; DELAYCHAIN_X89_Y44_N61                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N27                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N10                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1           ; DELAYCHAIN_X89_Y43_N44                ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1           ; DELAYCHAIN_X89_Y42_N101               ; 1       ; Output enable              ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                ; HPSSDRAMPLL_X84_Y41_N111              ; 98      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                          ; HPSSDRAMPLL_X84_Y41_N111              ; 3       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                               ; LABCELL_X42_Y61_N51                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                              ; LABCELL_X43_Y61_N45                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                              ; LABCELL_X37_Y60_N45                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                              ; LABCELL_X43_Y60_N45                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                              ; LABCELL_X40_Y61_N21                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                               ; LABCELL_X43_Y61_N30                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                               ; LABCELL_X40_Y61_N3                    ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                               ; LABCELL_X43_Y61_N21                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                               ; LABCELL_X43_Y61_N18                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                               ; LABCELL_X42_Y62_N12                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                               ; LABCELL_X43_Y63_N57                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                               ; LABCELL_X43_Y63_N54                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                               ; LABCELL_X40_Y63_N36                   ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                               ; LABCELL_X40_Y63_N6                    ; 14      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                            ; FF_X43_Y61_N59                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                            ; FF_X43_Y61_N56                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                            ; FF_X43_Y61_N29                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                            ; FF_X43_Y61_N26                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[13]~2                                                                                                                                                                                                                                          ; LABCELL_X43_Y61_N36                   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                             ; FF_X43_Y61_N44                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                             ; FF_X43_Y61_N53                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                             ; FF_X43_Y61_N50                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                             ; FF_X43_Y61_N5                         ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                             ; FF_X43_Y61_N2                         ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                             ; FF_X43_Y61_N17                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                             ; FF_X43_Y61_N14                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                             ; FF_X43_Y61_N11                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                             ; FF_X43_Y61_N8                         ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:hps_f2h_sdram0_data_agent_rsp_fifo|write~0                                                                                                                                                                                                                                                 ; LABCELL_X42_Y62_N27                   ; 16      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|NON_PIPELINED_INPUTS.load_next_cmd                                                                                                                                 ; LABCELL_X45_Y60_N30                   ; 151     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|load_next_out_cmd                                                                                                                                                  ; LABCELL_X43_Y60_N9                    ; 108     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:hps_f2h_sdram0_data_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_UNCOMP_TRANS                                                                                                                                              ; FF_X42_Y60_N14                        ; 17      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|always4~0                                                                                                                                                                                                                     ; MLABCELL_X47_Y57_N45                  ; 37      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burst_stalled~0                                                                                                                                                                                                               ; MLABCELL_X47_Y57_N15                  ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_master_translator:address_span_extender_0_expanded_master_translator|burstcount_register_lint[8]~0                                                                                                                                                                                                 ; MLABCELL_X47_Y57_N33                  ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat~6                                                                                                                                                                                             ; LABCELL_X40_Y61_N36                   ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:hps_f2h_sdram0_data_agent|comb~0                                                                                                                                                                                                                                                       ; LABCELL_X42_Y61_N54                   ; 28      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|stateReg.01                                                                                                                                                                                                                                                                                                                                                                             ; FF_X46_Y58_N2                         ; 138     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|Equal1~1                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y47_N45                   ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Deadline:Deadline_1|downCountReg[27]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X31_Y47_N48                   ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|Equal1~1                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X33_Y14_N18                   ; 48      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Deadline:Deadline_2|downCountReg[17]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X33_Y14_N12                   ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|Equal1~1                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X39_Y32_N0                   ; 43      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Deadline:Deadline_3|downCountReg[23]~0                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X39_Y32_N18                  ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Deadline:Deadline|Equal1~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X61_Y19_N18                   ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Deadline:Deadline|downCountReg[1]~0                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X61_Y19_N42                   ; 44      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|busRWCounter[2]~4                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X53_Y6_N36                    ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|enClkStrReg~0                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X55_Y6_N42                    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|readBuf[2]~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X55_Y5_N30                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|sclRateCounter[5]~5                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X55_Y5_N57                    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|I2CMaster:I2CMaster|writeBuf[3]~3                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X56_Y9_N0                     ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Leds:Leds|ledReg[1]~0                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X61_Y19_N48                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_1_io_wrEna                                                                                                                                                                                                                                                                                                                               ; LABCELL_X62_Y24_N3                    ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_2_io_wrEna                                                                                                                                                                                                                                                                                                                               ; LABCELL_X62_Y24_N36                   ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_3_io_wrEna                                                                                                                                                                                                                                                                                                                               ; LABCELL_X62_Y24_N21                   ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_io_wrEna                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X62_Y24_N54                   ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|burstCntReg[1]~0                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X65_Y24_N3                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[31]~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X66_Y25_N57                   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|slaveReg_Resp[0]~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X66_Y25_N3                    ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|stateReg.10                                                                                                                                                                                                                                                                                                                                       ; FF_X66_Y25_N17                        ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|stateReg~8                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y25_N51                   ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|tagMem_io_wrEna~1                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X66_Y25_N39                   ; 39      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|tagVMem_218~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X66_Y26_N30                   ; 256     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|Equal7~0                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X61_Y19_N36                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|always0~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X67_Y23_N57                   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|burstCntReg[0]~0                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y25_N39                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|masterReg_Cmd[0]~1                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X66_Y23_N57                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|posReg[0]~0                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X65_Y25_N54                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|NullCache:bp|slaveReg_Resp[0]~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X65_Y25_N57                  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|Equal0~3                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X74_Y25_N24                   ; 44      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_1_io_wrEna~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y26_N33                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_2_io_wrEna~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y26_N3                    ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_3_io_wrEna~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X70_Y26_N12                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_io_wrEna~2                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X70_Y26_N30                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|_GEN_110[31]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X73_Y25_N15                   ; 112     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|memTopReg[0]~4                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X73_Y25_N24                   ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|newMemTopReg[4]~2                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X74_Y25_N27                   ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|transferAddrReg[2]~4                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X77_Y25_N6                    ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|WriteNoBuffer:wc|cntReg[1]~0                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X72_Y25_N21                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|WriteNoBuffer:wc|state.01                                                                                                                                                                                                                                                                                                                                              ; FF_X65_Y25_N8                         ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|_T_107                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X64_Y13_N36                   ; 176     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|decReg_instr_b[23]~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X66_Y16_N15                   ; 70      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|decReg_instr_b[23]~1                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X64_Y23_N42                   ; 126     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|isSTC~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X68_Y18_N39                   ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|_GEN_409[31]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X63_Y21_N42                   ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|exc                                                                                                                                                                                                                                                                                                                                                                      ; FF_X61_Y20_N38                        ; 65      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|maskReg[0]~0                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X53_Y21_N18                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|sourceReg[3]~2                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X62_Y21_N48                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|statusReg[20]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y21_N36                   ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|vecDup~2                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y20_N54                   ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|vec_MPORT_1_en                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y20_N45                   ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|_T_193                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X67_Y17_N9                    ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|_T_197                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X67_Y17_N3                    ; 66      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_immVal_0[19]~7                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X67_Y18_N57                   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_immVal_0[30]~8                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X71_Y20_N18                   ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_rsData_0[26]~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X64_Y16_N36                   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|exReg_rsData_1[10]~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X66_Y14_N42                   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|excBaseReg[2]~1                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X78_Y15_N21                  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|excOffReg[31]~2                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y16_N0                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|io_exicache_doCallRet~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X67_Y17_N54                   ; 53      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHiReg[31]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X83_Y15_N6                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulHiReg~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X83_Y15_N33                   ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLoReg[31]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X85_Y14_N9                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|mulLoReg~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X80_Y16_N15                   ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|retBaseReg[2]~1                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y16_N24                   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|retOffReg[29]~2                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X80_Y16_N57                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|MemBlock_1_io_wrEna                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X67_Y14_N21                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|MemBlock_io_wrEna                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X67_Y14_N57                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|pcReg[25]~2                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X77_Y10_N27                   ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|relBaseReg~0                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X73_Y13_N39                   ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|relocReg[8]~0                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X73_Y13_N18                   ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|burstCntReg[1]~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y18_N36                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_wData[0]~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y17_N30                   ; 40      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_wEna~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X56_Y18_N24                   ; 318     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|stateReg.000                                                                                                                                                                                                                                                                                                                                              ; FF_X57_Y18_N56                        ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheCtrl:ctrl|transferSizeReg[10]~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X57_Y18_N33                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callAddrReg[3]~3                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X74_Y14_N12                   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[15]~0                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X72_Y16_N12                  ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[7]~1                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y13_N54                  ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|hit                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X61_Y15_N0                    ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|io_memIn_wEven~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X59_Y15_N30                  ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|io_memIn_wOdd                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X55_Y15_N12                   ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|nextPosReg[9]~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X61_Y15_N12                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheReplFifo:repl|posReg[4]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X61_Y15_N21                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Memory:memory|io_exc_exc                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X67_Y17_N18                   ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Memory:memory|memReg_mem_illOp~0                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X67_Y17_N39                   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Memory:memory|memReg_mem_illOp~1                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X67_Y17_N36                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Memory:memory|memReg_rd_0_valid                                                                                                                                                                                                                                                                                                                                                         ; FF_X67_Y17_N17                        ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|execute_io_ena                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y23_N6                    ; 681     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_1_io_wrEna                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y52_N45                  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_2_io_wrEna                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y52_N48                  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_3_io_wrEna                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X34_Y52_N57                  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_io_wrEna                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X34_Y52_N18                  ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|burstCntReg[1]~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X35_Y51_N39                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[31]~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y51_N45                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|slaveReg_Resp[0]~0                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X34_Y51_N30                  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|stateReg.10                                                                                                                                                                                                                                                                                                                                       ; FF_X36_Y51_N50                        ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|stateReg~8                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X34_Y52_N12                  ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|tagMem_io_wrEna~1                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y51_N3                    ; 39      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|tagVMem_248~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y53_N48                   ; 256     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|Equal7~0                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X31_Y51_N39                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|NullCache:bp|always0~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y51_N30                   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|NullCache:bp|burstCntReg[0]~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y51_N27                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|NullCache:bp|masterReg_Cmd[0]~1                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X37_Y48_N45                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|NullCache:bp|posReg[0]~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y51_N54                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|NullCache:bp|slaveReg_Resp[0]~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y51_N57                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|Equal0~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y56_N42                   ; 36      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_1_io_wrEna~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y56_N18                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_2_io_wrEna~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X37_Y56_N21                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_3_io_wrEna~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X39_Y56_N6                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_io_wrEna~2                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X37_Y56_N9                    ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|_GEN_110[31]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y56_N0                    ; 112     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|memTopReg[0]~4                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y56_N30                   ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|newMemTopReg[4]~2                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X31_Y56_N45                   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|transferAddrReg[2]~4                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X34_Y56_N30                  ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|WriteNoBuffer:wc|cntReg[0]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y47_N12                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|WriteNoBuffer:wc|state.01                                                                                                                                                                                                                                                                                                                                              ; FF_X35_Y54_N17                        ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|_T_107                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y50_N57                   ; 174     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|decReg_instr_b[12]~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X31_Y56_N24                   ; 127     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|decReg_instr_b[12]~3                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X16_Y50_N27                   ; 65      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|isSTC~0                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X25_Y52_N6                   ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|_GEN_409[31]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y49_N30                   ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|exc                                                                                                                                                                                                                                                                                                                                                                      ; FF_X24_Y46_N56                        ; 75      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|maskReg[0]~0                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X28_Y45_N12                  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|sourceReg[3]~2                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y49_N57                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|statusReg[4]~1                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y49_N48                   ; 40      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|vecDup~2                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X16_Y47_N6                    ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|vec_MPORT_1_en                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y47_N51                  ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|_T_193                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y51_N15                   ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|_T_197                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y51_N54                   ; 67      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[12]~1                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y51_N15                   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_immVal_0[30]~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y58_N3                    ; 18      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_rsData_0[26]~0                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X21_Y52_N57                  ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|exReg_rsData_1[9]~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y50_N51                   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|excBaseReg[2]~1                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y59_N27                  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|excOffReg[31]~2                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X15_Y58_N24                  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|io_exicache_doCallRet~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X16_Y51_N3                    ; 55      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHiReg[31]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y52_N3                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulHiReg~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y61_N48                   ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLoReg[31]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y52_N42                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|mulLoReg~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y61_N21                   ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|retBaseReg[2]~0                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X13_Y58_N51                   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|retOffReg[3]~2                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y58_N15                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|MemBlock_1_io_wrEna                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y50_N33                  ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|MemBlock_io_wrEna                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X16_Y49_N6                    ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|pcReg[28]~2                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X9_Y53_N33                    ; 24      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|relBaseReg~0                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X9_Y51_N6                     ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|relocReg[29]~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X11_Y51_N24                   ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|burstCntReg[1]~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y45_N21                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_wData[9]~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X13_Y41_N12                   ; 41      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_wEna~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X21_Y45_N54                  ; 319     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|stateReg.000                                                                                                                                                                                                                                                                                                                                              ; FF_X17_Y45_N2                         ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheCtrl:ctrl|transferSizeReg[10]~0                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X21_Y45_N27                  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|callAddrReg[11]~3                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y54_N36                   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[8]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X19_Y51_N6                    ; 48      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[5]~1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X11_Y42_N18                   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|hit                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X8_Y42_N33                   ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|io_memIn_wEven~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X15_Y45_N0                   ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|io_memIn_wOdd                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X16_Y43_N15                   ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|nextPosReg[0]~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X16_Y45_N27                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheReplFifo:repl|posReg[5]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X17_Y45_N51                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|io_exc_exc                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y49_N30                   ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_mem_trap~0                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y51_N36                  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_mem_trap~1                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y51_N27                  ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Memory:memory|memReg_rd_0_valid~DUPLICATE                                                                                                                                                                                                                                                                                                                                               ; FF_X25_Y51_N49                        ; 7       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|execute_io_ena                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y51_N45                  ; 696     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_1_io_wrEna                                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y14_N21                   ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_2_io_wrEna                                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y14_N39                   ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_3_io_wrEna                                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y14_N18                   ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_io_wrEna                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y14_N36                   ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|burstCntReg[1]~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X40_Y14_N39                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[31]~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X36_Y13_N27                   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|slaveReg_Resp[0]~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y14_N42                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|stateReg.10                                                                                                                                                                                                                                                                                                                                       ; FF_X36_Y13_N56                        ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|stateReg~8                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y14_N54                   ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|tagMem_io_wrEna~1                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y12_N57                   ; 39      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|tagVMem_72~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y15_N54                  ; 256     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|Equal7~0                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X28_Y12_N48                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|NullCache:bp|always0~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X36_Y13_N18                   ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|NullCache:bp|burstCntReg[0]~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y13_N51                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|NullCache:bp|masterReg_Cmd[1]~1                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X37_Y13_N57                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|NullCache:bp|posReg[0]~0                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X36_Y13_N0                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|NullCache:bp|slaveReg_Resp[0]~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y13_N3                    ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|Equal0~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X37_Y9_N36                    ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_1_io_wrEna~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y13_N48                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_2_io_wrEna~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y13_N45                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_3_io_wrEna~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X35_Y13_N0                    ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_io_wrEna~2                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X35_Y13_N9                    ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|_GEN_110[31]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y9_N12                    ; 113     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|memTopReg[0]~4                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X37_Y9_N6                     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|newMemTopReg[4]~2                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X37_Y9_N45                    ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|transferAddrReg[2]~4                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y9_N54                    ; 36      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|WriteNoBuffer:wc|cntReg[0]~0                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X34_Y13_N27                  ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|WriteNoBuffer:wc|state.01                                                                                                                                                                                                                                                                                                                                              ; FF_X34_Y13_N53                        ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|_T_107                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X19_Y10_N42                   ; 175     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|decReg_instr_a[30]~0                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X22_Y13_N3                    ; 126     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|decReg_instr_a[30]~3                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X23_Y12_N12                   ; 66      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|isSTC~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X23_Y11_N51                   ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|_GEN_409[31]~0                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y14_N39                  ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|exc                                                                                                                                                                                                                                                                                                                                                                      ; FF_X29_Y13_N26                        ; 74      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|maskReg[0]~0                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X30_Y15_N30                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|sourceReg[3]~0                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y15_N9                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|statusReg[21]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y15_N36                   ; 42      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|vecDup~2                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X31_Y15_N54                   ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|vec_MPORT_1_en                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y15_N51                   ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|_T_193                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y10_N54                   ; 38      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|_T_197                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X22_Y10_N57                   ; 66      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_immVal_0[16]~1                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y12_N12                   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_immVal_0[31]~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X29_Y8_N12                    ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_rsData_0[10]~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X24_Y12_N36                   ; 34      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|exReg_rsData_1[19]~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y13_N9                    ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|excBaseReg[2]~1                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y4_N42                    ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|excOffReg[31]~1                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y4_N18                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|io_exicache_doCallRet~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X17_Y10_N30                   ; 54      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHiReg[31]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y5_N30                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulHiReg~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X24_Y5_N24                    ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLoReg[31]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y5_N9                     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|mulLoReg~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y5_N27                    ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|retBaseReg[2]~0                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y5_N36                    ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|retOffReg[6]~4                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y5_N6                     ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|MemBlock_1_io_wrEna                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y10_N51                  ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|MemBlock_io_wrEna                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X25_Y10_N12                  ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|pcReg[22]~2                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y7_N39                    ; 21      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|relBaseReg~0                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X19_Y12_N54                   ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|relocReg[1]~0                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y9_N45                    ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|burstCntReg[1]~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y17_N21                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_wData[6]~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X18_Y18_N33                   ; 43      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_wEna~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y16_N42                  ; 321     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|stateReg.000                                                                                                                                                                                                                                                                                                                                              ; FF_X25_Y16_N2                         ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheCtrl:ctrl|transferSizeReg[10]~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X24_Y17_N0                    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|callAddrReg[7]~3                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X17_Y10_N51                   ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[10]~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X17_Y10_N27                   ; 47      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[5]~1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X16_Y20_N54                   ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|hit                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X18_Y17_N0                    ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|io_memIn_wEven~0                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y15_N51                   ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|io_memIn_wOdd                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y16_N57                   ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|nextPosReg[9]~0                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X24_Y18_N33                   ; 30      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheReplFifo:repl|posReg[10]~0                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y17_N39                   ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Memory:memory|io_exc_exc                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X22_Y10_N51                   ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Memory:memory|memReg_mem_trap~0                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y10_N6                    ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Memory:memory|memReg_mem_trap~1                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X22_Y10_N3                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Memory:memory|memReg_rd_0_valid                                                                                                                                                                                                                                                                                                                                                         ; FF_X22_Y10_N31                        ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|execute_io_ena                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y14_N24                   ; 688     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_1_io_wrEna                                                                                                                                                                                                                                                                                                                               ; LABCELL_X53_Y32_N0                    ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_2_io_wrEna                                                                                                                                                                                                                                                                                                                               ; LABCELL_X53_Y32_N33                   ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_3_io_wrEna                                                                                                                                                                                                                                                                                                                               ; LABCELL_X53_Y32_N57                   ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_io_wrEna                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X53_Y32_N3                    ; 3       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|burstCntReg[0]~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X53_Y34_N0                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|masterReg_Addr[31]~0                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X52_Y35_N9                   ; 31      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|slaveReg_Resp[0]~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X53_Y34_N39                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|stateReg.10                                                                                                                                                                                                                                                                                                                                       ; FF_X52_Y35_N14                        ; 13      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|stateReg~8                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y32_N12                   ; 37      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|tagMem_io_wrEna~1                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X52_Y35_N45                  ; 39      ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|tagVMem_226~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X55_Y31_N33                   ; 256     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|Equal7~0                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X40_Y33_N18                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|NullCache:bp|always0~0                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X52_Y35_N57                  ; 29      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|NullCache:bp|burstCntReg[0]~0                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X52_Y35_N39                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|NullCache:bp|masterReg_Cmd[1]~1                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X45_Y35_N27                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|NullCache:bp|posReg[0]~0                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X52_Y35_N54                  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|NullCache:bp|slaveReg_Resp[0]~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y35_N33                  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|Equal0~0                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X35_Y40_N39                   ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_1_io_wrEna~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y40_N21                  ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_2_io_wrEna~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y40_N0                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_3_io_wrEna~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y40_N54                  ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_io_wrEna~2                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X47_Y40_N12                  ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|_GEN_110[31]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y39_N51                   ; 113     ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|memTopReg[0]~4                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y39_N36                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|newMemTopReg[4]~2                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X36_Y44_N24                   ; 38      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|transferAddrReg[2]~4                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X40_Y39_N3                    ; 35      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|WriteNoBuffer:wc|cntReg[0]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y35_N57                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|WriteNoBuffer:wc|state.01                                                                                                                                                                                                                                                                                                                                              ; FF_X51_Y35_N41                        ; 102     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|_T_107                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X27_Y33_N57                   ; 174     ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|decReg_instr_b[2]~0                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X22_Y33_N33                   ; 69      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|decReg_instr_b[2]~1                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X31_Y32_N18                   ; 127     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|isSTC~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X30_Y33_N39                   ; 19      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|_GEN_409[31]~0                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y27_N36                  ; 64      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|exc                                                                                                                                                                                                                                                                                                                                                                      ; FF_X33_Y29_N17                        ; 69      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|maskReg[0]~0                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X42_Y28_N57                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|sourceReg[3]~0                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y27_N54                  ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|statusReg[21]~1                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y28_N42                  ; 43      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|vecDup~2                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X39_Y30_N9                   ; 30      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|vec_MPORT_1_en                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X39_Y30_N33                  ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|_T_193                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y33_N3                   ; 40      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|_T_197                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X25_Y33_N30                  ; 67      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_immVal_0[19]~1                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y34_N57                   ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_immVal_0[23]~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X33_Y34_N12                   ; 16      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_rsData_0[7]~0                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X29_Y32_N54                   ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|exReg_rsData_1[12]~0                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X29_Y31_N39                   ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|excBaseReg[2]~1                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y38_N24                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|excOffReg[31]~1                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y38_N21                   ; 34      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|io_exicache_doCallRet~0                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X25_Y33_N54                  ; 56      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHiReg[31]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y37_N42                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulHiReg~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y40_N42                   ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLoReg[31]~1                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X23_Y37_N21                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|mulLoReg~0                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X27_Y40_N45                   ; 33      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retBaseReg[2]~0                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X27_Y39_N54                   ; 37      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|retOffReg[10]~4                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X23_Y37_N51                   ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|MemBlock_1_io_wrEna                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X24_Y32_N27                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|MemBlock_io_wrEna                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y32_N12                   ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|pcReg[17]~2                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X19_Y33_N6                    ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|relBaseReg~0                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y36_N48                   ; 41      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|relocReg[27]~0                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y36_N0                   ; 29      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|burstCntReg[0]~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X53_Y31_N21                   ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_wData[11]~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y29_N33                   ; 39      ; Clock enable, Sync. clear  ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|io_ctrlrepl_wEna~0                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X53_Y30_N24                   ; 317     ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|stateReg.000                                                                                                                                                                                                                                                                                                                                              ; FF_X53_Y30_N20                        ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheCtrl:ctrl|transferSizeReg[10]~0                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X53_Y31_N48                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|callAddrReg[4]~3                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y32_N30                  ; 11      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|callRetBaseReg[11]~0                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X29_Y35_N0                    ; 46      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|freeSpaceReg[0]~1                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y27_N30                   ; 13      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|hit                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X43_Y29_N27                   ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|io_memIn_wEven~0                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y28_N39                  ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|io_memIn_wOdd                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X25_Y30_N21                  ; 6       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|nextPosReg[7]~0                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X28_Y29_N42                  ; 33      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheReplFifo:repl|posReg[0]~0                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y29_N57                   ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory|_T_15                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y31_N30                   ; 681     ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory|io_exc_exc                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X25_Y33_N15                  ; 75      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory|memReg_mem_xcall~0                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y33_N33                  ; 10      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory|memReg_mem_xcall~1                                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X25_Y33_N12                  ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory|memReg_rd_0_valid                                                                                                                                                                                                                                                                                                                                                         ; FF_X25_Y33_N58                        ; 8       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|REG_22~0                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y48_N24                   ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|REG_33~0                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X33_Y14_N6                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|REG_38~0                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X39_Y32_N48                  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|REG_9~0                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X57_Y22_N24                   ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|Equal4~10                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y7_N9                     ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|Equal4~11                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y7_N54                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|Equal4~12                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y7_N57                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|Equal4~13                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y7_N51                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|Equal4~14                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y7_N36                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|Equal4~2                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y7_N12                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|Equal4~3                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y7_N30                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|Equal4~4                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X53_Y7_N54                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|Equal4~5                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y7_N33                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|Equal4~7                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y7_N39                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|Equal4~8                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y7_N6                     ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|Equal4~9                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y7_N48                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:rxQueue|enq_ptr_value[1]~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y8_N15                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:rxQueue|ram_MPORT_en                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X52_Y8_N33                   ; 5       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:rxQueue|ram~1                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y8_N12                   ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:txQueue|enq_ptr_value[1]~0                                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X52_Y7_N6                    ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:txQueue|ram_MPORT_en                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X52_Y7_N54                   ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:txQueue|ram~1                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X52_Y7_N15                   ; 12      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|mosiTxReg[10]~0                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y7_N33                    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|rdDataReg[11]~0                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y8_N27                    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|sclkCounterReg[28]~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X7_Y2_N57                     ; 33      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[29]~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y5_N21                    ; 39      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|wordCounterReg[29]~1                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X51_Y5_N18                    ; 39      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_1_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y52_N36                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_2_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y52_N54                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_3_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y52_N57                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y52_N39                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_1_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y14_N9                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_2_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y14_N3                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_3_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X34_Y14_N6                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X34_Y14_N0                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_1_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y32_N48                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_2_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y32_N42                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_3_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X42_Y32_N45                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y32_N51                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm|MemBlock_1_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X70_Y26_N54                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm|MemBlock_2_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X70_Y26_N0                    ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm|MemBlock_3_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X70_Y26_N42                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Spm:Spm|MemBlock_io_wrEna~0                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X70_Y26_N27                   ; 1       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_1|cycleHiReg[0]~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y27_N21                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_1|cycleIntrReg[11]~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y27_N15                   ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_1|cycleLoReg[5]~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y27_N0                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_1|usecHiReg[0]~0                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X29_Y27_N36                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_1|usecIntrReg[54]~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y27_N57                   ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_1|usecLoReg[31]~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X29_Y27_N9                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_1|usecReg[50]~0                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X29_Y26_N3                    ; 69      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_2|cycleHiReg[0]~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y20_N12                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_2|cycleIntrReg[51]~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y20_N9                    ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_2|cycleLoReg[5]~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y20_N30                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_2|usecHiReg[0]~0                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X33_Y20_N33                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_2|usecIntrReg[48]~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X33_Y20_N15                   ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_2|usecLoReg[31]~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X33_Y20_N6                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_3|cycleHiReg[0]~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y24_N21                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_3|cycleIntrReg[25]~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X37_Y24_N12                   ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_3|cycleLoReg[5]~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y24_N15                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_3|usecHiReg[0]~0                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X37_Y24_N0                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_3|usecIntrReg[19]~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X37_Y24_N3                    ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer_3|usecLoReg[31]~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X37_Y24_N18                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer|cycleHiReg[0]~0                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y23_N12                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer|cycleIntrReg[47]~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X40_Y23_N15                   ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer|cycleLoReg[5]~0                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y23_N6                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer|usecHiReg[0]~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X40_Y23_N9                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer|usecIntrReg[12]~0                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X40_Y23_N33                   ; 64      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Timer:Timer|usecLoReg[31]~0                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X40_Y23_N30                   ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|enq_ptr_value[0]~0                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y20_N54                  ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|ram_MPORT_en                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y20_N3                    ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|enq_ptr_value[2]~0                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X48_Y20_N24                   ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|ram_MPORT_en                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X48_Y20_N51                   ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_baud_counter[0]~1                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X46_Y19_N33                   ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_baud_counter[0]~2                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X46_Y19_N0                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|rx_buff[5]~0                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X45_Y20_N9                    ; 15      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|tx_baud_counter[4]~0                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X60_Y6_N51                    ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|tx_buff[3]~6                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X48_Y20_N42                   ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|tx_buff~15                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X48_Y20_N0                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|tx_counter[2]~1                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y21_N57                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:rxQueue|enq_ptr_value[0]~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X57_Y7_N18                    ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:rxQueue|ram_MPORT_en                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y8_N45                    ; 4       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:txQueue|enq_ptr_value[1]~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X57_Y7_N12                    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:txQueue|ram_MPORT_en                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X57_Y7_N54                    ; 2       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[6]~1                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X74_Y7_N48                    ; 22      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_baud_counter[6]~2                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X74_Y7_N57                    ; 22      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_1:Uart|rx_buff[0]~0                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X74_Y7_N45                    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_1:Uart|tx_baud_counter[0]~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X73_Y7_N57                    ; 14      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_1:Uart|tx_buff[2]~6                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X64_Y7_N54                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_1:Uart|tx_buff~15                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X64_Y7_N18                    ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_1:Uart|tx_counter[1]~1                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X65_Y7_N12                   ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:rxQueue|enq_ptr_value[2]~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X57_Y8_N27                    ; 10      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:rxQueue|ram_MPORT_en                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X61_Y8_N12                    ; 4       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|enq_ptr_value[0]~0                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X57_Y8_N36                    ; 11      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|ram_MPORT_en                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X57_Y8_N30                    ; 2       ; Clock enable, Write enable ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|rx_baud_counter[6]~1                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y8_N3                     ; 9       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|rx_baud_counter[6]~2                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X66_Y8_N51                    ; 9       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|rx_buff[7]~0                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X66_Y8_N57                    ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|tx_buff[5]~6                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X71_Y8_N21                    ; 7       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|tx_buff~15                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X71_Y8_N0                     ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|tx_counter[3]~1                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X70_Y8_N45                    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3                         ; 95      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                    ; JTAG_X0_Y2_N3                         ; 23      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_V11                               ; 17166   ; Clock                      ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; clk                                                                                                                                                                                                                                                                                                                                                                                                                             ; PIN_V11                               ; 7       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; imu_mpu:imu_mpu_inst_0|i[31]~2                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X66_Y2_N12                    ; 32      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; imu_mpu:imu_mpu_inst_0|i[9]~0                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X66_Y2_N42                    ; 32      ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; imu_mpu:imu_mpu_inst_0|scl_clk[4]~1                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X64_Y2_N15                    ; 8       ; Sync. clear                ; no     ; --                   ; --               ; --                        ;
; reset_int                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X71_Y8_N2                          ; 108     ; Async. clear               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; reset_int                                                                                                                                                                                                                                                                                                                                                                                                                       ; FF_X71_Y8_N2                          ; 3350    ; Sync. clear, Sync. load    ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                                                                                        ; FF_X2_Y2_N47                          ; 14      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~3                                                                                           ; LABCELL_X2_Y2_N18                     ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0                                                                                             ; LABCELL_X2_Y2_N30                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0                                                                                ; MLABCELL_X3_Y2_N54                    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0                                                                                                ; MLABCELL_X3_Y2_N36                    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2                                                                                                  ; MLABCELL_X3_Y2_N45                    ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~1                                                                                   ; LABCELL_X1_Y2_N12                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0                                                                                           ; MLABCELL_X3_Y2_N12                    ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]~1                                                                           ; LABCELL_X1_Y3_N9                      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2]~1                                                                      ; LABCELL_X1_Y3_N39                     ; 5       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                             ; FF_X2_Y2_N26                          ; 15      ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell                                                                   ; LABCELL_X1_Y1_N36                     ; 4       ; Async. clear               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                            ; FF_X1_Y1_N50                          ; 12      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0                                                                                      ; LABCELL_X1_Y1_N39                     ; 3       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                                                                                            ; FF_X1_Y5_N26                          ; 26      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]~0                                                                                                                                                                          ; LABCELL_X2_Y2_N6                      ; 4       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                 ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                ; Location                              ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0] ; HPSINTERFACECLOCKSRESETS_X52_Y78_N111 ; 6       ; Global Clock         ; GCLK9            ; --                        ;
; clk                                                                                                                                                 ; PIN_V11                               ; 17166   ; Global Clock         ; GCLK5            ; --                        ;
; reset_int                                                                                                                                           ; FF_X71_Y8_N2                          ; 108     ; Global Clock         ; GCLK1            ; --                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                 ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; reset_int                                                                                                                                                                            ; 3349    ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|execute_io_ena                                                                                                                               ; 696     ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|execute_io_ena                                                                                                                               ; 688     ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Memory:memory|_T_15                                                                                                                          ; 681     ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|execute_io_ena                                                                                                                               ; 681     ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 539     ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; Name                                                                                                                                                               ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size  ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLABs ; MIF  ; Location                                                           ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ; ECC Mode ; ECC Pipeline Registers ; Fits in MLABs               ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0|altsyncram_mmi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 20           ; 256          ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 5120  ; 256                         ; 20                          ; 256                         ; 20                          ; 5120                ; 1           ; 0     ; None ; M10K_X69_Y24_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth      ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X58_Y25_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X58_Y27_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X58_Y26_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X58_Y24_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X69_Y25_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X69_Y27_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X69_Y28_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X69_Y26_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_0|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X69_Y19_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_1|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X69_Y20_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|altsyncram:vecDup_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 30           ; 32           ; 30           ; yes                    ; no                      ; yes                    ; no                      ; 960   ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 1           ; 0     ; None ; M10K_X58_Y20_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Exceptions:exc|altsyncram:vec_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X58_Y21_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M10K_X69_Y15_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M10K_X69_Y14_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X49_Y16_N0, M10K_X58_Y16_N0, M10K_X49_Y13_N0, M10K_X58_Y13_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X49_Y15_N0, M10K_X58_Y14_N0, M10K_X49_Y14_N0, M10K_X58_Y15_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0|altsyncram_mmi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 20           ; 256          ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 5120  ; 256                         ; 20                          ; 256                         ; 20                          ; 5120                ; 1           ; 0     ; None ; M10K_X38_Y49_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth      ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X38_Y51_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X38_Y53_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X38_Y54_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X38_Y52_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X38_Y55_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y56_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y55_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X38_Y56_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_0|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X26_Y55_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_1|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X26_Y54_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|altsyncram:vecDup_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 30           ; 32           ; 30           ; yes                    ; no                      ; yes                    ; no                      ; 960   ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 1           ; 0     ; None ; M10K_X26_Y49_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Exceptions:exc|altsyncram:vec_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X26_Y48_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y50_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M10K_X14_Y49_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X14_Y46_N0, M10K_X14_Y44_N0, M10K_X5_Y44_N0, M10K_X5_Y46_N0   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X14_Y47_N0, M10K_X14_Y45_N0, M10K_X5_Y45_N0, M10K_X5_Y47_N0   ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0|altsyncram_mmi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 20           ; 256          ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 5120  ; 256                         ; 20                          ; 256                         ; 20                          ; 5120                ; 1           ; 0     ; None ; M10K_X38_Y12_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth      ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X38_Y17_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X41_Y17_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X41_Y16_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X38_Y16_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y14_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y13_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y12_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y15_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_0|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X26_Y9_N0                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_1|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X26_Y10_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|altsyncram:vecDup_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 30           ; 32           ; 30           ; yes                    ; no                      ; yes                    ; no                      ; 960   ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 1           ; 0     ; None ; M10K_X26_Y14_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Exceptions:exc|altsyncram:vec_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X26_Y17_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y13_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y12_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X14_Y18_N0, M10K_X14_Y15_N0, M10K_X14_Y20_N0, M10K_X26_Y20_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X14_Y17_N0, M10K_X14_Y16_N0, M10K_X14_Y19_N0, M10K_X26_Y18_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_4:tagMem|altsyncram:mem_rtl_0|altsyncram_mmi1:auto_generated|ALTSYNCRAM     ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 20           ; 256          ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 5120  ; 256                         ; 20                          ; 256                         ; 20                          ; 5120                ; 1           ; 0     ; None ; M10K_X49_Y36_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Depth      ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X49_Y32_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X49_Y33_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X49_Y31_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|DirectMappedCache:dm|MemBlock_5:MemBlock|altsyncram:mem_rtl_0|altsyncram_8pi1:auto_generated|ALTSYNCRAM   ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 8            ; 1024         ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 8192  ; 1024                        ; 8                           ; 1024                        ; 8                           ; 8192                ; 1           ; 0     ; None ; M10K_X49_Y34_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y35_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X49_Y39_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM        ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X49_Y35_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|DataCache:dcache|StackCache:sc|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_qji1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Single Clock ; 512          ; 8            ; 512          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 512                         ; 8                           ; 512                         ; 8                           ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y38_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_0|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X38_Y36_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Decode:decode|RegisterFile:rf|altsyncram:rf_rtl_1|altsyncram_d2k1:auto_generated|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X38_Y35_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Unsupported Port Usage ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|altsyncram:vecDup_rtl_0|altsyncram_2ji1:auto_generated|ALTSYNCRAM                                           ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 30           ; 32           ; 30           ; yes                    ; no                      ; yes                    ; no                      ; 960   ; 32                          ; 30                          ; 32                          ; 30                          ; 960                 ; 1           ; 0     ; None ; M10K_X38_Y31_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Exceptions:exc|altsyncram:vec_rtl_0|altsyncram_6ji1:auto_generated|ALTSYNCRAM                                              ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0     ; None ; M10K_X41_Y29_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|MemBlock_2:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y32_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Fetch:fetch|MemBlock_2:MemBlock|altsyncram:mem_rtl_0|altsyncram_nmi1:auto_generated|ALTSYNCRAM                             ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096  ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y31_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem|MemBlock:mcacheEven|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ALTSYNCRAM             ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X26_Y28_N0, M10K_X26_Y27_N0, M10K_X38_Y28_N0, M10K_X38_Y27_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|MCache:icache|MCacheMem:mem|MemBlock:mcacheOdd|altsyncram:mem_rtl_0|altsyncram_2si1:auto_generated|ALTSYNCRAM              ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768 ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 4           ; 0     ; None ; M10K_X26_Y30_N0, M10K_X26_Y29_N0, M10K_X38_Y29_N0, M10K_X38_Y30_N0 ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:rxQueue|altsyncram:ram_rtl_0|altsyncram_0gi1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 12           ; 6            ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 72    ; 6                           ; 12                          ; 6                           ; 12                          ; 72                  ; 1           ; 0     ; None ; M10K_X49_Y8_N0                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|SPIMaster:SPIMaster|QueueCompatibility_6:txQueue|altsyncram:ram_rtl_0|altsyncram_0gi1:auto_generated|ALTSYNCRAM                               ; AUTO ; Simple Dual Port ; Single Clock ; 6            ; 12           ; 6            ; 12           ; yes                    ; no                      ; yes                    ; no                      ; 72    ; 6                           ; 12                          ; 6                           ; 12                          ; 72                  ; 1           ; 0     ; None ; M10K_X49_Y7_N0                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y53_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y53_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X38_Y50_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm_1|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y52_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X26_Y16_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X38_Y15_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X38_Y14_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm_2|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X38_Y13_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X38_Y33_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y33_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y32_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm_3|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X41_Y34_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_1|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X69_Y23_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_2|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X69_Y22_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock_3|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                  ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X69_Y21_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|Spm:Spm|MemBlock_9:MemBlock|altsyncram:mem_rtl_0|altsyncram_bka1:auto_generated|ALTSYNCRAM                                                    ; AUTO ; Single Port      ; Single Clock ; 512          ; 8            ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096  ; 512                         ; 8                           ; --                          ; --                          ; 4096                ; 1           ; 0     ; None ; M10K_X58_Y23_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; No - Address Too Wide       ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1           ; 0     ; None ; M10K_X49_Y20_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|UartCmp:UartCmp|Uart:uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                           ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1           ; 0     ; None ; M10K_X49_Y24_N0                                                    ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:rxQueue|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1           ; 0     ; None ; M10K_X58_Y9_N0                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|Uart_1:Uart|QueueCompatibility:txQueue|altsyncram:ram_rtl_0|altsyncram_egi1:auto_generated|ALTSYNCRAM                                         ; AUTO ; Simple Dual Port ; Single Clock ; 16           ; 8            ; 16           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 128   ; 16                          ; 8                           ; 16                          ; 8                           ; 128                 ; 1           ; 0     ; None ; M10K_X58_Y7_N0                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:rxQueue|altsyncram:ram_rtl_0|altsyncram_sji1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None ; M10K_X58_Y8_N0                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
; Patmos:Patmos_inst_0|Uart_2:Uart_1|QueueCompatibility_4:txQueue|altsyncram:ram_rtl_0|altsyncram_sji1:auto_generated|ALTSYNCRAM                                     ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 8            ; 128          ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 1024  ; 128                         ; 8                           ; 128                         ; 8                           ; 1024                ; 1           ; 0     ; None ; M10K_X69_Y8_N0                                                     ; Don't care           ; New data        ; New data        ; Off      ; No                     ; Yes                         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+-------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+-------+------+--------------------------------------------------------------------+----------------------+-----------------+-----------------+----------+------------------------+-----------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-------------------------------------------------+
; Fitter DSP Block Usage Summary                  ;
+-----------------------------------+-------------+
; Statistic                         ; Number Used ;
+-----------------------------------+-------------+
; Two Independent 18x18             ; 24          ;
; Total number of DSP blocks        ; 24          ;
;                                   ;             ;
; Fixed Point Signed Multiplier     ; 4           ;
; Fixed Point Unsigned Multiplier   ; 12          ;
; Fixed Point Mixed Sign Multiplier ; 8           ;
+-----------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+---------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Name                                                                                                    ; Mode                  ; Location       ; Sign Representation ; Data AX Input Register ; Data AY Input Register ; Data AZ Input Register ; Data BX Input Register ; Data BY Input Register ; Data BZ Input Register ; Output Register ; Dedicated Shift Register Chain ; Dedicated Pre-Adder ; Dedicated Coefficient Storage ; Dedicated Output Adder Chain ; Dedicated Output Accumulator ;
+---------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~64  ; Two Independent 18x18 ; DSP_X54_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~64  ; Two Independent 18x18 ; DSP_X86_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~64  ; Two Independent 18x18 ; DSP_X86_Y8_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~64  ; Two Independent 18x18 ; DSP_X54_Y10_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:0:PropDrive_inst|Mult0~405 ; Two Independent 18x18 ; DSP_X54_Y18_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:1:PropDrive_inst|Mult0~405 ; Two Independent 18x18 ; DSP_X54_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:2:PropDrive_inst|Mult0~405 ; Two Independent 18x18 ; DSP_X54_Y12_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Actuators_PropDrive:Actuators_PropDrive_inst_0|PropDrive:\generate_propdrive:3:PropDrive_inst|Mult0~405 ; Two Independent 18x18 ; DSP_X54_Y16_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|Mult0~mac                                       ; Two Independent 18x18 ; DSP_X86_Y14_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|Mult1~mac                                       ; Two Independent 18x18 ; DSP_X86_Y16_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|Mult0~mac                                       ; Two Independent 18x18 ; DSP_X20_Y57_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|Mult0~mac                                       ; Two Independent 18x18 ; DSP_X20_Y4_N0  ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|Mult0~mac                                       ; Two Independent 18x18 ; DSP_X20_Y37_N0 ; Unsigned            ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|Mult3~mac                                       ; Two Independent 18x18 ; DSP_X86_Y18_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_0|Execute:execute|Mult2~mac                                       ; Two Independent 18x18 ; DSP_X86_Y12_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|Mult1~mac                                       ; Two Independent 18x18 ; DSP_X20_Y63_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|Mult1~mac                                       ; Two Independent 18x18 ; DSP_X32_Y4_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|Mult1~mac                                       ; Two Independent 18x18 ; DSP_X20_Y41_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|Mult3~mac                                       ; Two Independent 18x18 ; DSP_X20_Y59_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_1|Execute:execute|Mult2~mac                                       ; Two Independent 18x18 ; DSP_X20_Y61_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|Mult2~mac                                       ; Two Independent 18x18 ; DSP_X20_Y2_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_2|Execute:execute|Mult3~mac                                       ; Two Independent 18x18 ; DSP_X32_Y2_N0  ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|Mult2~mac                                       ; Two Independent 18x18 ; DSP_X20_Y43_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
; Patmos:Patmos_inst_0|PatmosCore:cores_3|Execute:execute|Mult3~mac                                       ; Two Independent 18x18 ; DSP_X20_Y39_N0 ; Mixed               ; no                     ; no                     ; --                     ; --                     ; --                     ; --                     ; yes             ; no                             ; no                  ; no                            ; no                           ; no                           ;
+---------------------------------------------------------------------------------------------------------+-----------------------+----------------+---------------------+------------------------+------------------------+------------------------+------------------------+------------------------+------------------------+-----------------+--------------------------------+---------------------+-------------------------------+------------------------------+------------------------------+


+-------------------------------------------------------------------------+
; Routing Usage Summary                                                   ;
+---------------------------------------------+---------------------------+
; Routing Resource Type                       ; Usage                     ;
+---------------------------------------------+---------------------------+
; Block interconnects                         ; 60,746 / 289,320 ( 21 % ) ;
; C12 interconnects                           ; 699 / 13,420 ( 5 % )      ;
; C2 interconnects                            ; 16,352 / 119,108 ( 14 % ) ;
; C4 interconnects                            ; 11,087 / 56,300 ( 20 % )  ;
; DQS bus muxes                               ; 4 / 25 ( 16 % )           ;
; DQS-18 I/O buses                            ; 0 / 25 ( 0 % )            ;
; DQS-9 I/O buses                             ; 4 / 25 ( 16 % )           ;
; Direct links                                ; 5,301 / 289,320 ( 2 % )   ;
; Global clocks                               ; 3 / 16 ( 19 % )           ;
; HPS SDRAM PLL inputs                        ; 0 / 1 ( 0 % )             ;
; HPS SDRAM PLL outputs                       ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_BOOT_FROM_FPGA_INPUTs         ; 0 / 9 ( 0 % )             ;
; HPS_INTERFACE_CLOCKS_RESETS_INPUTs          ; 2 / 7 ( 29 % )            ;
; HPS_INTERFACE_CLOCKS_RESETS_OUTPUTs         ; 1 / 6 ( 17 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_INPUTs          ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_CROSS_TRIGGER_OUTPUTs         ; 0 / 24 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_INPUTs                ; 0 / 37 ( 0 % )            ;
; HPS_INTERFACE_DBG_APB_OUTPUTs               ; 0 / 55 ( 0 % )            ;
; HPS_INTERFACE_DMA_INPUTs                    ; 0 / 16 ( 0 % )            ;
; HPS_INTERFACE_DMA_OUTPUTs                   ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_FPGA2HPS_INPUTs               ; 0 / 287 ( 0 % )           ;
; HPS_INTERFACE_FPGA2HPS_OUTPUTs              ; 0 / 154 ( 0 % )           ;
; HPS_INTERFACE_FPGA2SDRAM_INPUTs             ; 188 / 852 ( 22 % )        ;
; HPS_INTERFACE_FPGA2SDRAM_OUTPUTs            ; 130 / 408 ( 32 % )        ;
; HPS_INTERFACE_HPS2FPGA_INPUTs               ; 0 / 165 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_INPUTs  ; 0 / 67 ( 0 % )            ;
; HPS_INTERFACE_HPS2FPGA_LIGHT_WEIGHT_OUTPUTs ; 0 / 156 ( 0 % )           ;
; HPS_INTERFACE_HPS2FPGA_OUTPUTs              ; 0 / 282 ( 0 % )           ;
; HPS_INTERFACE_INTERRUPTS_INPUTs             ; 0 / 64 ( 0 % )            ;
; HPS_INTERFACE_INTERRUPTS_OUTPUTs            ; 0 / 42 ( 0 % )            ;
; HPS_INTERFACE_JTAG_OUTPUTs                  ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_LOAN_IO_INPUTs                ; 0 / 142 ( 0 % )           ;
; HPS_INTERFACE_LOAN_IO_OUTPUTs               ; 0 / 85 ( 0 % )            ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_INPUTs      ; 0 / 1 ( 0 % )             ;
; HPS_INTERFACE_MPU_EVENT_STANDBY_OUTPUTs     ; 0 / 5 ( 0 % )             ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_INPUTs    ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_MPU_GENERAL_PURPOSE_OUTPUTs   ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_CAN_INPUTs         ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_CAN_OUTPUTs        ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_EMAC_INPUTs        ; 0 / 32 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_EMAC_OUTPUTs       ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_I2C_INPUTs         ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_I2C_OUTPUTs        ; 0 / 8 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_NAND_INPUTs        ; 0 / 12 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_NAND_OUTPUTs       ; 0 / 18 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_QSPI_INPUTs        ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_QSPI_OUTPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_INPUTs       ; 0 / 13 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SDMMC_OUTPUTs      ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_INPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_MASTER_OUTPUTs ; 0 / 14 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_INPUTs   ; 0 / 6 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_SPI_SLAVE_OUTPUTs  ; 0 / 4 ( 0 % )             ;
; HPS_INTERFACE_PERIPHERAL_UART_INPUTs        ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_UART_OUTPUTs       ; 0 / 10 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_INPUTs         ; 0 / 22 ( 0 % )            ;
; HPS_INTERFACE_PERIPHERAL_USB_OUTPUTs        ; 0 / 34 ( 0 % )            ;
; HPS_INTERFACE_STM_EVENT_INPUTs              ; 0 / 28 ( 0 % )            ;
; HPS_INTERFACE_TEST_INPUTs                   ; 0 / 610 ( 0 % )           ;
; HPS_INTERFACE_TEST_OUTPUTs                  ; 0 / 513 ( 0 % )           ;
; HPS_INTERFACE_TPIU_TRACE_INPUTs             ; 0 / 2 ( 0 % )             ;
; HPS_INTERFACE_TPIU_TRACE_OUTPUTs            ; 0 / 33 ( 0 % )            ;
; Horizontal periphery clocks                 ; 0 / 72 ( 0 % )            ;
; Local interconnects                         ; 15,686 / 84,580 ( 19 % )  ;
; Quadrant clocks                             ; 0 / 66 ( 0 % )            ;
; R14 interconnects                           ; 779 / 12,676 ( 6 % )      ;
; R14/C12 interconnect drivers                ; 1,231 / 20,720 ( 6 % )    ;
; R3 interconnects                            ; 21,768 / 130,992 ( 17 % ) ;
; R6 interconnects                            ; 36,607 / 266,960 ( 14 % ) ;
; Spine clocks                                ; 17 / 360 ( 5 % )          ;
; Wire stub REs                               ; 0 / 15,858 ( 0 % )        ;
+---------------------------------------------+---------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 17    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 11    ;
+----------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                           ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                     ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------------------------+-------------------+
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; No Global Signal assignments found.             ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.              ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.             ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                    ;                   ;
; Pass         ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                 ; I/O                    ;                   ;
; Pass         ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                 ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                 ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.            ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.            ; I/O                    ;                   ;
; Pass         ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found. ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                          ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                            ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                            ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                            ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+-------------------------------------------------+------------------------+-------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Pin/Rules               ; IO_000002    ; IO_000003    ; IO_000001    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000022    ; IO_000021    ; IO_000046    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000047    ; IO_000020    ; IO_000019    ; IO_000018    ; IO_000015    ; IO_000014    ; IO_000013    ; IO_000012    ; IO_000011    ; IO_000010 ; IO_000009 ; IO_000034    ;
+-------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+
; Total Pass              ; 0            ; 107          ; 107          ; 0            ; 32           ; 115       ; 107          ; 0            ; 0            ; 3            ; 0            ; 3            ; 46           ; 71           ; 0            ; 0            ; 0            ; 0            ; 46           ; 25           ; 0            ; 3            ; 0            ; 46           ; 25           ; 115       ; 115       ; 39           ;
; Total Unchecked         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; Total Inapplicable      ; 115          ; 8            ; 8            ; 115          ; 83           ; 0         ; 8            ; 115          ; 115          ; 112          ; 115          ; 112          ; 69           ; 44           ; 115          ; 115          ; 115          ; 115          ; 69           ; 90           ; 115          ; 112          ; 115          ; 69           ; 90           ; 0         ; 0         ; 76           ;
; Total Fail              ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0         ; 0            ;
; oLedsPins_led[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; oLedsPins_led[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; oLedsPins_led[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; oLedsPins_led[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; oLedsPins_led[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; oLedsPins_led[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; oLedsPins_led[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; oLedsPins_led[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; uart_1_txd              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; uart_2_txd              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; uart_3_txd              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; oMpuScl                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SPIMaster_mosi          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SPIMaster_nSS           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SPIMaster_sclk          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; test_SPIMaster_miso     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; test_SPIMaster_mosi     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; test_SPIMaster_nSS      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; test_SPIMaster_sclk     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; propdrive_out_port[0]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; propdrive_out_port[1]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; propdrive_out_port[2]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; propdrive_out_port[3]   ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; oMpuAd0                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; ad0                     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_ADDR[0]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[1]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[2]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[3]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[4]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[5]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[6]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[7]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[8]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[9]        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[10]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[11]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[12]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[13]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ADDR[14]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_BA[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CAS_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CKE            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_CK_N           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CK_P           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_CS_N           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DM[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_ODT            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RAS_N          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RESET_N        ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_WE_N           ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Pass      ; Inapplicable ;
; ioMpuSda                ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; i2c_sda                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; i2c_scl                 ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQ[0]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[1]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[2]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[3]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[4]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[5]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[6]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[7]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[8]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[9]          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[10]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[11]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[12]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[13]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[14]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[15]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[16]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[17]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[18]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[19]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[20]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[21]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[22]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[23]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[24]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[25]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[26]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[27]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[28]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[29]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[30]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQ[31]         ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_DQS_N[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[1]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[2]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_N[3]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[0]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[1]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[2]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; HPS_DDR3_DQS_P[3]       ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ;
; SPIMaster_miso          ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; clk                     ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; HPS_DDR3_RZQ            ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; uart_1_rxd              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; uart_3_rxd              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; uart_2_rxd              ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; pwm_measurment_input[2] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; pwm_measurment_input[0] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; pwm_measurment_input[1] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; pwm_measurment_input[5] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; pwm_measurment_input[4] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; pwm_measurment_input[3] ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tms     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tck     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdi     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ;
; altera_reserved_tdo     ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ;
+-------------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+-----------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable CvP_CONFDONE pin                                          ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on CvP_CONFDONE pin                            ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Enable internal scrubbing                                        ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration via Protocol                                       ; Off                         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; -40 C ;
; High Junction Temperature ; 100 C ;
+---------------------------+--------+


+--------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                      ;
+-------------------------+----------------------+-------------------+
; Source Clock(s)         ; Destination Clock(s) ; Delay Added in ns ;
+-------------------------+----------------------+-------------------+
; altera_reserved_tck     ; altera_reserved_tck  ; 124.6             ;
; altera_reserved_tck,I/O ; altera_reserved_tck  ; 9.8               ;
+-------------------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                          ; Destination Register                                                                                                                                                                                                                                                                                                                                     ; Delay Added in ns ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.921             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[8]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; 1.412             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[4]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; 1.339             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.212             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.212             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; 1.212             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; 1.182             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; 1.167             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[7]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.151             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[5]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 1.149             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; 1.133             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.120             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.120             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; 1.120             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.102             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.100             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]                         ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                         ; 1.092             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[4] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.074             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[1] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.074             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[0] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.074             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[2] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.074             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; 1.067             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; 1.066             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]                    ; 1.066             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[9]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; 1.066             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[15]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.065             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[2]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]                      ; 1.063             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 1.063             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[0]      ; 1.062             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|word_counter[3] ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.059             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[1]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[2]      ; 1.050             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[3]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]                      ; 1.048             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[1]                                                                                                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]                      ; 1.048             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; 1.048             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[1]      ; 1.036             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 1.032             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[2]                    ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                         ; 1.025             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[3]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_rom_sr:hub_info_reg|WORD_SR[2]      ; 1.021             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[1]                    ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                         ; 1.018             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[0]                    ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                         ; 1.003             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|word_counter[3]                    ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[0]                         ; 0.994             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]                         ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[1]                         ; 0.992             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]                             ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 0.956             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 0.956             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]                         ; 0.956             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg                     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]                      ; 0.937             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|splitter_nodes_receive_0[3]                                                                                                      ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]                         ; 0.934             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; 0.932             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]                          ; 0.919             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; 0.919             ;
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                      ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                 ; 0.906             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                               ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                 ; 0.906             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                               ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                 ; 0.906             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; 0.873             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; 0.873             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]              ; 0.873             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[1]                                                         ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                 ; 0.854             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                 ; 0.854             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]                           ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[1]                                                                 ; 0.854             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; 0.854             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; 0.854             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; 0.842             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]              ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]              ; 0.842             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]           ; 0.841             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[10]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; 0.827             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; 0.827             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[14]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[11]     ; 0.827             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|metastable_l2_reg[0]                                                         ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                 ; 0.809             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]                           ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                 ; 0.809             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                 ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|shift_reg[0]                                                                 ; 0.809             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[3]                         ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|sld_rom_sr:\instance_id_gen:rom_info_inst|WORD_SR[2]                         ; 0.771             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]                           ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                  ; 0.761             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                  ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                  ; 0.761             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[0]                                                                  ; 0.761             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]                          ; 0.741             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; 0.741             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]                          ; 0.738             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]                          ; 0.738             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[6]      ; 0.733             ;
; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                  ; Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|hps_reset:hps_reset_inst|altsource_probe:altsource_probe_component|altsource_probe_body:altsource_probe_body_inst|altsource_probe_impl:\wider_source_gen:wider_source_inst|hold_reg[1]                                                                  ; 0.610             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]                             ; 0.603             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg                     ; 0.571             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[12]     ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[13]     ; 0.550             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[2]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|state[0]      ; 0.508             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[0]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 0.494             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|sld_shadow_jsm:shadow_jsm|tms_cnt[1]    ; 0.494             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; 0.422             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|clr_reg                                 ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]                             ; 0.406             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]                    ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]                    ; 0.393             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg                           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]                         ; 0.333             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]           ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|sldfabric_ident_writedata[0]                                                                                                     ; 0.238             ;
; altera_reserved_tck                                                                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; 0.213             ;
; altera_internal_jtag~FF_19                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; 0.213             ;
; altera_internal_jtag~FF_38                                                                                                                                                                                                                                                                                                                               ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]                          ; 0.213             ;
; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; sld_hub:auto_hub|alt_sld_fab_with_jtag_input:\instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|alt_sld_fab:instrumentation_fabric|alt_sld_fab_alt_sld_fab:alt_sld_fab|alt_sld_fab_alt_sld_fab_sldfabric:sldfabric|sld_jtag_hub:\jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg                          ; 0.084             ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 95 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (119006): Selected device 5CSEBA6U23I7 for design "patmos"
Info (21077): Low junction temperature is -40 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 4 pins of 111 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report.
Info (184020): Starting Fitter periphery placement operations
Info (11178): Promoted 1 clock (1 global)
    Info (11162): Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_fpga_interfaces:fpga_interfaces|h2f_rst_n[0]~CLKENA0 with 6 fanout uses global clock CLKCTRL_G9
Info (11191): Automatically promoted 2 clocks (2 global)
    Info (11162): clk~inputCLKENA0 with 20051 fanout uses global clock CLKCTRL_G5
    Info (11162): reset_int~CLKENA0 with 250 fanout uses global clock CLKCTRL_G2
        Info (12525): This signal is driven by core routing -- it may be moved during placement to reduce routing delays
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:02
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity sld_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: '../../verilog/soc_system_ddr3/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: '../../verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at hps_sdram_p0.sdc(551): *:Patmos_inst_0|*:ramCtrl|*:bb|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc Line: 551
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(551): Argument <from> is not an object ID File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc Line: 551
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc Line: 551
Warning (332174): Ignored filter at hps_sdram_p0.sdc(552): *:Patmos_inst_0|*:ramCtrl|*:bb|*:hps|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc Line: 552
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(552): Argument <to> is not an object ID File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc Line: 552
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/hps_sdram_p0.sdc Line: 552
Info (332104): Reading SDC File: '../../verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc'
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(5): *fpga_interfaces|f2sdram~FF_3770 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 5
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(5): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 5
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3770}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 5
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(6): *fpga_interfaces|f2sdram~FF_3771 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 6
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(6): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 6
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3771}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 6
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(9): *fpga_interfaces|f2sdram~FF_3775 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 9
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(9): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 9
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3775}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 9
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(10): *fpga_interfaces|f2sdram~FF_3776 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 10
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(10): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 10
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3776}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 10
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(13): *fpga_interfaces|f2sdram~FF_3780 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 13
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(13): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 13
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3780}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 13
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(14): *fpga_interfaces|f2sdram~FF_3781 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 14
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(14): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 14
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3781}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 14
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(20): *fpga_interfaces|f2sdram~FF_3792 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 20
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(20): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 20
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3792}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 20
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(21): *fpga_interfaces|f2sdram~FF_3793 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 21
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(21): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 21
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3793}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 21
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(23): *fpga_interfaces|f2sdram~FF_3796 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 23
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(23): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 23
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3796}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 23
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(24): *fpga_interfaces|f2sdram~FF_3797 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 24
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(24): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 24
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3797}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 24
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(27): *fpga_interfaces|f2sdram~FF_3800 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 27
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(27): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 27
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3800}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 27
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(30): *fpga_interfaces|f2sdram~FF_3805 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 30
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(30): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 30
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3805}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 30
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(35): *fpga_interfaces|f2sdram~FF_3812 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 35
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(35): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 35
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3812}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 35
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(36): *fpga_interfaces|f2sdram~FF_3813 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 36
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(36): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 36
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3813}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 36
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(39): *fpga_interfaces|f2sdram~FF_3817 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 39
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(39): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 39
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3817}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 39
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(40): *fpga_interfaces|f2sdram~FF_3818 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 40
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(40): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 40
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3818}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 40
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(43): *fpga_interfaces|f2sdram~FF_3822 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 43
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(43): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 43
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3822}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 43
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(44): *fpga_interfaces|f2sdram~FF_3823 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 44
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(44): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 44
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3823}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 44
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(47): *fpga_interfaces|f2sdram~FF_3832 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 47
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(47): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 47
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3832}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 47
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(50): *fpga_interfaces|f2sdram~FF_3837 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 50
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(50): Argument <from> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 50
    Info (332050): set_false_path -from [get_registers {*fpga_interfaces|f2sdram~FF_3837}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 50
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(66): *fpga_interfaces|f2sdram~FF_1056 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 66
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(66): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 66
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1056}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 66
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(67): *fpga_interfaces|f2sdram~FF_1057 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 67
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(67): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 67
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1057}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 67
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(70): *fpga_interfaces|f2sdram~FF_1120 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 70
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(70): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 70
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1120}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 70
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(71): *fpga_interfaces|f2sdram~FF_1121 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 71
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(71): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 71
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_1121}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 71
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(72): *fpga_interfaces|f2sdram~FF_3405 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 72
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(72): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 72
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3405}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 72
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(74): *fpga_interfaces|f2sdram~FF_3409 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 74
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(74): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 74
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3409}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 74
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(75): *fpga_interfaces|f2sdram~FF_3410 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 75
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(75): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 75
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3410}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 75
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(76): *fpga_interfaces|f2sdram~FF_3414 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 76
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(76): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 76
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3414}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 76
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(78): *fpga_interfaces|f2sdram~FF_3418 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 78
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(78): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 78
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3418}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 78
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(79): *fpga_interfaces|f2sdram~FF_3419 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 79
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(79): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 79
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_3419}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 79
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(86): *fpga_interfaces|f2sdram~FF_864 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 86
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(86): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 86
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_864}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 86
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(87): *fpga_interfaces|f2sdram~FF_865 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 87
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(87): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 87
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_865}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 87
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(90): *fpga_interfaces|f2sdram~FF_928 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 90
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(90): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 90
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_928}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 90
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(91): *fpga_interfaces|f2sdram~FF_929 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 91
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(91): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 91
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_929}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 91
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(94): *fpga_interfaces|f2sdram~FF_992 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 94
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(94): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 94
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_992}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 94
Warning (332174): Ignored filter at soc_system_ddr3_hps_fpga_interfaces.sdc(95): *fpga_interfaces|f2sdram~FF_993 could not be matched with a register File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 95
Warning (332049): Ignored set_false_path at soc_system_ddr3_hps_fpga_interfaces.sdc(95): Argument <to> is an empty collection File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 95
    Info (332050): set_false_path -to [get_registers {*fpga_interfaces|f2sdram~FF_993}] File: /home/patmos/t-crest/patmos/hardware/verilog/soc_system_ddr3/submodules/soc_system_ddr3_hps_fpga_interfaces.sdc Line: 95
Warning (332060): Node: clk was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|hps_reset_manager:hps_reset_manager_0|altera_edge_detector:pulse_warm_reset|pulse_extend.extend_pulse[0] is being clocked by clk
Warning (332060): Node: Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|sample_counter was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|duty_cycle_val[14] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:2:PWMMeasure_inst|sample_counter
Warning (332060): Node: Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|sample_counter was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|duty_cycle_val[14] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:3:PWMMeasure_inst|sample_counter
Warning (332060): Node: Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|sample_counter was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|duty_cycle_val[14] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:1:PWMMeasure_inst|sample_counter
Warning (332060): Node: Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|sample_counter was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|duty_cycle_val[14] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:0:PWMMeasure_inst|sample_counter
Warning (332060): Node: Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|sample_counter was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|duty_cycle_val[14] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:4:PWMMeasure_inst|sample_counter
Warning (332060): Node: Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|sample_counter was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|duty_cycle_val[14] is being clocked by Actuators_PropDrive:Actuators_PropDrive_inst_0|PWMMeasure:\generate_pwmmeasure:5:PWMMeasure_inst|sample_counter
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[0]_IN (Rise) to HPS_DDR3_DQS_P[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[1]_IN (Rise) to HPS_DDR3_DQS_P[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[2]_IN (Rise) to HPS_DDR3_DQS_P[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from HPS_DDR3_DQS_P[3]_IN (Rise) to HPS_DDR3_DQS_P[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.160
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.260
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_P[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.230
    Info (332172): Setup clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Hold clock transfer from Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to HPS_DDR3_DQS_P[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.380
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Setup clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
    Info (332172): Hold clock transfer from Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to HPS_DDR3_DQS_N[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.210
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 18 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):    2.500 HPS_DDR3_CK_N
    Info (332111):    2.500 HPS_DDR3_CK_P
    Info (332111):    2.500 HPS_DDR3_DQS_N[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_N[3]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[0]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[1]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[2]_OUT
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_IN
    Info (332111):    2.500 HPS_DDR3_DQS_P[3]_OUT
    Info (332111):    2.500 Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.500 Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    2.500 Patmos_inst_0|ramCtrl|bb|hps|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 672 registers into blocks of type DSP block
Info (11798): Fitter preparation operations ending: elapsed time is 00:00:40
Info (170189): Fitter placement preparation operations beginning
Info (14951): The Fitter is using Advanced Physical Optimization.
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:02:28
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:54
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 14% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X67_Y11 to location X77_Y22
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:50
Info (11888): Total time spent on timing analysis during the Fitter is 20.60 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11801): Fitter post-fit operations ending: elapsed time is 00:02:06
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 64
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 64
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 64
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_P[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 64
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[3] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 63
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[2] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 63
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[1] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 63
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin HPS_DDR3_DQS_N[0] uses the Differential 1.5-V SSTL Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 63
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[31] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[30] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[29] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[28] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[27] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[26] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[25] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[24] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[23] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[22] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[9] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[8] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[7] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[6] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[5] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[4] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[3] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[2] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[1] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[0] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[10] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[11] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[12] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[13] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[14] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[15] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[16] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[17] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[18] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[19] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[20] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
    Info (169185): Following pins have the same dynamic on-chip termination control: Patmos:Patmos_inst_0|DDR3Bridge:ramCtrl|soc_system_ddr3:bb|soc_system_ddr3_hps:hps|soc_system_ddr3_hps_hps_io:hps_io|soc_system_ddr3_hps_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin HPS_DDR3_DQ[21] uses the SSTL-15 Class I I/O standard File: /home/patmos/t-crest/patmos/hardware/vhdl/patmos_de10-nano-drone.vhdl Line: 62
Info (144001): Generated suppressed messages file /home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/patmos.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 88 warnings
    Info: Peak virtual memory: 3453 megabytes
    Info: Processing ended: Fri Mar 12 00:30:05 2021
    Info: Elapsed time: 00:09:29
    Info: Total CPU time (on all processors): 00:18:41


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in /home/patmos/t-crest/patmos/hardware/quartus/de10-nano-drone/patmos.fit.smsg.


