{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1573737369229 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1573737369230 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "CPUProjectFinal 10M50DAF484C7G " "Selected device 10M50DAF484C7G for design \"CPUProjectFinal\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1573737369260 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573737369283 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1573737369283 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1573737369459 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1573737369463 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7G " "Device 10M08DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737369530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08DAF484I7P " "Device 10M08DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737369530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484C7G " "Device 10M16DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737369530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7G " "Device 10M16DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737369530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16DAF484I7P " "Device 10M16DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737369530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484C7G " "Device 10M25DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737369530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25DAF484I7G " "Device 10M25DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737369530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7G " "Device 10M50DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737369530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M50DAF484I7P " "Device 10M50DAF484I7P is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737369530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484C7G " "Device 10M40DAF484C7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737369530 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M40DAF484I7G " "Device 10M40DAF484I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1573737369530 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1573737369530 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "8 " "Fitter converted 8 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TMS~ H2 " "Pin ~ALTERA_TMS~ is reserved at location H2" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TMS~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5453 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737369538 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TCK~ G2 " "Pin ~ALTERA_TCK~ is reserved at location G2" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TCK~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5455 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737369538 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDI~ L4 " "Pin ~ALTERA_TDI~ is reserved at location L4" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDI~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5457 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737369538 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_TDO~ M5 " "Pin ~ALTERA_TDO~ is reserved at location M5" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_TDO~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5459 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737369538 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ H10 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location H10" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5461 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737369538 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ H9 " "Pin ~ALTERA_nCONFIG~ is reserved at location H9" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5463 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737369538 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ G9 " "Pin ~ALTERA_nSTATUS~ is reserved at location G9" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5465 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737369538 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ F8 " "Pin ~ALTERA_CONF_DONE~ is reserved at location F8" {  } { { "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/usr/local/Quartus/quartus/linux64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5467 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1573737369538 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1573737369538 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573737369539 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573737369539 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573737369539 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1573737369539 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1573737369540 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "56 " "The Timing Analyzer is analyzing 56 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1573737370666 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "CPUProjectFinal.sdc " "Synopsys Design Constraints File file not found: 'CPUProjectFinal.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1573737370669 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1573737370670 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~3\|combout " "Node \"inst27\|inst\|inst4\|inst3\|inst~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~2\|dataa " "Node \"inst27\|inst\|inst4\|inst3\|inst~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~2\|combout " "Node \"inst27\|inst\|inst4\|inst3\|inst~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst4\|inst3\|inst~3\|datab " "Node \"inst27\|inst\|inst4\|inst3\|inst~3\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""}  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573737370682 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst2\|inst3\|inst~5\|combout " "Node \"inst27\|inst\|inst2\|inst3\|inst~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst2\|inst3\|inst~4\|datab " "Node \"inst27\|inst\|inst2\|inst3\|inst~4\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst2\|inst3\|inst~4\|combout " "Node \"inst27\|inst\|inst2\|inst3\|inst~4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst2\|inst3\|inst~5\|datab " "Node \"inst27\|inst\|inst2\|inst3\|inst~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""}  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573737370682 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst27\|inst2\|inst\|inst3\|inst~5\|combout " "Node \"inst27\|inst2\|inst\|inst3\|inst~5\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst2\|inst\|inst3\|inst~2\|datab " "Node \"inst27\|inst2\|inst\|inst3\|inst~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst2\|inst\|inst3\|inst~2\|combout " "Node \"inst27\|inst2\|inst\|inst3\|inst~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst2\|inst\|inst3\|inst~5\|datab " "Node \"inst27\|inst2\|inst\|inst3\|inst~5\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""}  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573737370682 ""}
{ "Warning" "WSTA_SCC_LOOP" "4 " "Found combinational loop of 4 nodes" { { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst1\|inst3\|inst~3\|combout " "Node \"inst27\|inst\|inst1\|inst3\|inst~3\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst1\|inst3\|inst~2\|datab " "Node \"inst27\|inst\|inst1\|inst3\|inst~2\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst1\|inst3\|inst~2\|combout " "Node \"inst27\|inst\|inst1\|inst3\|inst~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""} { "Warning" "WSTA_SCC_NODE" "inst27\|inst\|inst1\|inst3\|inst~3\|dataa " "Node \"inst27\|inst\|inst1\|inst3\|inst~3\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Design Software" 0 -1 1573737370682 ""}  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1573737370682 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1573737370698 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1573737370699 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1573737370700 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK_IN~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed)) " "Automatically promoted node CLK_IN~input (placed in PIN P11 (CLK7p, DIFFIO_TX_RX_B20p, DIFFOUT_B20p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573737371031 ""}  } { { "CPU.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/CPU.bdf" { { 280 520 688 296 "CLK_IN" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 5447 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573737371031 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\]  " "Automatically promoted node clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_reg_bit\[21\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1573737371031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_comb_bita21 " "Destination node clockDivider:inst15\|lpm_counter:LPM_COUNTER_component\|cntr_k5h:auto_generated\|counter_comb_bita21" {  } { { "db/cntr_k5h.tdf" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/db/cntr_k5h.tdf" 137 2 0 } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 1138 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737371031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3806 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737371031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst2\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst2\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3809 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737371031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst4\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst4\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3812 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737371031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst1\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst\|ResettableDFlipFlop:inst1\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3815 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737371031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3818 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737371031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst2\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst2\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737371031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst4\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst4\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3824 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737371031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst1\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst2\|ResettableDFlipFlop:inst1\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3827 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737371031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst4\|ResettableDFlipFlop:inst\|D_latch:inst3\|inst~1 " "Destination node DisplayDrive_new:inst12\|thirtytwobitwithenable:inst7\|ThirtyTwoBitRegister:inst\|FourBitRegister:inst4\|ResettableDFlipFlop:inst\|D_latch:inst3\|inst~1" {  } { { "D_latch.bdf" "" { Schematic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/D_latch.bdf" { { 216 1256 1320 264 "inst" "" } } } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 3830 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1573737371031 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Design Software" 0 -1 1573737371031 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1573737371031 ""}  } { { "db/cntr_k5h.tdf" "" { Text "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/db/cntr_k5h.tdf" 162 17 0 } } { "temporary_test_loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 0 { 0 ""} 0 1074 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1573737371031 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1573737371581 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573737371586 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1573737371587 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573737371593 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1573737371602 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1573737371613 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1573737371613 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1573737371618 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1573737371621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1573737371626 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1573737371626 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573737371917 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1573737371928 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1573737372941 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573737373412 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1573737373444 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1573737384643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:11 " "Fitter placement operations ending: elapsed time is 00:00:11" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573737384643 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1573737385370 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "21 X56_Y22 X66_Y32 " "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32" {  } { { "loc" "" { Generic "/cs/student/ug/2019/huiyxiao/Desktop/CPU_Final/" { { 1 { 0 "Router estimated peak interconnect usage is 21% of the available device resources in the region that extends from location X56_Y22 to location X66_Y32"} { { 12 { 0 ""} 56 22 11 11 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1573737390263 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1573737390263 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1573737393959 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1573737393959 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:08 " "Fitter routing operations ending: elapsed time is 00:00:08" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573737393961 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 5.26 " "Total time spent on timing analysis during the Fitter is 5.26 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1573737394218 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573737394244 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573737394924 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1573737394926 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1573737395843 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1573737396602 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 25 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "2079 " "Peak virtual memory: 2079 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1573737398142 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 14 13:16:38 2019 " "Processing ended: Thu Nov 14 13:16:38 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1573737398142 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1573737398142 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:10 " "Total CPU time (on all processors): 00:01:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1573737398142 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1573737398142 ""}
