{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1445673263144 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263144 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 24 00:54:22 2015 " "Processing started: Sat Oct 24 00:54:22 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1445673263144 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1445673263144 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta rgb2vga -c rgb2vga " "Command: quartus_sta rgb2vga -c rgb2vga" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1445673263144 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1445673263237 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1445673263362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445673263425 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1445673263425 ""}
{ "Info" "ISTA_SDC_FOUND" "rgb2vga.out.sdc " "Reading SDC File: 'rgb2vga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1445673263722 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263722 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 125 -multiply_by 63 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263722 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 55 -multiply_by 126 -phase 45.00 -duty_cycle 50.00 -name \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263722 ""}  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1445673263722 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "rgb2vga.out.sdc 266 sdram:dram\|SdrCmd\[3\] clock or keeper or register or port or pin or cell or partition " "Ignored filter at rgb2vga.out.sdc(266): sdram:dram\|SdrCmd\[3\] could not be matched with a clock or keeper or register or port or pin or cell or partition" {  } { { "C:/src/rgb2vga/vhdl/rgb2vga.out.sdc" "" { Text "C:/src/rgb2vga/vhdl/rgb2vga.out.sdc" 266 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 0 0 "Quartus II" 0 -1 1445673263737 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_false_path rgb2vga.out.sdc 266 Argument <from> is not an object ID " "Ignored set_false_path at rgb2vga.out.sdc(266): Argument <from> is not an object ID" { { "Info" "ISTA_SDC_COMMAND" "set_false_path -from \{sdram:dram\|SdrCmd\[3\]\} -to \{DRAM_CS_N\} " "set_false_path -from \{sdram:dram\|SdrCmd\[3\]\} -to \{DRAM_CS_N\}" {  } { { "C:/src/rgb2vga/vhdl/rgb2vga.out.sdc" "" { Text "C:/src/rgb2vga/vhdl/rgb2vga.out.sdc" 266 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263737 ""}  } { { "C:/src/rgb2vga/vhdl/rgb2vga.out.sdc" "" { Text "C:/src/rgb2vga/vhdl/rgb2vga.out.sdc" 266 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 0 0 "Quartus II" 0 -1 1445673263737 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263847 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1445673263847 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1445673263862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 0.600 " "Worst-case setup slack is 0.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.600               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.600               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.811               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    2.811               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263894 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   25.515               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   25.515               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263894 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673263894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.294 " "Worst-case hold slack is 0.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.294               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.294               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.358               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 5.739 " "Worst-case recovery slack is 5.739" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    5.739               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    5.739               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.925 " "Worst-case removal slack is 0.925" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.925               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.925               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673263909 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.097 " "Worst-case minimum pulse width slack is 4.097" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.097               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.097               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.117               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.117               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.835               0.000 CLOCK_50  " "    9.835               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263925 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.591               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.591               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673263925 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673263925 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.600 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.600" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 0.600  " "Path #1: Setup slack is 0.600 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|aqua\[2\] " "From Node    : genlock:genlock\|aqua\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|pixel_d\[4\]~12_OTERM19_OTERM31 " "To Node      : genlock:genlock\|pixel_d\[4\]~12_OTERM19_OTERM31" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.888      0.797  R        clock network delay " "     1.888      0.797  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087      0.199     uTco  genlock:genlock\|aqua\[2\] " "     2.087      0.199     uTco  genlock:genlock\|aqua\[2\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1136 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.087      0.000 FF  CELL  genlock\|aqua\[2\]\|q " "     2.087      0.000 FF  CELL  genlock\|aqua\[2\]\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1136 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.799      0.712 FF    IC  genlock\|Mux20~6\|datac " "     2.799      0.712 FF    IC  genlock\|Mux20~6\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 945 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.041      0.242 FF  CELL  genlock\|Mux20~6\|combout " "     3.041      0.242 FF  CELL  genlock\|Mux20~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 945 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.908      0.867 FF    IC  genlock\|Mux35~3_RESYN54\|datad " "     3.908      0.867 FF    IC  genlock\|Mux35~3_RESYN54\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 965 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.018      0.110 FF  CELL  genlock\|Mux35~3_RESYN54\|combout " "     4.018      0.110 FF  CELL  genlock\|Mux35~3_RESYN54\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 965 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.257      0.239 FF    IC  genlock\|Mux35~3\|datab " "     4.257      0.239 FF    IC  genlock\|Mux35~3\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 965 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.599      0.342 FF  CELL  genlock\|Mux35~3\|combout " "     4.599      0.342 FF  CELL  genlock\|Mux35~3\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 965 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.845      0.246 FF    IC  genlock\|Mux35~5\|dataa " "     4.845      0.246 FF    IC  genlock\|Mux35~5\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 965 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.212      0.367 FF  CELL  genlock\|Mux35~5\|combout " "     5.212      0.367 FF  CELL  genlock\|Mux35~5\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 965 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.633      0.421 FF    IC  genlock\|a_pixel~66\|datab " "     5.633      0.421 FF    IC  genlock\|a_pixel~66\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 888 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.002      0.369 FF  CELL  genlock\|a_pixel~66\|combout " "     6.002      0.369 FF  CELL  genlock\|a_pixel~66\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 888 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.204      0.202 FF    IC  genlock\|a_pixel~67\|datad " "     6.204      0.202 FF    IC  genlock\|a_pixel~67\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 888 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.314      0.110 FF  CELL  genlock\|a_pixel~67\|combout " "     6.314      0.110 FF  CELL  genlock\|a_pixel~67\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 888 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.151      0.837 FF    IC  genlock\|process_d~2\|datac " "     7.151      0.837 FF    IC  genlock\|process_d~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.393      0.242 FF  CELL  genlock\|process_d~2\|combout " "     7.393      0.242 FF  CELL  genlock\|process_d~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.598      0.205 FF    IC  genlock\|process_d~3\|datac " "     7.598      0.205 FF    IC  genlock\|process_d~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.840      0.242 FF  CELL  genlock\|process_d~3\|combout " "     7.840      0.242 FF  CELL  genlock\|process_d~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.525      0.685 FF    IC  genlock\|Mux84~6\|datac " "     8.525      0.685 FF    IC  genlock\|Mux84~6\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.767      0.242 FF  CELL  genlock\|Mux84~6\|combout " "     8.767      0.242 FF  CELL  genlock\|Mux84~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.996      0.229 FF    IC  genlock\|Mux84~9\|datac " "     8.996      0.229 FF    IC  genlock\|Mux84~9\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.238      0.242 FF  CELL  genlock\|Mux84~9\|combout " "     9.238      0.242 FF  CELL  genlock\|Mux84~9\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.490      0.252 FF    IC  genlock\|Mux84~11\|datab " "     9.490      0.252 FF    IC  genlock\|Mux84~11\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.859      0.369 FF  CELL  genlock\|Mux84~11\|combout " "     9.859      0.369 FF  CELL  genlock\|Mux84~11\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.859      0.000 FF    IC  genlock\|pixel_d\[4\]~12_OTERM19_NEW_REG30\|d " "     9.859      0.000 FF    IC  genlock\|pixel_d\[4\]~12_OTERM19_NEW_REG30\|d" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 886 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.950      0.091 FF  CELL  genlock:genlock\|pixel_d\[4\]~12_OTERM19_OTERM31 " "     9.950      0.091 FF  CELL  genlock:genlock\|pixel_d\[4\]~12_OTERM19_OTERM31" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 886 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.196      0.375  R        clock network delay " "    10.196      0.375  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.555      0.359           clock pessimism removed " "    10.555      0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.535     -0.020           clock uncertainty " "    10.535     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.550      0.015     uTsu  genlock:genlock\|pixel_d\[4\]~12_OTERM19_OTERM31 " "    10.550      0.015     uTsu  genlock:genlock\|pixel_d\[4\]~12_OTERM19_OTERM31" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 886 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.950 " "Data Arrival Time  :     9.950" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.550 " "Data Required Time :    10.550" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.600  " "Slack              :     0.600 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264097 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.811 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 2.811" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 2.811  " "Path #1: Setup slack is 2.811 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\] " "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hcount\[21\] " "To Node      : input_detect:input_detect\|\\horizontal:hcount\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.796      0.796  R        clock network delay " "     0.796      0.796  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.995      0.199     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\] " "     0.995      0.199     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.995      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q " "     0.995      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.318      0.323 FF    IC  input_detect\|Add0~2\|datab " "     1.318      0.323 FF    IC  input_detect\|Add0~2\|datab" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.764      0.446 FR  CELL  input_detect\|Add0~2\|cout " "     1.764      0.446 FR  CELL  input_detect\|Add0~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.764      0.000 RR    IC  input_detect\|Add0~4\|cin " "     1.764      0.000 RR    IC  input_detect\|Add0~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.219      0.455 RR  CELL  input_detect\|Add0~4\|combout " "     2.219      0.455 RR  CELL  input_detect\|Add0~4\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.393      0.174 RR    IC  input_detect\|hpeak~0\|datad " "     2.393      0.174 RR    IC  input_detect\|hpeak~0\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.523      0.130 RR  CELL  input_detect\|hpeak~0\|combout " "     2.523      0.130 RR  CELL  input_detect\|hpeak~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.081      0.558 RR    IC  input_detect\|horizontal~1\|datac " "     3.081      0.558 RR    IC  input_detect\|horizontal~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.322      0.241 RR  CELL  input_detect\|horizontal~1\|combout " "     3.322      0.241 RR  CELL  input_detect\|horizontal~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.996      0.674 RR    IC  input_detect\|video_active~0\|dataa " "     3.996      0.674 RR    IC  input_detect\|video_active~0\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.372      0.376 RF  CELL  input_detect\|video_active~0\|combout " "     4.372      0.376 RF  CELL  input_detect\|video_active~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.015      0.643 FF    IC  input_detect\|\\horizontal:hcount\[0\]~3\|datab " "     5.015      0.643 FF    IC  input_detect\|\\horizontal:hcount\[0\]~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.396      0.381 FR  CELL  input_detect\|\\horizontal:hcount\[0\]~3\|combout " "     5.396      0.381 FR  CELL  input_detect\|\\horizontal:hcount\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.035      0.639 RR    IC  input_detect\|\\horizontal:hcount\[21\]\|ena " "     6.035      0.639 RR    IC  input_detect\|\\horizontal:hcount\[21\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.645      0.610 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[21\] " "     6.645      0.610 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.102      0.372  R        clock network delay " "     9.102      0.372  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.461      0.359           clock pessimism removed " "     9.461      0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.441     -0.020           clock uncertainty " "     9.441     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.456      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[21\] " "     9.456      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.645 " "Data Arrival Time  :     6.645" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.456 " "Data Required Time :     9.456" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.811  " "Slack              :     2.811 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.515 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 25.515" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 25.515  " "Path #1: Setup slack is 25.515 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:vgaout\|pixel\[2\] " "From Node    : vgaout:vgaout\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.780      0.780  R        clock network delay " "     0.780      0.780  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.979      0.199     uTco  vgaout:vgaout\|pixel\[2\] " "     0.979      0.199     uTco  vgaout:vgaout\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 140 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.979      0.000 FF  CELL  vgaout\|pixel\[2\]\|q " "     0.979      0.000 FF  CELL  vgaout\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 140 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.269      0.290 FF    IC  vgaout\|vga_out\[2\]~4\|datac " "     1.269      0.290 FF    IC  vgaout\|vga_out\[2\]~4\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.511      0.242 FF  CELL  vgaout\|vga_out\[2\]~4\|combout " "     1.511      0.242 FF  CELL  vgaout\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.526      2.015 FF    IC  VGAB0~output\|i " "     3.526      2.015 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.512      5.986 FF  CELL  VGAB0~output\|o " "     9.512      5.986 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.512      0.000 FF  CELL  VGAB0 " "     9.512      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.682     39.682           latch edge time " "    39.682     39.682           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.781     -2.901  R        clock network delay " "    36.781     -2.901  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.047      0.266           clock pessimism removed " "    37.047      0.266           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.027     -0.020           clock uncertainty " "    37.027     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.027     -2.000  F  oExt  VGAB0 " "    35.027     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.512 " "Data Arrival Time  :     9.512" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    35.027 " "Data Required Time :    35.027" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    25.515  " "Slack              :    25.515 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.294" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.294  " "Path #1: Hold slack is 0.294 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|col_number\[8\] " "From Node    : genlock:genlock\|col_number\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.451      0.360  R        clock network delay " "     1.451      0.360  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      0.199     uTco  genlock:genlock\|col_number\[8\] " "     1.650      0.199     uTco  genlock:genlock\|col_number\[8\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      0.000 RR  CELL  genlock\|col_number\[8\]\|q " "     1.650      0.000 RR  CELL  genlock\|col_number\[8\]\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.260      0.610 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portaaddr\[8\] " "     2.260      0.610 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portaaddr\[8\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.318      0.058 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     2.318      0.058 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.196      1.105  R        clock network delay " "     2.196      1.105  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.837     -0.359           clock pessimism removed " "     1.837     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.837      0.000           clock uncertainty " "     1.837      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.024      0.187      uTh  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     2.024      0.187      uTh  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.318 " "Data Arrival Time  :     2.318" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     2.024 " "Data Required Time :     2.024" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.294  " "Slack              :     0.294 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.358  " "Path #1: Hold slack is 0.358 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|video_active " "From Node    : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|video_active " "To Node      : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.374      0.374  R        clock network delay " "     0.374      0.374  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.573      0.199     uTco  input_detect:input_detect\|video_active " "     0.573      0.199     uTco  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.573      0.000 RR  CELL  input_detect\|video_active\|q " "     0.573      0.000 RR  CELL  input_detect\|video_active\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.573      0.000 RR    IC  input_detect\|video_active~1\|datac " "     0.573      0.000 RR    IC  input_detect\|video_active~1\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.892      0.319 RR  CELL  input_detect\|video_active~1\|combout " "     0.892      0.319 RR  CELL  input_detect\|video_active~1\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.892      0.000 RR    IC  input_detect\|video_active\|d " "     0.892      0.000 RR    IC  input_detect\|video_active\|d" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.951      0.059 RR  CELL  input_detect:input_detect\|video_active " "     0.951      0.059 RR  CELL  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.795      0.795  R        clock network delay " "     0.795      0.795  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.436     -0.359           clock pessimism removed " "     0.436     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.436      0.000           clock uncertainty " "     0.436      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.593      0.157      uTh  input_detect:input_detect\|video_active " "     0.593      0.157      uTh  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.951 " "Data Arrival Time  :     0.951" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.593 " "Data Required Time :     0.593" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.358  " "Slack              :     0.358 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.358" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.358  " "Path #1: Hold slack is 0.358 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:vgaout\|\\bar:posy\[2\] " "From Node    : vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:vgaout\|\\bar:posy\[2\] " "To Node      : vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.370      0.370  R        clock network delay " "     0.370      0.370  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.569      0.199     uTco  vgaout:vgaout\|\\bar:posy\[2\] " "     0.569      0.199     uTco  vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.569      0.000 RR  CELL  vgaout\|\\bar:posy\[2\]\|q " "     0.569      0.000 RR  CELL  vgaout\|\\bar:posy\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.569      0.000 RR    IC  vgaout\|posy~5\|datac " "     0.569      0.000 RR    IC  vgaout\|posy~5\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 160 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.888      0.319 RR  CELL  vgaout\|posy~5\|combout " "     0.888      0.319 RR  CELL  vgaout\|posy~5\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 160 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.888      0.000 RR    IC  vgaout\|\\bar:posy\[2\]\|d " "     0.888      0.000 RR    IC  vgaout\|\\bar:posy\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.947      0.059 RR  CELL  vgaout:vgaout\|\\bar:posy\[2\] " "     0.947      0.059 RR  CELL  vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.791      0.791  R        clock network delay " "     0.791      0.791  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.432     -0.359           clock pessimism removed " "     0.432     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.432      0.000           clock uncertainty " "     0.432      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.589      0.157      uTh  vgaout:vgaout\|\\bar:posy\[2\] " "     0.589      0.157      uTh  vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.947 " "Data Arrival Time  :     0.947" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.589 " "Data Required Time :     0.589" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.358  " "Slack              :     0.358 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.739 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 5.739" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 5.739  " "Path #1: Recovery slack is 5.739 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|vblank " "From Node    : genlock:genlock\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|hcount\[1\] " "To Node      : genlock:genlock\|hcount\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.872      0.781  R        clock network delay " "     1.872      0.781  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.071      0.199     uTco  genlock:genlock\|vblank " "     2.071      0.199     uTco  genlock:genlock\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.071      0.000 FF  CELL  genlock\|vblank\|q " "     2.071      0.000 FF  CELL  genlock\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.391      0.320 FF    IC  genlock\|hraster~0\|datad " "     2.391      0.320 FF    IC  genlock\|hraster~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.520      0.129 FR  CELL  genlock\|hraster~0\|combout " "     2.520      0.129 FR  CELL  genlock\|hraster~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.124      1.604 RR    IC  genlock\|hcount\[1\]\|clrn " "     4.124      1.604 RR    IC  genlock\|hcount\[1\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.797      0.673 RF  CELL  genlock:genlock\|hcount\[1\] " "     4.797      0.673 RF  CELL  genlock:genlock\|hcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.198      0.377  R        clock network delay " "    10.198      0.377  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.541      0.343           clock pessimism removed " "    10.541      0.343           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.521     -0.020           clock uncertainty " "    10.521     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.536      0.015     uTsu  genlock:genlock\|hcount\[1\] " "    10.536      0.015     uTsu  genlock:genlock\|hcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.797 " "Data Arrival Time  :     4.797" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.536 " "Data Required Time :    10.536" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     5.739  " "Slack              :     5.739 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.925 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.925" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.925  " "Path #1: Removal slack is 0.925 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|vblank " "From Node    : genlock:genlock\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|vcount\[0\] " "To Node      : genlock:genlock\|vcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.451      0.360  R        clock network delay " "     1.451      0.360  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      0.199     uTco  genlock:genlock\|vblank " "     1.650      0.199     uTco  genlock:genlock\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      0.000 RR  CELL  genlock\|vblank\|q " "     1.650      0.000 RR  CELL  genlock\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.921      0.271 RR    IC  genlock\|vcount\[0\]\|clrn " "     1.921      0.271 RR    IC  genlock\|vcount\[0\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 822 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.595      0.674 RR  CELL  genlock:genlock\|vcount\[0\] " "     2.595      0.674 RR  CELL  genlock:genlock\|vcount\[0\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 822 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.872      0.781  R        clock network delay " "     1.872      0.781  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.513     -0.359           clock pessimism removed " "     1.513     -0.359           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.513      0.000           clock uncertainty " "     1.513      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.670      0.157      uTh  genlock:genlock\|vcount\[0\] " "     1.670      0.157      uTh  genlock:genlock\|vcount\[0\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 822 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.595 " "Data Arrival Time  :     2.595" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.670 " "Data Required Time :     1.670" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.925  " "Slack              :     0.925 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.097 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.097" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.097  " "Path #1: slack is 4.097 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.970      0.514 RR  CELL  CLOCK_50~input\|o " "     5.970      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.304      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     8.304      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.821     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.821     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.821      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "     2.821      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.695      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "     4.695      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.695      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "     4.695      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.725      1.030 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     5.725      1.030 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.599      0.874 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     6.599      0.874 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.335      0.514 RR  CELL  CLOCK_50~input\|o " "    10.335      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.576      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.576      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.920     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     6.920     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.920      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "     6.920      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.734      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "     8.734      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.734      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "     8.734      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.708      0.974 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     9.708      0.974 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.506      0.798 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "    10.506      0.798 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.926      0.420           clock pessimism removed " "    10.926      0.420           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.327 " "Actual Width     :     4.327" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.097 " "Slack            :     4.097" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.117 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.117" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.117  " "Path #1: slack is 4.117 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:hcount\[0\] " "Node             : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.514      0.514 RR  CELL  CLOCK_50~input\|o " "     0.514      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.848      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.848      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.635     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.635     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.635      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.635      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.745      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.745      1.890 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.745      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.745      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.276      1.021 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|clk " "     0.276      1.021 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.795      0.519 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     0.795      0.519 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.879      0.514 RR  CELL  CLOCK_50~input\|o " "     4.879      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.120      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.120      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.464     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     1.464     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.464      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     1.464      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.263      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.263      1.799 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.263      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.263      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.250      0.987 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|clk " "     4.250      0.987 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.707      0.457 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     4.707      0.457 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.128      0.421           clock pessimism removed " "     5.128      0.421           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.333 " "Actual Width     :     4.333" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.117 " "Slack            :     4.117" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.835" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.835  " "Path #1: slack is 9.835 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : CLOCK_50~input\|o " "Node             : CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.679      0.679 FF  CELL  CLOCK_50~input\|o " "    10.679      0.679 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.514      0.514 RR  CELL  CLOCK_50~input\|o " "    20.514      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.835 " "Actual Width     :     9.835" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.835 " "Slack            :     9.835" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.591 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.591" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.591  " "Path #1: slack is 19.591 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841     19.841           launch edge time " "    19.841     19.841           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000           source latency " "    19.841      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000           CLOCK_50 " "    19.841      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000 RR    IC  CLOCK_50~input\|i " "    19.841      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.355      0.514 RR  CELL  CLOCK_50~input\|o " "    20.355      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.689      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    22.689      2.334 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.206     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.206     -5.483 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.206      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "    17.206      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.080      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "    19.080      1.874 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.080      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "    19.080      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.090      1.010 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    20.090      1.010 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.887      0.797 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    20.887      0.797 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682     39.682           launch edge time " "    39.682     39.682           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682      0.000           source latency " "    39.682      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682      0.000           CLOCK_50 " "    39.682      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682      0.000 RR    IC  CLOCK_50~input\|i " "    39.682      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.196      0.514 RR  CELL  CLOCK_50~input\|o " "    40.196      0.514 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    42.437      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    42.437      2.241 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    36.781     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    36.781     -5.656 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    36.781      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "    36.781      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    38.595      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "    38.595      1.814 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    38.595      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "    38.595      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.557      0.962 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    39.557      0.962 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.294      0.737 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    40.294      0.737 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.708      0.414           clock pessimism removed " "    40.708      0.414           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.821 " "Actual Width     :    19.821" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.591 " "Slack            :    19.591" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264144 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445673264144 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1445673264175 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1445673264722 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264816 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.473 " "Worst-case setup slack is 1.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.473               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    1.473               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.394               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    3.394               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264847 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.124               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   27.124               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264847 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673264847 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.284 " "Worst-case hold slack is 0.284" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.284               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.284               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.312               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.001 " "Worst-case recovery slack is 6.001" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.001               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.001               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.835 " "Worst-case removal slack is 0.835" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.835               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.835               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673264862 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.106 " "Worst-case minimum pulse width slack is 4.106" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.106               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.106               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.112               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.112               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.817               0.000 CLOCK_50  " "    9.817               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264878 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.589               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.589               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673264878 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673264878 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.473 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.473" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.473  " "Path #1: Setup slack is 1.473 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|aqua\[2\] " "From Node    : genlock:genlock\|aqua\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|pixel_d\[4\]~12_OTERM19_OTERM31 " "To Node      : genlock:genlock\|pixel_d\[4\]~12_OTERM19_OTERM31" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.857      0.766  R        clock network delay " "     1.857      0.766  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.180     uTco  genlock:genlock\|aqua\[2\] " "     2.037      0.180     uTco  genlock:genlock\|aqua\[2\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1136 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.037      0.000 FF  CELL  genlock\|aqua\[2\]\|q " "     2.037      0.000 FF  CELL  genlock\|aqua\[2\]\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1136 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.664      0.627 FF    IC  genlock\|Mux20~6\|datac " "     2.664      0.627 FF    IC  genlock\|Mux20~6\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 945 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.880      0.216 FF  CELL  genlock\|Mux20~6\|combout " "     2.880      0.216 FF  CELL  genlock\|Mux20~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 945 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.658      0.778 FF    IC  genlock\|Mux35~3_RESYN54\|datad " "     3.658      0.778 FF    IC  genlock\|Mux35~3_RESYN54\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 965 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.753      0.095 FF  CELL  genlock\|Mux35~3_RESYN54\|combout " "     3.753      0.095 FF  CELL  genlock\|Mux35~3_RESYN54\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 965 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.969      0.216 FF    IC  genlock\|Mux35~3\|datab " "     3.969      0.216 FF    IC  genlock\|Mux35~3\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 965 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.269      0.300 FF  CELL  genlock\|Mux35~3\|combout " "     4.269      0.300 FF  CELL  genlock\|Mux35~3\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 965 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.491      0.222 FF    IC  genlock\|Mux35~5\|dataa " "     4.491      0.222 FF    IC  genlock\|Mux35~5\|dataa" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 965 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.814      0.323 FF  CELL  genlock\|Mux35~5\|combout " "     4.814      0.323 FF  CELL  genlock\|Mux35~5\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 965 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.190      0.376 FF    IC  genlock\|a_pixel~66\|datab " "     5.190      0.376 FF    IC  genlock\|a_pixel~66\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 888 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.514      0.324 FF  CELL  genlock\|a_pixel~66\|combout " "     5.514      0.324 FF  CELL  genlock\|a_pixel~66\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 888 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.697      0.183 FF    IC  genlock\|a_pixel~67\|datad " "     5.697      0.183 FF    IC  genlock\|a_pixel~67\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 888 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.813      0.116 FR  CELL  genlock\|a_pixel~67\|combout " "     5.813      0.116 FR  CELL  genlock\|a_pixel~67\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 888 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.574      0.761 RR    IC  genlock\|process_d~2\|datac " "     6.574      0.761 RR    IC  genlock\|process_d~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.777      0.203 RF  CELL  genlock\|process_d~2\|combout " "     6.777      0.203 RF  CELL  genlock\|process_d~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.964      0.187 FF    IC  genlock\|process_d~3\|datac " "     6.964      0.187 FF    IC  genlock\|process_d~3\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.180      0.216 FF  CELL  genlock\|process_d~3\|combout " "     7.180      0.216 FF  CELL  genlock\|process_d~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.786      0.606 FF    IC  genlock\|Mux84~6\|datac " "     7.786      0.606 FF    IC  genlock\|Mux84~6\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.002      0.216 FF  CELL  genlock\|Mux84~6\|combout " "     8.002      0.216 FF  CELL  genlock\|Mux84~6\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.208      0.206 FF    IC  genlock\|Mux84~9\|datac " "     8.208      0.206 FF    IC  genlock\|Mux84~9\|datac" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.424      0.216 FF  CELL  genlock\|Mux84~9\|combout " "     8.424      0.216 FF  CELL  genlock\|Mux84~9\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.652      0.228 FF    IC  genlock\|Mux84~11\|datab " "     8.652      0.228 FF    IC  genlock\|Mux84~11\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.976      0.324 FF  CELL  genlock\|Mux84~11\|combout " "     8.976      0.324 FF  CELL  genlock\|Mux84~11\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 225 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.976      0.000 FF    IC  genlock\|pixel_d\[4\]~12_OTERM19_NEW_REG30\|d " "     8.976      0.000 FF    IC  genlock\|pixel_d\[4\]~12_OTERM19_NEW_REG30\|d" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 886 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.054      0.078 FF  CELL  genlock:genlock\|pixel_d\[4\]~12_OTERM19_OTERM31 " "     9.054      0.078 FF  CELL  genlock:genlock\|pixel_d\[4\]~12_OTERM19_OTERM31" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 886 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.215      0.394  R        clock network delay " "    10.215      0.394  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.532      0.317           clock pessimism removed " "    10.532      0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.512     -0.020           clock uncertainty " "    10.512     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.527      0.015     uTsu  genlock:genlock\|pixel_d\[4\]~12_OTERM19_OTERM31 " "    10.527      0.015     uTsu  genlock:genlock\|pixel_d\[4\]~12_OTERM19_OTERM31" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 886 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     9.054 " "Data Arrival Time  :     9.054" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.527 " "Data Required Time :    10.527" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.473  " "Slack              :     1.473 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.394 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.394" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.394  " "Path #1: Setup slack is 3.394 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\] " "From Node    : input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hcount\[21\] " "To Node      : input_detect:input_detect\|\\horizontal:hcount\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.765      0.765  R        clock network delay " "     0.765      0.765  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.945      0.180     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\] " "     0.945      0.180     uTco  input_detect:input_detect\|\\horizontal:hpeak\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.945      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q " "     0.945      0.000 FF  CELL  input_detect\|\\horizontal:hpeak\[1\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.234      0.289 FF    IC  input_detect\|Add0~2\|datab " "     1.234      0.289 FF    IC  input_detect\|Add0~2\|datab" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.619      0.385 FR  CELL  input_detect\|Add0~2\|cout " "     1.619      0.385 FR  CELL  input_detect\|Add0~2\|cout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.619      0.000 RR    IC  input_detect\|Add0~4\|cin " "     1.619      0.000 RR    IC  input_detect\|Add0~4\|cin" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.027      0.408 RR  CELL  input_detect\|Add0~4\|combout " "     2.027      0.408 RR  CELL  input_detect\|Add0~4\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.186      0.159 RR    IC  input_detect\|hpeak~0\|datad " "     2.186      0.159 RR    IC  input_detect\|hpeak~0\|datad" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.305      0.119 RR  CELL  input_detect\|hpeak~0\|combout " "     2.305      0.119 RR  CELL  input_detect\|hpeak~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.814      0.509 RR    IC  input_detect\|horizontal~1\|datac " "     2.814      0.509 RR    IC  input_detect\|horizontal~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.032      0.218 RR  CELL  input_detect\|horizontal~1\|combout " "     3.032      0.218 RR  CELL  input_detect\|horizontal~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.656      0.624 RR    IC  input_detect\|video_active~0\|dataa " "     3.656      0.624 RR    IC  input_detect\|video_active~0\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.988      0.332 RF  CELL  input_detect\|video_active~0\|combout " "     3.988      0.332 RF  CELL  input_detect\|video_active~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.558      0.570 FF    IC  input_detect\|\\horizontal:hcount\[0\]~3\|datab " "     4.558      0.570 FF    IC  input_detect\|\\horizontal:hcount\[0\]~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.894      0.336 FR  CELL  input_detect\|\\horizontal:hcount\[0\]~3\|combout " "     4.894      0.336 FR  CELL  input_detect\|\\horizontal:hcount\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.485      0.591 RR    IC  input_detect\|\\horizontal:hcount\[21\]\|ena " "     5.485      0.591 RR    IC  input_detect\|\\horizontal:hcount\[21\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.038      0.553 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[21\] " "     6.038      0.553 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.120      0.390  R        clock network delay " "     9.120      0.390  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.437      0.317           clock pessimism removed " "     9.437      0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.417     -0.020           clock uncertainty " "     9.417     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.432      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[21\] " "     9.432      0.015     uTsu  input_detect:input_detect\|\\horizontal:hcount\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.038 " "Data Arrival Time  :     6.038" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.432 " "Data Required Time :     9.432" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.394  " "Slack              :     3.394 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 27.124 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 27.124" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 27.124  " "Path #1: Setup slack is 27.124 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:vgaout\|pixel\[2\] " "From Node    : vgaout:vgaout\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.748      0.748  R        clock network delay " "     0.748      0.748  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.928      0.180     uTco  vgaout:vgaout\|pixel\[2\] " "     0.928      0.180     uTco  vgaout:vgaout\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 140 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.928      0.000 FF  CELL  vgaout\|pixel\[2\]\|q " "     0.928      0.000 FF  CELL  vgaout\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 140 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.189      0.261 FF    IC  vgaout\|vga_out\[2\]~4\|datac " "     1.189      0.261 FF    IC  vgaout\|vga_out\[2\]~4\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.405      0.216 FF  CELL  vgaout\|vga_out\[2\]~4\|combout " "     1.405      0.216 FF  CELL  vgaout\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.215      1.810 FF    IC  VGAB0~output\|i " "     3.215      1.810 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.252      5.037 FF  CELL  VGAB0~output\|o " "     8.252      5.037 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.252      0.000 FF  CELL  VGAB0 " "     8.252      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.682     39.682           latch edge time " "    39.682     39.682           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.161     -2.521  R        clock network delay " "    37.161     -2.521  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.396      0.235           clock pessimism removed " "    37.396      0.235           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.376     -0.020           clock uncertainty " "    37.376     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    35.376     -2.000  F  oExt  VGAB0 " "    35.376     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     8.252 " "Data Arrival Time  :     8.252" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    35.376 " "Data Required Time :    35.376" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    27.124  " "Slack              :    27.124 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265112 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.284 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.284" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.284  " "Path #1: Hold slack is 0.284 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|col_number\[8\] " "From Node    : genlock:genlock\|col_number\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.470      0.379  R        clock network delay " "     1.470      0.379  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      0.180     uTco  genlock:genlock\|col_number\[8\] " "     1.650      0.180     uTco  genlock:genlock\|col_number\[8\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      0.000 RR  CELL  genlock\|col_number\[8\]\|q " "     1.650      0.000 RR  CELL  genlock\|col_number\[8\]\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.208      0.558 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portaaddr\[8\] " "     2.208      0.558 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portaaddr\[8\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.267      0.059 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     2.267      0.059 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.131      1.040  R        clock network delay " "     2.131      1.040  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.814     -0.317           clock pessimism removed " "     1.814     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.814      0.000           clock uncertainty " "     1.814      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.983      0.169      uTh  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     1.983      0.169      uTh  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.267 " "Data Arrival Time  :     2.267" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.983 " "Data Required Time :     1.983" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.284  " "Slack              :     0.284 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|video_active " "From Node    : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|video_active " "To Node      : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.391      0.391  R        clock network delay " "     0.391      0.391  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.571      0.180     uTco  input_detect:input_detect\|video_active " "     0.571      0.180     uTco  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.571      0.000 FF  CELL  input_detect\|video_active\|q " "     0.571      0.000 FF  CELL  input_detect\|video_active\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.571      0.000 FF    IC  input_detect\|video_active~1\|datac " "     0.571      0.000 FF    IC  input_detect\|video_active~1\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.845      0.274 FF  CELL  input_detect\|video_active~1\|combout " "     0.845      0.274 FF  CELL  input_detect\|video_active~1\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.845      0.000 FF    IC  input_detect\|video_active\|d " "     0.845      0.000 FF    IC  input_detect\|video_active\|d" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.902      0.057 FF  CELL  input_detect:input_detect\|video_active " "     0.902      0.057 FF  CELL  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.763      0.763  R        clock network delay " "     0.763      0.763  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.446     -0.317           clock pessimism removed " "     0.446     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.446      0.000           clock uncertainty " "     0.446      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.590      0.144      uTh  input_detect:input_detect\|video_active " "     0.590      0.144      uTh  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.902 " "Data Arrival Time  :     0.902" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.590 " "Data Required Time :     0.590" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.312" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.312  " "Path #1: Hold slack is 0.312 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:vgaout\|\\bar:posy\[2\] " "From Node    : vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:vgaout\|\\bar:posy\[2\] " "To Node      : vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.387      0.387  R        clock network delay " "     0.387      0.387  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.567      0.180     uTco  vgaout:vgaout\|\\bar:posy\[2\] " "     0.567      0.180     uTco  vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.567      0.000 FF  CELL  vgaout\|\\bar:posy\[2\]\|q " "     0.567      0.000 FF  CELL  vgaout\|\\bar:posy\[2\]\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.567      0.000 FF    IC  vgaout\|posy~5\|datac " "     0.567      0.000 FF    IC  vgaout\|posy~5\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 160 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.841      0.274 FF  CELL  vgaout\|posy~5\|combout " "     0.841      0.274 FF  CELL  vgaout\|posy~5\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 160 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.841      0.000 FF    IC  vgaout\|\\bar:posy\[2\]\|d " "     0.841      0.000 FF    IC  vgaout\|\\bar:posy\[2\]\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.898      0.057 FF  CELL  vgaout:vgaout\|\\bar:posy\[2\] " "     0.898      0.057 FF  CELL  vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.759      0.759  R        clock network delay " "     0.759      0.759  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.442     -0.317           clock pessimism removed " "     0.442     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.442      0.000           clock uncertainty " "     0.442      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.586      0.144      uTh  vgaout:vgaout\|\\bar:posy\[2\] " "     0.586      0.144      uTh  vgaout:vgaout\|\\bar:posy\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.898 " "Data Arrival Time  :     0.898" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.586 " "Data Required Time :     0.586" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.312  " "Slack              :     0.312 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.001 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.001" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265128 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.001  " "Path #1: Recovery slack is 6.001 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|vblank " "From Node    : genlock:genlock\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|hcount\[1\] " "To Node      : genlock:genlock\|hcount\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.842      0.751  R        clock network delay " "     1.842      0.751  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.022      0.180     uTco  genlock:genlock\|vblank " "     2.022      0.180     uTco  genlock:genlock\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.022      0.000 FF  CELL  genlock\|vblank\|q " "     2.022      0.000 FF  CELL  genlock\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.308      0.286 FF    IC  genlock\|hraster~0\|datad " "     2.308      0.286 FF    IC  genlock\|hraster~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.424      0.116 FR  CELL  genlock\|hraster~0\|combout " "     2.424      0.116 FR  CELL  genlock\|hraster~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.913      1.489 RR    IC  genlock\|hcount\[1\]\|clrn " "     3.913      1.489 RR    IC  genlock\|hcount\[1\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.513      0.600 RF  CELL  genlock:genlock\|hcount\[1\] " "     4.513      0.600 RF  CELL  genlock:genlock\|hcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.216      0.395  R        clock network delay " "    10.216      0.395  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.519      0.303           clock pessimism removed " "    10.519      0.303           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.499     -0.020           clock uncertainty " "    10.499     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.514      0.015     uTsu  genlock:genlock\|hcount\[1\] " "    10.514      0.015     uTsu  genlock:genlock\|hcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.513 " "Data Arrival Time  :     4.513" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.514 " "Data Required Time :    10.514" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.001  " "Slack              :     6.001 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.835 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.835" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.835  " "Path #1: Removal slack is 0.835 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|vblank " "From Node    : genlock:genlock\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|vcount\[0\] " "To Node      : genlock:genlock\|vcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.470      0.379  R        clock network delay " "     1.470      0.379  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      0.180     uTco  genlock:genlock\|vblank " "     1.650      0.180     uTco  genlock:genlock\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.650      0.000 RR  CELL  genlock\|vblank\|q " "     1.650      0.000 RR  CELL  genlock\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.897      0.247 RR    IC  genlock\|vcount\[0\]\|clrn " "     1.897      0.247 RR    IC  genlock\|vcount\[0\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 822 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.504      0.607 RR  CELL  genlock:genlock\|vcount\[0\] " "     2.504      0.607 RR  CELL  genlock:genlock\|vcount\[0\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 822 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.842      0.751  R        clock network delay " "     1.842      0.751  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.525     -0.317           clock pessimism removed " "     1.525     -0.317           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.525      0.000           clock uncertainty " "     1.525      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.669      0.144      uTh  genlock:genlock\|vcount\[0\] " "     1.669      0.144      uTh  genlock:genlock\|vcount\[0\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 822 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.504 " "Data Arrival Time  :     2.504" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.669 " "Data Required Time :     1.669" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.835  " "Slack              :     0.835 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.106 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.106" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.106  " "Path #1: slack is 4.106 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.955      0.499 RR  CELL  CLOCK_50~input\|o " "     5.955      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.033      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     8.033      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.170     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.170     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.170      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "     3.170      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.838      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "     4.838      1.668 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.838      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "     4.838      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.732      0.894 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     5.732      0.894 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.519      0.787 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "     6.519      0.787 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.320      0.499 RR  CELL  CLOCK_50~input\|o " "    10.320      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.315      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.315      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.300     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.300     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.300      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "     7.300      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.918      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "     8.918      1.618 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.918      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "     8.918      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.768      0.850 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0 " "     9.768      0.850 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.481      0.713 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0 " "    10.481      0.713 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a0~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.855      0.374           clock pessimism removed " "    10.855      0.374           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.336 " "Actual Width     :     4.336" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.106 " "Slack            :     4.106" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.112" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.112  " "Path #1: slack is 4.112 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:horsync " "Node             : input_detect:input_detect\|\\horizontal:horsync" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.499      0.499 RR  CELL  CLOCK_50~input\|o " "     0.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.295      0.896 RR    IC  input_detect\|\\horizontal:horsync\|clk " "     0.295      0.896 RR    IC  input_detect\|\\horizontal:horsync\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.765      0.470 RR  CELL  input_detect:input_detect\|\\horizontal:horsync " "     0.765      0.470 RR  CELL  input_detect:input_detect\|\\horizontal:horsync" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.864      0.499 RR  CELL  CLOCK_50~input\|o " "     4.864      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.859      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     6.859      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.844     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     1.844     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.844      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     1.844      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.445      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.445      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.445      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.445      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.309      0.864 FF    IC  input_detect\|\\horizontal:horsync\|clk " "     4.309      0.864 FF    IC  input_detect\|\\horizontal:horsync\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.721      0.412 FF  CELL  input_detect:input_detect\|\\horizontal:horsync " "     4.721      0.412 FF  CELL  input_detect:input_detect\|\\horizontal:horsync" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.093      0.372           clock pessimism removed " "     5.093      0.372           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.328 " "Actual Width     :     4.328" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.112 " "Slack            :     4.112" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.817" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.817  " "Path #1: slack is 9.817 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.643      0.643 FF  CELL  CLOCK_50~input\|o " "    10.643      0.643 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.698      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.698      2.055 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.894     -4.804 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     7.894     -4.804 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.894      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     7.894      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.499      0.499 RR  CELL  CLOCK_50~input\|o " "    20.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.494      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    22.494      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.479     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.479     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.479      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    17.479      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.711      0.232           clock pessimism removed " "    17.711      0.232           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.817 " "Actual Width     :     9.817" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.817 " "Slack            :     9.817" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.589 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.589" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265144 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.589  " "Path #1: slack is 19.589 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : vgaout:vgaout\|\\bar:posx\[10\] " "Node             : vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.499      0.499 RR  CELL  CLOCK_50~input\|o " "     0.499      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     2.577      2.078 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -2.286     -4.863 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "    -2.286      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "    -0.601      1.685 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "    -0.601      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.294      0.895 RR    IC  vgaout\|\\bar:posx\[10\]\|clk " "     0.294      0.895 RR    IC  vgaout\|\\bar:posx\[10\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.764      0.470 RR  CELL  vgaout:vgaout\|\\bar:posx\[10\] " "     0.764      0.470 RR  CELL  vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841     19.841           launch edge time " "    19.841     19.841           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000           source latency " "    19.841      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000           CLOCK_50 " "    19.841      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000 RR    IC  CLOCK_50~input\|i " "    19.841      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.340      0.499 RR  CELL  CLOCK_50~input\|o " "    20.340      0.499 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    22.335      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    22.335      1.995 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.320     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    17.320     -5.015 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    17.320      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "    17.320      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.921      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "    18.921      1.601 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.921      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "    18.921      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.786      0.865 FF    IC  vgaout\|\\bar:posx\[10\]\|clk " "    19.786      0.865 FF    IC  vgaout\|\\bar:posx\[10\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.198      0.412 FF  CELL  vgaout:vgaout\|\\bar:posx\[10\] " "    20.198      0.412 FF  CELL  vgaout:vgaout\|\\bar:posx\[10\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.569      0.371           clock pessimism removed " "    20.569      0.371           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.805 " "Actual Width     :    19.805" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.589 " "Slack            :    19.589" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265159 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1445673265159 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265347 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 3.651 " "Worst-case setup slack is 3.651" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.651               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    3.651               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.522               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.522               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265362 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.043               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   30.043               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265362 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673265362 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.142 " "Worst-case hold slack is 0.142" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.142               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.142               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "    0.186               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265378 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.187               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    0.187               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265378 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673265378 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 6.956 " "Worst-case recovery slack is 6.956" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    6.956               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    6.956               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673265394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.507 " "Worst-case removal slack is 0.507" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265394 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.507               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.507               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265394 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673265394 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.113 " "Worst-case minimum pulse width slack is 4.113" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.113               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    4.113               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.148               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "    4.148               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.588               0.000 CLOCK_50  " "    9.588               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265409 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   19.593               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]  " "   19.593               0.000 pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265409 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1445673265409 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.651 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 3.651" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 3.651  " "Path #1: Setup slack is 3.651 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : FP7 " "From Node    : FP7" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|column\[10\] " "To Node      : genlock:genlock\|column\[10\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -0.540     -1.631  R        clock network delay " "    -0.540     -1.631  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.460      2.000  F  iExt  FP7 " "     1.460      2.000  F  iExt  FP7" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 240 -56 120 256 "FP7" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.460      0.000 FF    IC  FP7~input\|i " "     1.460      0.000 FF    IC  FP7~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 240 -56 120 256 "FP7" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.077      0.617 FF  CELL  FP7~input\|o " "     2.077      0.617 FF  CELL  FP7~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 240 -56 120 256 "FP7" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.995      1.918 FF    IC  genlock\|column\[11\]~29\|datad " "     3.995      1.918 FF    IC  genlock\|column\[11\]~29\|datad" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 788 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.058      0.063 FF  CELL  genlock\|column\[11\]~29\|combout " "     4.058      0.063 FF  CELL  genlock\|column\[11\]~29\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 788 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.002      0.944 FF    IC  genlock\|column\[11\]~30\|datab " "     5.002      0.944 FF    IC  genlock\|column\[11\]~30\|datab" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 788 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.176      0.174 FF  CELL  genlock\|column\[11\]~30\|combout " "     5.176      0.174 FF  CELL  genlock\|column\[11\]~30\|combout" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 788 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.162      0.986 FF    IC  genlock\|column\[10\]\|ena " "     6.162      0.986 FF    IC  genlock\|column\[10\]\|ena" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 788 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.485      0.323 FF  CELL  genlock:genlock\|column\[10\] " "     6.485      0.323 FF  CELL  genlock:genlock\|column\[10\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 788 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.987      0.166  R        clock network delay " "     9.987      0.166  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.149      0.162           clock pessimism removed " "    10.149      0.162           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.129     -0.020           clock uncertainty " "    10.129     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.136      0.007     uTsu  genlock:genlock\|column\[10\] " "    10.136      0.007     uTsu  genlock:genlock\|column\[10\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 788 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.485 " "Data Arrival Time  :     6.485" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.136 " "Data Required Time :    10.136" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     3.651  " "Slack              :     3.651 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.522 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.522" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.522  " "Path #1: Setup slack is 4.522 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : HSYNC " "From Node    : HSYNC" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|\\horizontal:hcount\[21\] " "To Node      : input_detect:input_detect\|\\horizontal:hcount\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    -1.631     -1.631  R        clock network delay " "    -1.631     -1.631  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.369      2.000  F  iExt  HSYNC " "     0.369      2.000  F  iExt  HSYNC" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { -80 -56 120 -64 "HSYNC" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.369      0.000 FF    IC  HSYNC~input\|i " "     0.369      0.000 FF    IC  HSYNC~input\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { -80 -56 120 -64 "HSYNC" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.986      0.617 FF  CELL  HSYNC~input\|o " "     0.986      0.617 FF  CELL  HSYNC~input\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { -80 -56 120 -64 "HSYNC" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.983      0.997 FF    IC  input_detect\|hpeak~0\|dataa " "     1.983      0.997 FF    IC  input_detect\|hpeak~0\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.176      0.193 FF  CELL  input_detect\|hpeak~0\|combout " "     2.176      0.193 FF  CELL  input_detect\|hpeak~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 26 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.502      0.326 FF    IC  input_detect\|horizontal~1\|datac " "     2.502      0.326 FF    IC  input_detect\|horizontal~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.635      0.133 FF  CELL  input_detect\|horizontal~1\|combout " "     2.635      0.133 FF  CELL  input_detect\|horizontal~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.063      0.428 FF    IC  input_detect\|video_active~0\|dataa " "     3.063      0.428 FF    IC  input_detect\|video_active~0\|dataa" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.276      0.213 FR  CELL  input_detect\|video_active~0\|combout " "     3.276      0.213 FR  CELL  input_detect\|video_active~0\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.609      0.333 RR    IC  input_detect\|\\horizontal:hcount\[0\]~3\|datab " "     3.609      0.333 RR    IC  input_detect\|\\horizontal:hcount\[0\]~3\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.818      0.209 RF  CELL  input_detect\|\\horizontal:hcount\[0\]~3\|combout " "     3.818      0.209 RF  CELL  input_detect\|\\horizontal:hcount\[0\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.210      0.392 FF    IC  input_detect\|\\horizontal:hcount\[21\]\|ena " "     4.210      0.392 FF    IC  input_detect\|\\horizontal:hcount\[21\]\|ena" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.533      0.323 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[21\] " "     4.533      0.323 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.730      8.730           latch edge time " "     8.730      8.730           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.906      0.176  R        clock network delay " "     8.906      0.176  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.068      0.162           clock pessimism removed " "     9.068      0.162           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.048     -0.020           clock uncertainty " "     9.048     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.055      0.007     uTsu  input_detect:input_detect\|\\horizontal:hcount\[21\] " "     9.055      0.007     uTsu  input_detect:input_detect\|\\horizontal:hcount\[21\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     4.533 " "Data Arrival Time  :     4.533" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     9.055 " "Data Required Time :     9.055" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.522  " "Slack              :     4.522 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265654 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 30.043 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 30.043" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 30.043  " "Path #1: Setup slack is 30.043 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:vgaout\|pixel\[2\] " "From Node    : vgaout:vgaout\|pixel\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : VGAB0 " "To Node      : VGAB0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.418      0.418  R        clock network delay " "     0.418      0.418  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.523      0.105     uTco  vgaout:vgaout\|pixel\[2\] " "     0.523      0.105     uTco  vgaout:vgaout\|pixel\[2\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 140 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.523      0.000 FF  CELL  vgaout\|pixel\[2\]\|q " "     0.523      0.000 FF  CELL  vgaout\|pixel\[2\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 140 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.681      0.158 FF    IC  vgaout\|vga_out\[2\]~4\|datac " "     0.681      0.158 FF    IC  vgaout\|vga_out\[2\]~4\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.814      0.133 FF  CELL  vgaout\|vga_out\[2\]~4\|combout " "     0.814      0.133 FF  CELL  vgaout\|vga_out\[2\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 20 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.069      1.255 FF    IC  VGAB0~output\|i " "     2.069      1.255 FF    IC  VGAB0~output\|i" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.988      3.919 FF  CELL  VGAB0~output\|o " "     5.988      3.919 FF  CELL  VGAB0~output\|o" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.988      0.000 FF  CELL  VGAB0 " "     5.988      0.000 FF  CELL  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    39.682     39.682           latch edge time " "    39.682     39.682           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    37.889     -1.793  R        clock network delay " "    37.889     -1.793  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.051      0.162           clock pessimism removed " "    38.051      0.162           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    38.031     -0.020           clock uncertainty " "    38.031     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    36.031     -2.000  F  oExt  VGAB0 " "    36.031     -2.000  F  oExt  VGAB0" {  } { { "coco3.bdf" "" { Schematic "C:/src/rgb2vga/vhdl/coco3.bdf" { { 608 -16 160 624 "VGAB0" "" } } } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.988 " "Data Arrival Time  :     5.988" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    36.031 " "Data Required Time :    36.031" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    30.043  " "Slack              :    30.043 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.142 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.142" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.142  " "Path #1: Hold slack is 0.142 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|col_number\[8\] " "From Node    : genlock:genlock\|col_number\[8\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "To Node      : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.167  R        clock network delay " "     1.258      0.167  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.363      0.105     uTco  genlock:genlock\|col_number\[8\] " "     1.363      0.105     uTco  genlock:genlock\|col_number\[8\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.363      0.000 RR  CELL  genlock\|col_number\[8\]\|q " "     1.363      0.000 RR  CELL  genlock\|col_number\[8\]\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 1117 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.690      0.327 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portaaddr\[8\] " "     1.690      0.327 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|portaaddr\[8\]" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.727      0.037 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     1.727      0.037 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.699      0.608  R        clock network delay " "     1.699      0.608  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.481     -0.218           clock pessimism removed " "     1.481     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.481      0.000           clock uncertainty " "     1.481      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.585      0.104      uTh  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     1.585      0.104      uTh  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } { { "db/altsyncram_inj1.tdf" "" { Text "C:/src/rgb2vga/vhdl/db/altsyncram_inj1.tdf" 270 2 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.727 " "Data Arrival Time  :     1.727" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.585 " "Data Required Time :     1.585" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.142  " "Slack              :     0.142 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.186" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.186  " "Path #1: Hold slack is 0.186 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : vgaout:vgaout\|vcount\[0\] " "From Node    : vgaout:vgaout\|vcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : vgaout:vgaout\|vcount\[0\] " "To Node      : vgaout:vgaout\|vcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.160      0.160  R        clock network delay " "     0.160      0.160  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.265      0.105     uTco  vgaout:vgaout\|vcount\[0\] " "     0.265      0.105     uTco  vgaout:vgaout\|vcount\[0\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.265      0.000 RR  CELL  vgaout\|vcount\[0\]\|q " "     0.265      0.000 RR  CELL  vgaout\|vcount\[0\]\|q" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.265      0.000 RR    IC  vgaout\|vcount\[0\]~4\|datac " "     0.265      0.000 RR    IC  vgaout\|vcount\[0\]~4\|datac" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.436      0.171 RR  CELL  vgaout\|vcount\[0\]~4\|combout " "     0.436      0.171 RR  CELL  vgaout\|vcount\[0\]~4\|combout" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.436      0.000 RR    IC  vgaout\|vcount\[0\]\|d " "     0.436      0.000 RR    IC  vgaout\|vcount\[0\]\|d" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.467      0.031 RR  CELL  vgaout:vgaout\|vcount\[0\] " "     0.467      0.031 RR  CELL  vgaout:vgaout\|vcount\[0\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.414      0.414  R        clock network delay " "     0.414      0.414  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.197     -0.217           clock pessimism removed " "     0.197     -0.217           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.197      0.000           clock uncertainty " "     0.197      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.281      0.084      uTh  vgaout:vgaout\|vcount\[0\] " "     0.281      0.084      uTh  vgaout:vgaout\|vcount\[0\]" {  } { { "vgaout.vhd" "" { Text "C:/src/rgb2vga/vhdl/vgaout.vhd" 69 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.467 " "Data Arrival Time  :     0.467" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.281 " "Data Required Time :     0.281" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.186  " "Slack              :     0.186 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265670 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.187" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.187  " "Path #1: Hold slack is 0.187 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : input_detect:input_detect\|video_active " "From Node    : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : input_detect:input_detect\|video_active " "To Node      : input_detect:input_detect\|video_active" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.177      0.177  R        clock network delay " "     0.177      0.177  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.282      0.105     uTco  input_detect:input_detect\|video_active " "     0.282      0.105     uTco  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.282      0.000 RR  CELL  input_detect\|video_active\|q " "     0.282      0.000 RR  CELL  input_detect\|video_active\|q" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.282      0.000 RR    IC  input_detect\|video_active~1\|datac " "     0.282      0.000 RR    IC  input_detect\|video_active~1\|datac" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.453      0.171 RR  CELL  input_detect\|video_active~1\|combout " "     0.453      0.171 RR  CELL  input_detect\|video_active~1\|combout" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.453      0.000 RR    IC  input_detect\|video_active\|d " "     0.453      0.000 RR    IC  input_detect\|video_active\|d" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.484      0.031 RR  CELL  input_detect:input_detect\|video_active " "     0.484      0.031 RR  CELL  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.431      0.431  R        clock network delay " "     0.431      0.431  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.213     -0.218           clock pessimism removed " "     0.213     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.213      0.000           clock uncertainty " "     0.213      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.297      0.084      uTh  input_detect:input_detect\|video_active " "     0.297      0.084      uTh  input_detect:input_detect\|video_active" {  } { { "input_detect.vhd" "" { Text "C:/src/rgb2vga/vhdl/input_detect.vhd" 9 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     0.484 " "Data Arrival Time  :     0.484" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     0.297 " "Data Required Time :     0.297" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.187  " "Slack              :     0.187 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.956 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.956" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 6.956  " "Path #1: Recovery slack is 6.956 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|vblank " "From Node    : genlock:genlock\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|hcount\[1\] " "To Node      : genlock:genlock\|hcount\[1\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.512      0.421  R        clock network delay " "     1.512      0.421  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.617      0.105     uTco  genlock:genlock\|vblank " "     1.617      0.105     uTco  genlock:genlock\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.617      0.000 RR  CELL  genlock\|vblank\|q " "     1.617      0.000 RR  CELL  genlock\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.753      0.136 RR    IC  genlock\|hraster~0\|datad " "     1.753      0.136 RR    IC  genlock\|hraster~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.819      0.066 RF  CELL  genlock\|hraster~0\|combout " "     1.819      0.066 RF  CELL  genlock\|hraster~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.847      1.028 FF    IC  genlock\|hcount\[1\]\|clrn " "     2.847      1.028 FF    IC  genlock\|hcount\[1\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.238      0.391 FR  CELL  genlock:genlock\|hcount\[1\] " "     3.238      0.391 FR  CELL  genlock:genlock\|hcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.821      9.821           latch edge time " "     9.821      9.821           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.999      0.178  R        clock network delay " "     9.999      0.178  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.207      0.208           clock pessimism removed " "    10.207      0.208           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.187     -0.020           clock uncertainty " "    10.187     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.194      0.007     uTsu  genlock:genlock\|hcount\[1\] " "    10.194      0.007     uTsu  genlock:genlock\|hcount\[1\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 779 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.238 " "Data Arrival Time  :     3.238" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    10.194 " "Data Required Time :    10.194" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     6.956  " "Slack              :     6.956 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.507 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.507" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\] " "-to_clock \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 0.507  " "Path #1: Removal slack is 0.507 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : genlock:genlock\|vblank " "From Node    : genlock:genlock\|vblank" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : genlock:genlock\|vcount\[0\] " "To Node      : genlock:genlock\|vcount\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Launch Clock : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Latch Clock  : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           launch edge time " "     1.091      1.091           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.258      0.167  R        clock network delay " "     1.258      0.167  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.363      0.105     uTco  genlock:genlock\|vblank " "     1.363      0.105     uTco  genlock:genlock\|vblank" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.363      0.000 RR  CELL  genlock\|vblank\|q " "     1.363      0.000 RR  CELL  genlock\|vblank\|q" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 35 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.511      0.148 RR    IC  genlock\|vcount\[0\]\|clrn " "     1.511      0.148 RR    IC  genlock\|vcount\[0\]\|clrn" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 822 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.885      0.374 RR  CELL  genlock:genlock\|vcount\[0\] " "     1.885      0.374 RR  CELL  genlock:genlock\|vcount\[0\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 822 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.091      1.091           latch edge time " "     1.091      1.091           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.512      0.421  R        clock network delay " "     1.512      0.421  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.294     -0.218           clock pessimism removed " "     1.294     -0.218           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.294      0.000           clock uncertainty " "     1.294      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.378      0.084      uTh  genlock:genlock\|vcount\[0\] " "     1.378      0.084      uTh  genlock:genlock\|vcount\[0\]" {  } { { "genlock.vhd" "" { Text "C:/src/rgb2vga/vhdl/genlock.vhd" 822 -1 0 } }  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     1.885 " "Data Arrival Time  :     1.885" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.378 " "Data Required Time :     1.378" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.507  " "Slack              :     0.507 " {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}  } {  } 0 332115 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.113 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.113" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.113  " "Path #1: slack is 4.113 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "Node             : ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      5.456           launch edge time " "     5.456      5.456           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           source latency " "     5.456      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000           CLOCK_50 " "     5.456      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.456      0.000 RR    IC  CLOCK_50~input\|i " "     5.456      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.694      0.238 RR  CELL  CLOCK_50~input\|o " "     5.694      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     7.105      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     7.105      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.825     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     3.825     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.825      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "     3.825      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.958      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "     4.958      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.958      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "     4.958      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.595      0.637 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     5.595      0.637 FF    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     6.083      0.488 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "     6.083      0.488 FF  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      9.821           launch edge time " "     9.821      9.821           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           source latency " "     9.821      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000           CLOCK_50 " "     9.821      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.821      0.000 RR    IC  CLOCK_50~input\|i " "     9.821      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.059      0.238 RR  CELL  CLOCK_50~input\|o " "    10.059      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    11.414      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    11.414      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.028     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     8.028     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.028      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "     8.028      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.120      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\] " "     9.120      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.120      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk " "     9.120      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[2\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     9.719      0.599 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0 " "     9.719      0.599 RR    IC  ram3\|altsyncram_component\|auto_generated\|ram_block1a7\|clk0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.167      0.448 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0 " "    10.167      0.448 RR  CELL  ram2:ram3\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|ram_block1a7~porta_address_reg0" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.426      0.259           clock pessimism removed " "    10.426      0.259           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.343 " "Actual Width     :     4.343" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.113 " "Slack            :     4.113" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.148 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 4.148" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265686 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 4.148  " "Path #1: slack is 4.148 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : input_detect:input_detect\|\\horizontal:hcount\[0\] " "Node             : input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : High Pulse Width " "Type             : High Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           source latency " "     0.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000           CLOCK_50 " "     0.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.000      0.000 RR    IC  CLOCK_50~input\|i " "     0.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.238      0.238 RR  CELL  CLOCK_50~input\|o " "     0.238      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     1.649      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     1.649      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.631     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    -1.631     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -1.631      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    -1.631      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.494      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "    -0.494      1.137 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    -0.494      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "    -0.494      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.136      0.630 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|clk " "     0.136      0.630 RR    IC  input_detect\|\\horizontal:hcount\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     0.431      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     0.431      0.295 RR  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      4.365           launch edge time " "     4.365      4.365           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           source latency " "     4.365      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000           CLOCK_50 " "     4.365      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.365      0.000 RR    IC  CLOCK_50~input\|i " "     4.365      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.603      0.238 RR  CELL  CLOCK_50~input\|o " "     4.603      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     5.958      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "     5.958      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.572     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     2.572     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     2.572      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     2.572      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.660      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\] " "     3.660      1.088 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     3.660      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk " "     3.660      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.274      0.614 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|clk " "     4.274      0.614 FF    IC  input_detect\|\\horizontal:hcount\[0\]\|clk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.541      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\] " "     4.541      0.267 FF  CELL  input_detect:input_detect\|\\horizontal:hcount\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     4.795      0.254           clock pessimism removed " "     4.795      0.254           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.216 " "Required Width   :     0.216" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     4.364 " "Actual Width     :     4.364" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     4.148 " "Slack            :     4.148" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.588 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 9.588" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{CLOCK_50\}\] " "Targets: \[get_clocks \{CLOCK_50\}\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 9.588  " "Path #1: slack is 9.588 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "Node             : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : CLOCK_50 " "Clock            : CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           source latency " "    10.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000           CLOCK_50 " "    10.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.000      0.000 FF    IC  CLOCK_50~input\|i " "    10.000      0.000 FF    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    10.617      0.617 FF  CELL  CLOCK_50~input\|o " "    10.617      0.617 FF  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    12.017      1.400 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    12.017      1.400 FF    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.780     -3.237 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "     8.780     -3.237 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "     8.780      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "     8.780      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000     20.000           launch edge time " "    20.000     20.000           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           source latency " "    20.000      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000           CLOCK_50 " "    20.000      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.000      0.000 RR    IC  CLOCK_50~input\|i " "    20.000      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.238      0.238 RR  CELL  CLOCK_50~input\|o " "    20.238      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.593      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    21.593      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.207     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    18.207     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.207      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "    18.207      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.368      0.161           clock pessimism removed " "    18.368      0.161           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.000 " "Required Width   :     0.000" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :     9.588 " "Actual Width     :     9.588" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :     9.588 " "Slack            :     9.588" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.593 " "Report Minimum Pulse Width: Found 1 results (0 violated).  Worst case slack is 19.593" { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\] " "Targets: \[get_clocks \{pll_inst\|altpll_component\|auto_generated\|pll1\|c...\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-nworst: 1 " "-nworst: 1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "-detail: full_path " "-detail: full_path" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""}
{ "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Path #1: slack is 19.593  " "Path #1: slack is 19.593 " { { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "Node             : ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "Clock            : pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Type             : Low Pulse Width " "Type             : Low Pulse Width" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Late Clock Arrival Path: " "Late Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841     19.841           launch edge time " "    19.841     19.841           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000           source latency " "    19.841      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000           CLOCK_50 " "    19.841      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.841      0.000 RR    IC  CLOCK_50~input\|i " "    19.841      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.079      0.238 RR  CELL  CLOCK_50~input\|o " "    20.079      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    21.490      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    21.490      1.411 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.210     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    18.210     -3.280 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    18.210      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "    18.210      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.343      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "    19.343      1.133 FF    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.343      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "    19.343      0.000 FF  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    19.968      0.625 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    19.968      0.625 FF    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    20.415      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    20.415      0.447 FF  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Early Clock Arrival Path: " "Early Clock Arrival Path:" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682     39.682           launch edge time " "    39.682     39.682           launch edge time" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682      0.000           source latency " "    39.682      0.000           source latency" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682      0.000           CLOCK_50 " "    39.682      0.000           CLOCK_50" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.682      0.000 RR    IC  CLOCK_50~input\|i " "    39.682      0.000 RR    IC  CLOCK_50~input\|i" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.920      0.238 RR  CELL  CLOCK_50~input\|o " "    39.920      0.238 RR  CELL  CLOCK_50~input\|o" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    41.275      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\] " "    41.275      1.355 RR    IC  pll_inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    37.889     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout " "    37.889     -3.386 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|observablevcoout" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    37.889      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "    37.889      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    38.981      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\] " "    38.981      1.092 RR    IC  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|inclk\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    38.981      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk " "    38.981      0.000 RR  CELL  pll_inst\|altpll_component\|auto_generated\|wire_pll1_clk\[1\]~clkctrl\|outclk" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.570      0.589 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1 " "    39.570      0.589 RR    IC  ram2\|altsyncram_component\|auto_generated\|ram_block1a0\|clk1" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    39.986      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\] " "    39.986      0.416 RR  CELL  ram2:ram2\|altsyncram:altsyncram_component\|altsyncram_inj1:auto_generated\|q_b\[0\]" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "    40.238      0.252           clock pessimism removed " "    40.238      0.252           clock pessimism removed" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Required Width   :     0.230 " "Required Width   :     0.230" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Actual Width     :    19.823 " "Actual Width     :    19.823" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "Slack            :    19.593 " "Slack            :    19.593" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""} { "Info" "ISTA_REPORT_MIN_PULSE_WIDTH_INFO" " " "" {  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""}  } {  } 0 332113 "%1!s!" 0 0 "Quartus II" 0 -1 1445673265701 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "setup " "Design is fully constrained for setup requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445673266076 ""}
{ "Info" "ISTA_UCP_CONSTRAINED" "hold " "Design is fully constrained for hold requirements" {  } {  } 0 332101 "Design is fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1445673266076 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "730 " "Peak virtual memory: 730 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1445673266342 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 24 00:54:26 2015 " "Processing ended: Sat Oct 24 00:54:26 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1445673266342 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1445673266342 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1445673266342 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1445673266342 ""}
