# do sim.do
# -9
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:21 on May 01,2021
# vlog -work work ../src/fifo.v 
# -- Compiling module fifo
# 
# Top level modules:
# 	fifo
# End time: 12:53:21 on May 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:21 on May 01,2021
# vlog -work work ../src/grayscale.v 
# -- Compiling module grayscale
# 
# Top level modules:
# 	grayscale
# End time: 12:53:22 on May 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:22 on May 01,2021
# vlog -work work ../src/op_sobel.v 
# -- Compiling module op_sobel
# 
# Top level modules:
# 	op_sobel
# End time: 12:53:22 on May 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:22 on May 01,2021
# vlog -work work ../src/op_gaussian.v 
# -- Compiling module op_gaussian
# 
# Top level modules:
# 	op_gaussian
# End time: 12:53:22 on May 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:22 on May 01,2021
# vlog -work work ../src/op_padder.v 
# -- Compiling module op_padder
# 
# Top level modules:
# 	op_padder
# End time: 12:53:22 on May 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:22 on May 01,2021
# vlog -work work ../src/dut_system.v 
# -- Compiling module dut_system
# 
# Top level modules:
# 	dut_system
# End time: 12:53:22 on May 01,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 12:53:22 on May 01,2021
# vlog -work work ../src/testbench.v 
# -- Compiling module dut_testbench
# 
# Top level modules:
# 	dut_testbench
# End time: 12:53:23 on May 01,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim "+notimingchecks" -L work work.dut_testbench -wlf testbench.wlf 
# Start time: 12:53:23 on May 01,2021
# Loading work.dut_testbench
# Loading work.dut_system
# Loading work.fifo
# Loading work.grayscale
# Loading work.op_padder
# Loading work.op_gaussian
# Loading work.op_sobel
# ** Warning: (vsim-3015) [PCDPC] - Port size (7) does not match connection size (1) for port 'x'. The port definition is at: ../src/op_gaussian.v(28).
#    Time: 0 ns  Iteration: 0  Instance: /dut_testbench/dut_system_inst/genblk1/gaussian_0/genblk1/op_gaussian_0 File: ../src/op_padder.v Line: 126
# ** Warning: (vsim-3015) [PCDPC] - Port size (6) does not match connection size (1) for port 'y'. The port definition is at: ../src/op_gaussian.v(29).
#    Time: 0 ns  Iteration: 0  Instance: /dut_testbench/dut_system_inst/genblk1/gaussian_0/genblk1/op_gaussian_0 File: ../src/op_padder.v Line: 126
# ** Warning: (vsim-WLF-5000) WLF file currently in use: testbench.wlf
#           File in use by: julia  Hostname: LEG-ION  ProcessID: 27984
#           Attempting to use alternate WLF file "./wlftsw3jgy".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: testbench.wlf
#           Using alternate file: ./wlftsw3jgy
# 
# @ 300: Beginning simulation...
# @ 300: Loading file                 tiny_64_32.bmp...
# @ 300: Writing file              tiny_gaussian.bmp...
# @ 228600: Simulation completed in 2283 cycles.
# 
# 
# Total simulation cycle count: 2286
# 
# Total warning count: 0
# Total error count: 0
# 
# ** Note: $stop    : ../src/testbench.v(170)
#    Time: 228600 ns  Iteration: 2  Instance: /dut_testbench
# Break in NamedBeginStat tb_process at ../src/testbench.v line 170
# Stopped at ../src/testbench.v line 170
# End time: 13:23:16 on May 01,2021, Elapsed time: 0:29:53
# Errors: 0, Warnings: 4
