Classic Timing Analyzer report for UP
Sat May 05 07:26:28 2018
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clock'
  7. Clock Hold: 'clock'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                 ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------+-------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                          ; To                                  ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------+-------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 28.617 ns                        ; UnidadeControle:UC|state.WAIT ; Alu[27]                             ; clock      ; --       ; 0            ;
; Clock Setup: 'clock'         ; N/A                                      ; None          ; 22.47 MHz ( period = 44.512 ns ) ; UnidadeControle:UC|state.WAIT ; Banco_reg:BancoRegs|Reg27[0]        ; clock      ; clock    ; 0            ;
; Clock Hold: 'clock'          ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; Registrador:A|Saida[3]        ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; 40           ;
; Total number of failed paths ;                                          ;               ;                                  ;                               ;                                     ;            ;          ; 40           ;
+------------------------------+------------------------------------------+---------------+----------------------------------+-------------------------------+-------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C70F672C6       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clock           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clock'                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                 ; To                           ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 22.47 MHz ( period = 44.512 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.972 ns               ;
; N/A                                     ; 22.47 MHz ( period = 44.504 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.968 ns               ;
; N/A                                     ; 22.50 MHz ( period = 44.444 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.938 ns               ;
; N/A                                     ; 22.50 MHz ( period = 44.436 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.934 ns               ;
; N/A                                     ; 22.52 MHz ( period = 44.402 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.918 ns               ;
; N/A                                     ; 22.53 MHz ( period = 44.394 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.914 ns               ;
; N/A                                     ; 22.53 MHz ( period = 44.380 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.906 ns               ;
; N/A                                     ; 22.54 MHz ( period = 44.372 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.902 ns               ;
; N/A                                     ; 22.54 MHz ( period = 44.364 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.899 ns               ;
; N/A                                     ; 22.54 MHz ( period = 44.356 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.895 ns               ;
; N/A                                     ; 22.57 MHz ( period = 44.314 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.873 ns               ;
; N/A                                     ; 22.57 MHz ( period = 44.306 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.869 ns               ;
; N/A                                     ; 22.64 MHz ( period = 44.172 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.802 ns               ;
; N/A                                     ; 22.64 MHz ( period = 44.164 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.798 ns               ;
; N/A                                     ; 22.69 MHz ( period = 44.072 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.754 ns               ;
; N/A                                     ; 22.69 MHz ( period = 44.064 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.750 ns               ;
; N/A                                     ; 22.69 MHz ( period = 44.064 ns )                    ; UnidadeControle:UC|state.SBMEM       ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.751 ns               ;
; N/A                                     ; 22.69 MHz ( period = 44.064 ns )                    ; UnidadeControle:UC|state.LHUWBS      ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.748 ns               ;
; N/A                                     ; 22.69 MHz ( period = 44.064 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.738 ns               ;
; N/A                                     ; 22.69 MHz ( period = 44.064 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.738 ns               ;
; N/A                                     ; 22.70 MHz ( period = 44.056 ns )                    ; UnidadeControle:UC|state.SBMEM       ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.747 ns               ;
; N/A                                     ; 22.70 MHz ( period = 44.056 ns )                    ; UnidadeControle:UC|state.LHUWBS      ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.744 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.036 ns )                    ; UnidadeControle:UC|state.LBUWBS      ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.734 ns               ;
; N/A                                     ; 22.71 MHz ( period = 44.028 ns )                    ; UnidadeControle:UC|state.LBUWBS      ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.730 ns               ;
; N/A                                     ; 22.72 MHz ( period = 44.012 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 21.725 ns               ;
; N/A                                     ; 22.73 MHz ( period = 44.004 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 21.721 ns               ;
; N/A                                     ; 22.73 MHz ( period = 43.996 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 21.740 ns               ;
; N/A                                     ; 22.73 MHz ( period = 43.996 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.704 ns               ;
; N/A                                     ; 22.73 MHz ( period = 43.996 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.704 ns               ;
; N/A                                     ; 22.73 MHz ( period = 43.988 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 21.736 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.978 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 21.721 ns               ;
; N/A                                     ; 22.74 MHz ( period = 43.974 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 21.719 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.954 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.684 ns               ;
; N/A                                     ; 22.75 MHz ( period = 43.954 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.684 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.944 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 21.691 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.936 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 21.687 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.932 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.672 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.932 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.672 ns               ;
; N/A                                     ; 22.76 MHz ( period = 43.928 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 21.706 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.922 ns )                    ; UnidadeControle:UC|state.LW          ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.678 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.920 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 21.702 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.916 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.665 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.916 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.665 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.914 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 21.682 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.914 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 21.682 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.914 ns )                    ; UnidadeControle:UC|state.LW          ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.674 ns               ;
; N/A                                     ; 22.77 MHz ( period = 43.910 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 21.687 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.906 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 21.685 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.902 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 21.671 ns               ;
; N/A                                     ; 22.78 MHz ( period = 43.894 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 21.667 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.886 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 21.686 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.880 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 21.659 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.878 ns )                    ; UnidadeControle:UC|state.SHWRITE     ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.653 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.878 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 21.682 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.874 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.662 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.872 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 21.655 ns               ;
; N/A                                     ; 22.79 MHz ( period = 43.870 ns )                    ; UnidadeControle:UC|state.SHWRITE     ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.649 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.868 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 21.667 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.866 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.639 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.866 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.639 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.864 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 21.674 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.864 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 21.665 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.864 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 21.652 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.856 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 21.670 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.856 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 21.648 ns               ;
; N/A                                     ; 22.80 MHz ( period = 43.852 ns )                    ; UnidadeControle:UC|state.SXORIWRITE  ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.642 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.848 ns )                    ; UnidadeControle:UC|state.BREAK       ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.638 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.848 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 21.667 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.846 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 21.648 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.846 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 21.648 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.846 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 21.655 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.844 ns )                    ; UnidadeControle:UC|state.SXORIWRITE  ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.638 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.842 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 21.653 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.840 ns )                    ; UnidadeControle:UC|state.BREAK       ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.634 ns               ;
; N/A                                     ; 22.81 MHz ( period = 43.840 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 21.663 ns               ;
; N/A                                     ; 22.82 MHz ( period = 43.830 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 21.648 ns               ;
; N/A                                     ; 22.82 MHz ( period = 43.826 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 21.646 ns               ;
; N/A                                     ; 22.82 MHz ( period = 43.820 ns )                    ; UnidadeControle:UC|state.WRITE       ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.626 ns               ;
; N/A                                     ; 22.82 MHz ( period = 43.814 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 21.626 ns               ;
; N/A                                     ; 22.82 MHz ( period = 43.812 ns )                    ; UnidadeControle:UC|state.WRITE       ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.622 ns               ;
; N/A                                     ; 22.83 MHz ( period = 43.806 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 21.622 ns               ;
; N/A                                     ; 22.83 MHz ( period = 43.806 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.628 ns               ;
; N/A                                     ; 22.83 MHz ( period = 43.804 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 21.628 ns               ;
; N/A                                     ; 22.83 MHz ( period = 43.804 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 21.628 ns               ;
; N/A                                     ; 22.83 MHz ( period = 43.798 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 21.641 ns               ;
; N/A                                     ; 22.84 MHz ( period = 43.790 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 21.637 ns               ;
; N/A                                     ; 22.84 MHz ( period = 43.782 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 21.616 ns               ;
; N/A                                     ; 22.84 MHz ( period = 43.782 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 21.616 ns               ;
; N/A                                     ; 22.84 MHz ( period = 43.780 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 21.622 ns               ;
; N/A                                     ; 22.84 MHz ( period = 43.776 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 21.620 ns               ;
; N/A                                     ; 22.85 MHz ( period = 43.766 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 21.609 ns               ;
; N/A                                     ; 22.85 MHz ( period = 43.766 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 21.609 ns               ;
; N/A                                     ; 22.85 MHz ( period = 43.766 ns )                    ; UnidadeControle:UC|state.LORS        ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.601 ns               ;
; N/A                                     ; 22.85 MHz ( period = 43.764 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.608 ns               ;
; N/A                                     ; 22.85 MHz ( period = 43.758 ns )                    ; UnidadeControle:UC|state.LORS        ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.597 ns               ;
; N/A                                     ; 22.86 MHz ( period = 43.742 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.596 ns               ;
; N/A                                     ; 22.86 MHz ( period = 43.736 ns )                    ; UnidadeControle:UC|state.SB          ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.585 ns               ;
; N/A                                     ; 22.87 MHz ( period = 43.728 ns )                    ; UnidadeControle:UC|state.SB          ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.581 ns               ;
; N/A                                     ; 22.87 MHz ( period = 43.726 ns )                    ; UnidadeControle:UC|state.LUI         ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.589 ns               ;
; N/A                                     ; 22.87 MHz ( period = 43.724 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.568 ns               ;
; N/A                                     ; 22.87 MHz ( period = 43.724 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.568 ns               ;
; N/A                                     ; 22.87 MHz ( period = 43.722 ns )                    ; UnidadeControle:UC|state.JUMP        ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.575 ns               ;
; N/A                                     ; 22.87 MHz ( period = 43.718 ns )                    ; UnidadeControle:UC|state.ADDIU       ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.575 ns               ;
; N/A                                     ; 22.87 MHz ( period = 43.716 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 21.583 ns               ;
; N/A                                     ; 22.87 MHz ( period = 43.716 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 21.583 ns               ;
; N/A                                     ; 22.88 MHz ( period = 43.714 ns )                    ; UnidadeControle:UC|state.JUMP        ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.571 ns               ;
; N/A                                     ; 22.88 MHz ( period = 43.710 ns )                    ; UnidadeControle:UC|state.ADDIU       ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.571 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.676 ns )                    ; UnidadeControle:UC|state.ADDIWRITE   ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.563 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.672 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 21.555 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.664 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 21.551 ns               ;
; N/A                                     ; 22.90 MHz ( period = 43.660 ns )                    ; UnidadeControle:UC|state.JR          ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.548 ns               ;
; N/A                                     ; 22.91 MHz ( period = 43.656 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 21.570 ns               ;
; N/A                                     ; 22.91 MHz ( period = 43.652 ns )                    ; UnidadeControle:UC|state.JR          ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.544 ns               ;
; N/A                                     ; 22.91 MHz ( period = 43.648 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 21.566 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.638 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 21.551 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.634 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 21.549 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.520 ns               ;
; N/A                                     ; 22.92 MHz ( period = 43.624 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.520 ns               ;
; N/A                                     ; 22.93 MHz ( period = 43.616 ns )                    ; UnidadeControle:UC|state.SBMEM       ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.517 ns               ;
; N/A                                     ; 22.93 MHz ( period = 43.616 ns )                    ; UnidadeControle:UC|state.LHUWBS      ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.514 ns               ;
; N/A                                     ; 22.93 MHz ( period = 43.616 ns )                    ; UnidadeControle:UC|state.SBMEM       ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.517 ns               ;
; N/A                                     ; 22.93 MHz ( period = 43.616 ns )                    ; UnidadeControle:UC|state.LHUWBS      ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.514 ns               ;
; N/A                                     ; 22.93 MHz ( period = 43.610 ns )                    ; UnidadeControle:UC|state.OVERFLOW    ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.519 ns               ;
; N/A                                     ; 22.93 MHz ( period = 43.602 ns )                    ; UnidadeControle:UC|state.OVERFLOW    ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.515 ns               ;
; N/A                                     ; 22.94 MHz ( period = 43.588 ns )                    ; UnidadeControle:UC|state.LBUWBS      ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.500 ns               ;
; N/A                                     ; 22.94 MHz ( period = 43.588 ns )                    ; UnidadeControle:UC|state.LBUWBS      ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.500 ns               ;
; N/A                                     ; 22.94 MHz ( period = 43.584 ns )                    ; UnidadeControle:UC|state.ADDComp     ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.508 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.580 ns )                    ; UnidadeControle:UC|state.SBWRITE     ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.503 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.576 ns )                    ; UnidadeControle:UC|state.ADDComp     ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.504 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.574 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 21.512 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.574 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 21.512 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.574 ns )                    ; UnidadeControle:UC|state.LHUMEM      ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.503 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.574 ns )                    ; UnidadeControle:UC|state.SLTI        ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.503 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.572 ns )                    ; UnidadeControle:UC|state.SBWRITE     ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.499 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.572 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 21.507 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.566 ns )                    ; UnidadeControle:UC|state.LHUMEM      ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.499 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.566 ns )                    ; UnidadeControle:UC|state.SLTI        ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.499 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.564 ns )                    ; UnidadeControle:UC|state.SBMEM       ; Banco_reg:BancoRegs|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 21.504 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.564 ns )                    ; UnidadeControle:UC|state.LHUWBS      ; Banco_reg:BancoRegs|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 21.501 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.564 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 21.503 ns               ;
; N/A                                     ; 22.95 MHz ( period = 43.564 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.520 ns               ;
; N/A                                     ; 22.96 MHz ( period = 43.556 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 21.522 ns               ;
; N/A                                     ; 22.96 MHz ( period = 43.556 ns )                    ; UnidadeControle:UC|state.SBMEM       ; Banco_reg:BancoRegs|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 21.500 ns               ;
; N/A                                     ; 22.96 MHz ( period = 43.556 ns )                    ; UnidadeControle:UC|state.LHUWBS      ; Banco_reg:BancoRegs|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 21.497 ns               ;
; N/A                                     ; 22.96 MHz ( period = 43.556 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.516 ns               ;
; N/A                                     ; 22.96 MHz ( period = 43.548 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 21.518 ns               ;
; N/A                                     ; 22.96 MHz ( period = 43.548 ns )                    ; UnidadeControle:UC|state.SBMEM       ; Banco_reg:BancoRegs|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 21.519 ns               ;
; N/A                                     ; 22.96 MHz ( period = 43.548 ns )                    ; UnidadeControle:UC|state.LHUWBS      ; Banco_reg:BancoRegs|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 21.516 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.540 ns )                    ; UnidadeControle:UC|state.SBMEM       ; Banco_reg:BancoRegs|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 21.515 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.540 ns )                    ; UnidadeControle:UC|state.LHUWBS      ; Banco_reg:BancoRegs|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 21.512 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.538 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 21.503 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.536 ns )                    ; UnidadeControle:UC|state.LBUWBS      ; Banco_reg:BancoRegs|Reg14[0] ; clock      ; clock    ; None                        ; None                      ; 21.487 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.534 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 21.501 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.534 ns )                    ; UnidadeControle:UC|state.DECODE      ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.492 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.530 ns )                    ; UnidadeControle:UC|state.SBMEM       ; Banco_reg:BancoRegs|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 21.500 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.530 ns )                    ; UnidadeControle:UC|state.LHUWBS      ; Banco_reg:BancoRegs|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 21.497 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.528 ns )                    ; UnidadeControle:UC|state.LBUWBS      ; Banco_reg:BancoRegs|Reg6[0]  ; clock      ; clock    ; None                        ; None                      ; 21.483 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.526 ns )                    ; UnidadeControle:UC|state.SBMEM       ; Banco_reg:BancoRegs|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 21.498 ns               ;
; N/A                                     ; 22.97 MHz ( period = 43.526 ns )                    ; UnidadeControle:UC|state.LHUWBS      ; Banco_reg:BancoRegs|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 21.495 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.520 ns )                    ; UnidadeControle:UC|state.LBUWBS      ; Banco_reg:BancoRegs|Reg20[0] ; clock      ; clock    ; None                        ; None                      ; 21.502 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.512 ns )                    ; UnidadeControle:UC|state.NOP         ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.470 ns               ;
; N/A                                     ; 22.98 MHz ( period = 43.512 ns )                    ; UnidadeControle:UC|state.LBUWBS      ; Banco_reg:BancoRegs|Reg28[0] ; clock      ; clock    ; None                        ; None                      ; 21.498 ns               ;
; N/A                                     ; 22.99 MHz ( period = 43.506 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 21.469 ns               ;
; N/A                                     ; 22.99 MHz ( period = 43.504 ns )                    ; UnidadeControle:UC|state.NOP         ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.466 ns               ;
; N/A                                     ; 22.99 MHz ( period = 43.502 ns )                    ; UnidadeControle:UC|state.LBUWBS      ; Banco_reg:BancoRegs|Reg24[0] ; clock      ; clock    ; None                        ; None                      ; 21.483 ns               ;
; N/A                                     ; 22.99 MHz ( period = 43.500 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 21.466 ns               ;
; N/A                                     ; 22.99 MHz ( period = 43.498 ns )                    ; UnidadeControle:UC|state.LBUWBS      ; Banco_reg:BancoRegs|Reg8[0]  ; clock      ; clock    ; None                        ; None                      ; 21.481 ns               ;
; N/A                                     ; 22.99 MHz ( period = 43.496 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.486 ns               ;
; N/A                                     ; 22.99 MHz ( period = 43.494 ns )                    ; UnidadeControle:UC|state.SXORI       ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.461 ns               ;
; N/A                                     ; 22.99 MHz ( period = 43.488 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.482 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.486 ns )                    ; UnidadeControle:UC|state.SXORI       ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.457 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.474 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 21.464 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.474 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 21.464 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.474 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg19[0] ; clock      ; clock    ; None                        ; None                      ; 21.470 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.474 ns )                    ; UnidadeControle:UC|state.LW          ; Banco_reg:BancoRegs|Reg1[0]  ; clock      ; clock    ; None                        ; None                      ; 21.444 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.474 ns )                    ; UnidadeControle:UC|state.LW          ; Banco_reg:BancoRegs|Reg3[0]  ; clock      ; clock    ; None                        ; None                      ; 21.444 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.472 ns )                    ; UnidadeControle:UC|state.WAIT        ; Registrador:RegPC|Saida[7]   ; clock      ; clock    ; None                        ; None                      ; 21.487 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.472 ns )                    ; UnidadeControle:UC|state.WAIT        ; Registrador:RegPC|Saida[15]  ; clock      ; clock    ; None                        ; None                      ; 21.487 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.472 ns )                    ; UnidadeControle:UC|state.WAIT        ; Registrador:RegPC|Saida[13]  ; clock      ; clock    ; None                        ; None                      ; 21.487 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.472 ns )                    ; UnidadeControle:UC|state.WAIT        ; Registrador:RegPC|Saida[11]  ; clock      ; clock    ; None                        ; None                      ; 21.487 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.472 ns )                    ; UnidadeControle:UC|state.WAIT        ; Registrador:RegPC|Saida[12]  ; clock      ; clock    ; None                        ; None                      ; 21.487 ns               ;
; N/A                                     ; 23.00 MHz ( period = 43.472 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg23[0] ; clock      ; clock    ; None                        ; None                      ; 21.469 ns               ;
; N/A                                     ; 23.01 MHz ( period = 43.466 ns )                    ; UnidadeControle:UC|state.SBMEM       ; Banco_reg:BancoRegs|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 21.461 ns               ;
; N/A                                     ; 23.01 MHz ( period = 43.466 ns )                    ; UnidadeControle:UC|state.LHUWBS      ; Banco_reg:BancoRegs|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 21.458 ns               ;
; N/A                                     ; 23.01 MHz ( period = 43.466 ns )                    ; UnidadeControle:UC|state.SBMEM       ; Banco_reg:BancoRegs|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 21.461 ns               ;
; N/A                                     ; 23.01 MHz ( period = 43.466 ns )                    ; UnidadeControle:UC|state.LHUWBS      ; Banco_reg:BancoRegs|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 21.458 ns               ;
; N/A                                     ; 23.01 MHz ( period = 43.454 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.466 ns               ;
; N/A                                     ; 23.01 MHz ( period = 43.450 ns )                    ; UnidadeControle:UC|state.LBUMEM      ; Banco_reg:BancoRegs|Reg27[0] ; clock      ; clock    ; None                        ; None                      ; 21.443 ns               ;
; N/A                                     ; 23.02 MHz ( period = 43.446 ns )                    ; UnidadeControle:UC|state.OPCODEERROR ; Banco_reg:BancoRegs|Reg17[0] ; clock      ; clock    ; None                        ; None                      ; 21.462 ns               ;
; N/A                                     ; 23.02 MHz ( period = 43.442 ns )                    ; UnidadeControle:UC|state.LBUMEM      ; Banco_reg:BancoRegs|Reg31[0] ; clock      ; clock    ; None                        ; None                      ; 21.439 ns               ;
; N/A                                     ; 23.02 MHz ( period = 43.438 ns )                    ; UnidadeControle:UC|state.LBUWBS      ; Banco_reg:BancoRegs|Reg26[0] ; clock      ; clock    ; None                        ; None                      ; 21.444 ns               ;
; N/A                                     ; 23.02 MHz ( period = 43.438 ns )                    ; UnidadeControle:UC|state.LBUWBS      ; Banco_reg:BancoRegs|Reg10[0] ; clock      ; clock    ; None                        ; None                      ; 21.444 ns               ;
; N/A                                     ; 23.02 MHz ( period = 43.438 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg5[0]  ; clock      ; clock    ; None                        ; None                      ; 21.435 ns               ;
; N/A                                     ; 23.02 MHz ( period = 43.438 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg25[0] ; clock      ; clock    ; None                        ; None                      ; 21.451 ns               ;
; N/A                                     ; 23.02 MHz ( period = 43.438 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg29[0] ; clock      ; clock    ; None                        ; None                      ; 21.451 ns               ;
; N/A                                     ; 23.02 MHz ( period = 43.434 ns )                    ; UnidadeControle:UC|state.ANDIWRITE   ; Banco_reg:BancoRegs|Reg4[0]  ; clock      ; clock    ; None                        ; None                      ; 21.444 ns               ;
; N/A                                     ; 23.02 MHz ( period = 43.432 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg30[0] ; clock      ; clock    ; None                        ; None                      ; 21.455 ns               ;
; N/A                                     ; 23.02 MHz ( period = 43.432 ns )                    ; UnidadeControle:UC|state.WAIT        ; Banco_reg:BancoRegs|Reg22[0] ; clock      ; clock    ; None                        ; None                      ; 21.455 ns               ;
; N/A                                     ; 23.02 MHz ( period = 43.432 ns )                    ; UnidadeControle:UC|state.BUSCA       ; Banco_reg:BancoRegs|Reg7[0]  ; clock      ; clock    ; None                        ; None                      ; 21.432 ns               ;
; N/A                                     ; 23.02 MHz ( period = 43.432 ns )                    ; UnidadeControle:UC|state.ADDIUWRITE  ; Banco_reg:BancoRegs|Reg21[0] ; clock      ; clock    ; None                        ; None                      ; 21.454 ns               ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                      ;                              ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+--------------------------------------+------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clock'                                                                                                                                                                                                                ;
+------------------------------------------+--------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                 ; To                                  ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+--------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[3]               ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 0.982 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[0]               ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 1.845 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[1]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 1.875 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[10] ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 2.130 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[6]  ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 2.376 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[9]  ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 2.580 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[7]  ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 2.899 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[4]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 2.946 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 2.897 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[2]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 2.938 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 2.979 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 3.072 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 3.007 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 3.188 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 3.219 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[5]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 3.223 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 3.215 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[8]  ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 3.400 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 4.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 4.148 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]               ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 4.182 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 4.192 ns                 ;
; Not operational: Clock Skew > Data Delay ; Instr_Reg:RegInstrucao|Instr15_0[2]  ; MuxShiftAmount:MuxShamt|Selector1~1 ; clock      ; clock    ; None                       ; None                       ; 4.083 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 4.263 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 4.323 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 4.357 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector3~1 ; clock      ; clock    ; None                       ; None                       ; 4.367 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 4.379 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 4.410 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[6]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 4.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 4.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 4.470 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[7]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 4.474 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]               ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 4.473 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector4~2 ; clock      ; clock    ; None                       ; None                       ; 4.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 4.504 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[8]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 4.508 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector2~1 ; clock      ; clock    ; None                       ; None                       ; 4.514 ns                 ;
; Not operational: Clock Skew > Data Delay ; Registrador:A|Saida[9]               ; MuxShiftAmount:MuxShamt|Selector0~1 ; clock      ; clock    ; None                       ; None                       ; 4.518 ns                 ;
+------------------------------------------+--------------------------------------+-------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                              ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-----------------+------------+
; Slack                                   ; Required tco                                        ; Actual tco ; From                                 ; To              ; From Clock ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-----------------+------------+
; N/A                                     ; None                                                ; 28.617 ns  ; UnidadeControle:UC|state.WAIT        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.583 ns  ; UnidadeControle:UC|state.BUSCA       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.562 ns  ; UnidadeControle:UC|state.OPCODEERROR ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.551 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.543 ns  ; UnidadeControle:UC|state.LUI         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.528 ns  ; UnidadeControle:UC|state.WAIT        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.518 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.494 ns  ; UnidadeControle:UC|state.BUSCA       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.473 ns  ; UnidadeControle:UC|state.OPCODEERROR ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.462 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.454 ns  ; UnidadeControle:UC|state.LUI         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.447 ns  ; UnidadeControle:UC|state.DECODE      ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.429 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.397 ns  ; UnidadeControle:UC|state.ANDIWRITE   ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.393 ns  ; UnidadeControle:UC|state.SBMEM       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.393 ns  ; UnidadeControle:UC|state.LHUWBS      ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.379 ns  ; UnidadeControle:UC|state.LBUWBS      ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.358 ns  ; UnidadeControle:UC|state.DECODE      ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.322 ns  ; UnidadeControle:UC|state.LW          ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.308 ns  ; UnidadeControle:UC|state.ANDIWRITE   ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.304 ns  ; UnidadeControle:UC|state.SBMEM       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.304 ns  ; UnidadeControle:UC|state.LHUWBS      ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.300 ns  ; UnidadeControle:UC|state.SHWRITE     ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.290 ns  ; UnidadeControle:UC|state.LBUWBS      ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.287 ns  ; UnidadeControle:UC|state.SXORIWRITE  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.285 ns  ; UnidadeControle:UC|state.BREAK       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.271 ns  ; UnidadeControle:UC|state.WRITE       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.244 ns  ; UnidadeControle:UC|state.LORS        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.233 ns  ; UnidadeControle:UC|state.LW          ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.229 ns  ; UnidadeControle:UC|state.SB          ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.222 ns  ; UnidadeControle:UC|state.JUMP        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.220 ns  ; UnidadeControle:UC|state.ADDIU       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.211 ns  ; UnidadeControle:UC|state.SHWRITE     ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.198 ns  ; UnidadeControle:UC|state.SXORIWRITE  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.196 ns  ; UnidadeControle:UC|state.BREAK       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.191 ns  ; UnidadeControle:UC|state.JR          ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.182 ns  ; UnidadeControle:UC|state.WRITE       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.166 ns  ; UnidadeControle:UC|state.OVERFLOW    ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.155 ns  ; UnidadeControle:UC|state.LORS        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.153 ns  ; UnidadeControle:UC|state.ADDComp     ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.152 ns  ; UnidadeControle:UC|state.WAIT        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.151 ns  ; UnidadeControle:UC|state.SBWRITE     ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.148 ns  ; UnidadeControle:UC|state.LHUMEM      ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.148 ns  ; UnidadeControle:UC|state.SLTI        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.140 ns  ; UnidadeControle:UC|state.SB          ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.133 ns  ; UnidadeControle:UC|state.JUMP        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.131 ns  ; UnidadeControle:UC|state.ADDIU       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.118 ns  ; UnidadeControle:UC|state.BUSCA       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.117 ns  ; UnidadeControle:UC|state.NOP         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.108 ns  ; UnidadeControle:UC|state.SXORI       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.102 ns  ; UnidadeControle:UC|state.JR          ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.097 ns  ; UnidadeControle:UC|state.OPCODEERROR ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.086 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.086 ns  ; UnidadeControle:UC|state.LBUMEM      ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.078 ns  ; UnidadeControle:UC|state.LUI         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.077 ns  ; UnidadeControle:UC|state.OVERFLOW    ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.068 ns  ; UnidadeControle:UC|state.AND         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.064 ns  ; UnidadeControle:UC|state.ADDComp     ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.062 ns  ; UnidadeControle:UC|state.SBWRITE     ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.061 ns  ; UnidadeControle:UC|state.RTE         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.060 ns  ; UnidadeControle:UC|state.LHU         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.059 ns  ; UnidadeControle:UC|state.LHUMEM      ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.059 ns  ; UnidadeControle:UC|state.SLTI        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.059 ns  ; UnidadeControle:UC|state.SH          ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 28.053 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 28.028 ns  ; UnidadeControle:UC|state.NOP         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.019 ns  ; UnidadeControle:UC|state.SXORI       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 28.002 ns  ; UnidadeControle:UC|state.ADD         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.997 ns  ; UnidadeControle:UC|state.LBUMEM      ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.994 ns  ; UnidadeControle:UC|state.BNE         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.982 ns  ; UnidadeControle:UC|state.DECODE      ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.979 ns  ; UnidadeControle:UC|state.AND         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.972 ns  ; UnidadeControle:UC|state.RTE         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.971 ns  ; UnidadeControle:UC|state.LHU         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.970 ns  ; UnidadeControle:UC|state.SH          ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.935 ns  ; UnidadeControle:UC|state.ADDI        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.932 ns  ; UnidadeControle:UC|state.ANDIWRITE   ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.928 ns  ; UnidadeControle:UC|state.SBMEM       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.928 ns  ; UnidadeControle:UC|state.LHUWBS      ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.919 ns  ; UnidadeControle:UC|state.ANDI        ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.914 ns  ; UnidadeControle:UC|state.LBUWBS      ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.913 ns  ; UnidadeControle:UC|state.ADD         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.906 ns  ; UnidadeControle:UC|state.RESET       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.905 ns  ; UnidadeControle:UC|state.BNE         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.894 ns  ; UnidadeControle:UC|state.LBU         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.857 ns  ; UnidadeControle:UC|state.LW          ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.846 ns  ; UnidadeControle:UC|state.ADDI        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.835 ns  ; UnidadeControle:UC|state.SHWRITE     ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.830 ns  ; UnidadeControle:UC|state.ANDI        ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.822 ns  ; UnidadeControle:UC|state.SXORIWRITE  ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.820 ns  ; UnidadeControle:UC|state.BREAK       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.817 ns  ; UnidadeControle:UC|state.RESET       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.806 ns  ; UnidadeControle:UC|state.WRITE       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.805 ns  ; UnidadeControle:UC|state.LBU         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.784 ns  ; UnidadeControle:UC|state.BEQ         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.779 ns  ; UnidadeControle:UC|state.LORS        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.764 ns  ; UnidadeControle:UC|state.SB          ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.757 ns  ; UnidadeControle:UC|state.JUMP        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.755 ns  ; UnidadeControle:UC|state.ADDIU       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.745 ns  ; UnidadeControle:UC|state.SHMEM       ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.726 ns  ; UnidadeControle:UC|state.JR          ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.701 ns  ; UnidadeControle:UC|state.OVERFLOW    ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.695 ns  ; UnidadeControle:UC|state.BEQ         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.688 ns  ; UnidadeControle:UC|state.ADDComp     ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.686 ns  ; UnidadeControle:UC|state.SBWRITE     ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.683 ns  ; UnidadeControle:UC|state.LHUMEM      ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.683 ns  ; UnidadeControle:UC|state.SLTI        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.656 ns  ; UnidadeControle:UC|state.SHMEM       ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.652 ns  ; UnidadeControle:UC|state.NOP         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.643 ns  ; UnidadeControle:UC|state.SXORI       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.621 ns  ; UnidadeControle:UC|state.LBUMEM      ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.612 ns  ; UnidadeControle:UC|state.XOR         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.603 ns  ; UnidadeControle:UC|state.AND         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.596 ns  ; UnidadeControle:UC|state.RTE         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.595 ns  ; UnidadeControle:UC|state.LHU         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.594 ns  ; UnidadeControle:UC|state.SH          ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.537 ns  ; UnidadeControle:UC|state.ADD         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.529 ns  ; UnidadeControle:UC|state.BNE         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.525 ns  ; UnidadeControle:UC|state.WBS         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.523 ns  ; UnidadeControle:UC|state.XOR         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.508 ns  ; UnidadeControle:UC|state.SLT         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.470 ns  ; UnidadeControle:UC|state.ADDI        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.468 ns  ; Registrador:B|Saida[1]               ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.454 ns  ; UnidadeControle:UC|state.ANDI        ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.441 ns  ; UnidadeControle:UC|state.RESET       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.436 ns  ; UnidadeControle:UC|state.WBS         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.429 ns  ; UnidadeControle:UC|state.LBU         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.419 ns  ; UnidadeControle:UC|state.SLT         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.381 ns  ; UnidadeControle:UC|state.SUB         ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.380 ns  ; UnidadeControle:UC|state.SW          ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.379 ns  ; Registrador:B|Saida[1]               ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.363 ns  ; UnidadeControle:UC|state.WAIT        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.329 ns  ; UnidadeControle:UC|state.BUSCA       ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.319 ns  ; UnidadeControle:UC|state.BEQ         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.308 ns  ; UnidadeControle:UC|state.OPCODEERROR ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.297 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.294 ns  ; Registrador:RegPC|Saida[1]           ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.292 ns  ; UnidadeControle:UC|state.SUB         ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.291 ns  ; UnidadeControle:UC|state.SW          ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.289 ns  ; UnidadeControle:UC|state.LUI         ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.280 ns  ; UnidadeControle:UC|state.SHMEM       ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.266 ns  ; UnidadeControle:UC|state.WAITLW      ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.264 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.205 ns  ; Registrador:RegPC|Saida[1]           ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.193 ns  ; UnidadeControle:UC|state.DECODE      ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.177 ns  ; UnidadeControle:UC|state.WAITLW      ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 27.147 ns  ; UnidadeControle:UC|state.XOR         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.143 ns  ; UnidadeControle:UC|state.ANDIWRITE   ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.139 ns  ; UnidadeControle:UC|state.SBMEM       ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.139 ns  ; UnidadeControle:UC|state.LHUWBS      ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.125 ns  ; UnidadeControle:UC|state.LBUWBS      ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.068 ns  ; UnidadeControle:UC|state.LW          ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.060 ns  ; UnidadeControle:UC|state.WBS         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.046 ns  ; UnidadeControle:UC|state.SHWRITE     ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.043 ns  ; UnidadeControle:UC|state.SLT         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 27.033 ns  ; UnidadeControle:UC|state.SXORIWRITE  ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.031 ns  ; UnidadeControle:UC|state.BREAK       ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.017 ns  ; UnidadeControle:UC|state.WRITE       ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 27.011 ns  ; Instr_Reg:RegInstrucao|Instr15_0[0]  ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 27.010 ns  ; UnidadeControle:UC|state.WAIT        ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 27.003 ns  ; Registrador:B|Saida[1]               ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 26.990 ns  ; UnidadeControle:UC|state.LORS        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.976 ns  ; UnidadeControle:UC|state.BUSCA       ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.975 ns  ; UnidadeControle:UC|state.SB          ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.968 ns  ; UnidadeControle:UC|state.JUMP        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.966 ns  ; UnidadeControle:UC|state.ADDIU       ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.966 ns  ; Registrador:B|Saida[0]               ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.956 ns  ; UnidadeControle:UC|state.WAIT        ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 26.955 ns  ; UnidadeControle:UC|state.OPCODEERROR ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.944 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.937 ns  ; UnidadeControle:UC|state.JR          ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.936 ns  ; UnidadeControle:UC|state.LUI         ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.922 ns  ; Instr_Reg:RegInstrucao|Instr15_0[0]  ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 26.922 ns  ; UnidadeControle:UC|state.BUSCA       ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 26.916 ns  ; UnidadeControle:UC|state.SUB         ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 26.915 ns  ; UnidadeControle:UC|state.SW          ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 26.912 ns  ; UnidadeControle:UC|state.OVERFLOW    ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.911 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.901 ns  ; UnidadeControle:UC|state.OPCODEERROR ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 26.899 ns  ; UnidadeControle:UC|state.ADDComp     ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.897 ns  ; UnidadeControle:UC|state.SBWRITE     ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.894 ns  ; UnidadeControle:UC|state.LHUMEM      ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.894 ns  ; UnidadeControle:UC|state.SLTI        ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.890 ns  ; UnidadeControle:UC|state.ADDIUWRITE  ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 26.882 ns  ; UnidadeControle:UC|state.LUI         ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 26.877 ns  ; Registrador:B|Saida[0]               ; Alu[31]         ; clock      ;
; N/A                                     ; None                                                ; 26.863 ns  ; UnidadeControle:UC|state.NOP         ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.857 ns  ; UnidadeControle:UC|state.ADDIWRITE   ; Alu[28]         ; clock      ;
; N/A                                     ; None                                                ; 26.854 ns  ; UnidadeControle:UC|state.SXORI       ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.840 ns  ; UnidadeControle:UC|state.DECODE      ; Alu[29]         ; clock      ;
; N/A                                     ; None                                                ; 26.832 ns  ; UnidadeControle:UC|state.LBUMEM      ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.829 ns  ; Registrador:RegPC|Saida[1]           ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 26.828 ns  ; Registrador:A|Saida[0]               ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.814 ns  ; UnidadeControle:UC|state.AND         ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.807 ns  ; UnidadeControle:UC|state.RTE         ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.806 ns  ; UnidadeControle:UC|state.LHU         ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.806 ns  ; Registrador:A|Saida[2]               ; Alu[27]         ; clock      ;
; N/A                                     ; None                                                ; 26.805 ns  ; UnidadeControle:UC|state.SH          ; Alu[30]         ; clock      ;
; N/A                                     ; None                                                ; 26.801 ns  ; UnidadeControle:UC|state.WAITLW      ; WriteDataReg[0] ; clock      ;
; N/A                                     ; None                                                ; 26.795 ns  ; Registrador:RegPC|Saida[0]           ; Alu[27]         ; clock      ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;            ;                                      ;                 ;            ;
+-----------------------------------------+-----------------------------------------------------+------------+--------------------------------------+-----------------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Sat May 05 07:26:27 2018
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ProjetoHardware -c UP --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "MuxShiftAmount:MuxShamt|Selector2~1" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector0~1" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector1~1" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector3~1" is a latch
    Warning: Node "MuxShiftAmount:MuxShamt|Selector4~2" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clock" is an undefined clock
Warning: Found 8 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected gated clock "MuxShiftAmount:MuxShamt|Selector4~0" as buffer
    Info: Detected gated clock "UnidadeControle:UC|Decoder1~5" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[0]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[4]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[3]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[5]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[2]" as buffer
    Info: Detected ripple clock "Instr_Reg:RegInstrucao|Instr15_0[1]" as buffer
Info: Clock "clock" has Internal fmax of 22.47 MHz between source register "UnidadeControle:UC|state.WAIT" and destination register "Banco_reg:BancoRegs|Reg27[0]" (period= 44.512 ns)
    Info: + Longest register to register delay is 21.972 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y25_N21; Fanout = 3; REG Node = 'UnidadeControle:UC|state.WAIT'
        Info: 2: + IC(0.344 ns) + CELL(0.398 ns) = 0.742 ns; Loc. = LCCOMB_X42_Y25_N24; Fanout = 2; COMB Node = 'UnidadeControle:UC|WideOr12~2'
        Info: 3: + IC(0.757 ns) + CELL(0.150 ns) = 1.649 ns; Loc. = LCCOMB_X43_Y26_N14; Fanout = 32; COMB Node = 'UnidadeControle:UC|WideOr12~5'
        Info: 4: + IC(0.751 ns) + CELL(0.150 ns) = 2.550 ns; Loc. = LCCOMB_X44_Y28_N22; Fanout = 4; COMB Node = 'Multiplex:MuxSrcA|f[0]~0'
        Info: 5: + IC(0.780 ns) + CELL(0.150 ns) = 3.480 ns; Loc. = LCCOMB_X44_Y25_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~8'
        Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 4.016 ns; Loc. = LCCOMB_X44_Y25_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~10'
        Info: 7: + IC(0.256 ns) + CELL(0.150 ns) = 4.422 ns; Loc. = LCCOMB_X44_Y25_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~11'
        Info: 8: + IC(0.253 ns) + CELL(0.150 ns) = 4.825 ns; Loc. = LCCOMB_X44_Y25_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~12'
        Info: 9: + IC(0.748 ns) + CELL(0.150 ns) = 5.723 ns; Loc. = LCCOMB_X44_Y26_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~13'
        Info: 10: + IC(0.249 ns) + CELL(0.150 ns) = 6.122 ns; Loc. = LCCOMB_X44_Y26_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~14'
        Info: 11: + IC(0.260 ns) + CELL(0.150 ns) = 6.532 ns; Loc. = LCCOMB_X44_Y26_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~15'
        Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 6.925 ns; Loc. = LCCOMB_X44_Y26_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~16'
        Info: 13: + IC(0.673 ns) + CELL(0.150 ns) = 7.748 ns; Loc. = LCCOMB_X48_Y26_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~17'
        Info: 14: + IC(0.250 ns) + CELL(0.275 ns) = 8.273 ns; Loc. = LCCOMB_X48_Y26_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~18'
        Info: 15: + IC(0.258 ns) + CELL(0.150 ns) = 8.681 ns; Loc. = LCCOMB_X48_Y26_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~19'
        Info: 16: + IC(0.248 ns) + CELL(0.150 ns) = 9.079 ns; Loc. = LCCOMB_X48_Y26_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~20'
        Info: 17: + IC(0.253 ns) + CELL(0.150 ns) = 9.482 ns; Loc. = LCCOMB_X48_Y26_N8; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~21'
        Info: 18: + IC(0.251 ns) + CELL(0.275 ns) = 10.008 ns; Loc. = LCCOMB_X48_Y26_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~22'
        Info: 19: + IC(0.253 ns) + CELL(0.150 ns) = 10.411 ns; Loc. = LCCOMB_X48_Y26_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~23'
        Info: 20: + IC(0.247 ns) + CELL(0.150 ns) = 10.808 ns; Loc. = LCCOMB_X48_Y26_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~24'
        Info: 21: + IC(0.254 ns) + CELL(0.150 ns) = 11.212 ns; Loc. = LCCOMB_X48_Y26_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~25'
        Info: 22: + IC(0.253 ns) + CELL(0.271 ns) = 11.736 ns; Loc. = LCCOMB_X48_Y26_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~26'
        Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 12.140 ns; Loc. = LCCOMB_X48_Y26_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~27'
        Info: 24: + IC(0.250 ns) + CELL(0.150 ns) = 12.540 ns; Loc. = LCCOMB_X48_Y26_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~28'
        Info: 25: + IC(0.255 ns) + CELL(0.150 ns) = 12.945 ns; Loc. = LCCOMB_X48_Y26_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[21]~29'
        Info: 26: + IC(0.260 ns) + CELL(0.275 ns) = 13.480 ns; Loc. = LCCOMB_X48_Y26_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~30'
        Info: 27: + IC(0.768 ns) + CELL(0.150 ns) = 14.398 ns; Loc. = LCCOMB_X47_Y29_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[23]~32'
        Info: 28: + IC(0.267 ns) + CELL(0.150 ns) = 14.815 ns; Loc. = LCCOMB_X47_Y29_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~33'
        Info: 29: + IC(0.262 ns) + CELL(0.150 ns) = 15.227 ns; Loc. = LCCOMB_X47_Y29_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[25]~35'
        Info: 30: + IC(0.253 ns) + CELL(0.150 ns) = 15.630 ns; Loc. = LCCOMB_X47_Y29_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[25]~36'
        Info: 31: + IC(0.264 ns) + CELL(0.150 ns) = 16.044 ns; Loc. = LCCOMB_X47_Y29_N2; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[27]~38'
        Info: 32: + IC(0.264 ns) + CELL(0.150 ns) = 16.458 ns; Loc. = LCCOMB_X47_Y29_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[27]~39'
        Info: 33: + IC(0.261 ns) + CELL(0.150 ns) = 16.869 ns; Loc. = LCCOMB_X47_Y29_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[29]~41'
        Info: 34: + IC(0.248 ns) + CELL(0.275 ns) = 17.392 ns; Loc. = LCCOMB_X47_Y29_N26; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[29]~42'
        Info: 35: + IC(0.253 ns) + CELL(0.150 ns) = 17.795 ns; Loc. = LCCOMB_X47_Y29_N22; Fanout = 8; COMB Node = 'Ula32:ULA|carry_temp[30]~43'
        Info: 36: + IC(0.282 ns) + CELL(0.150 ns) = 18.227 ns; Loc. = LCCOMB_X47_Y29_N8; Fanout = 5; COMB Node = 'Ula32:ULA|carry_temp[31]~44'
        Info: 37: + IC(0.259 ns) + CELL(0.275 ns) = 18.761 ns; Loc. = LCCOMB_X47_Y29_N10; Fanout = 1; COMB Node = 'Multiplex3bit:MuxMem2Reg|Mux31~0'
        Info: 38: + IC(0.248 ns) + CELL(0.150 ns) = 19.159 ns; Loc. = LCCOMB_X47_Y29_N20; Fanout = 1; COMB Node = 'Multiplex3bit:MuxMem2Reg|Mux31~2'
        Info: 39: + IC(1.027 ns) + CELL(0.150 ns) = 20.336 ns; Loc. = LCCOMB_X50_Y33_N24; Fanout = 33; COMB Node = 'Multiplex3bit:MuxMem2Reg|Mux31~3'
        Info: 40: + IC(1.270 ns) + CELL(0.366 ns) = 21.972 ns; Loc. = LCFF_X49_Y34_N17; Fanout = 2; REG Node = 'Banco_reg:BancoRegs|Reg27[0]'
        Info: Total cell delay = 7.185 ns ( 32.70 % )
        Info: Total interconnect delay = 14.787 ns ( 67.30 % )
    Info: - Smallest clock skew is -0.070 ns
        Info: + Shortest clock path from clock "clock" to destination register is 2.833 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1432; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.193 ns) + CELL(0.537 ns) = 2.833 ns; Loc. = LCFF_X49_Y34_N17; Fanout = 2; REG Node = 'Banco_reg:BancoRegs|Reg27[0]'
            Info: Total cell delay = 1.526 ns ( 53.87 % )
            Info: Total interconnect delay = 1.307 ns ( 46.13 % )
        Info: - Longest clock path from clock "clock" to source register is 2.903 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1432; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.263 ns) + CELL(0.537 ns) = 2.903 ns; Loc. = LCFF_X42_Y25_N21; Fanout = 3; REG Node = 'UnidadeControle:UC|state.WAIT'
            Info: Total cell delay = 1.526 ns ( 52.57 % )
            Info: Total interconnect delay = 1.377 ns ( 47.43 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Micro setup delay of destination is -0.036 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 40 non-operational path(s) clocked by clock "clock" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "Registrador:A|Saida[3]" and destination pin or register "MuxShiftAmount:MuxShamt|Selector1~1" for clock "clock" (Hold time is 4.641 ns)
    Info: + Largest clock skew is 5.873 ns
        Info: + Longest clock path from clock "clock" to destination register is 8.741 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(1.441 ns) + CELL(0.787 ns) = 3.217 ns; Loc. = LCFF_X45_Y25_N11; Fanout = 11; REG Node = 'Instr_Reg:RegInstrucao|Instr15_0[3]'
            Info: 3: + IC(0.776 ns) + CELL(0.371 ns) = 4.364 ns; Loc. = LCCOMB_X47_Y25_N24; Fanout = 2; COMB Node = 'UnidadeControle:UC|Decoder1~5'
            Info: 4: + IC(0.261 ns) + CELL(0.275 ns) = 4.900 ns; Loc. = LCCOMB_X47_Y25_N18; Fanout = 1; COMB Node = 'MuxShiftAmount:MuxShamt|Selector4~0'
            Info: 5: + IC(2.151 ns) + CELL(0.000 ns) = 7.051 ns; Loc. = CLKCTRL_G9; Fanout = 5; COMB Node = 'MuxShiftAmount:MuxShamt|Selector4~0clkctrl'
            Info: 6: + IC(1.540 ns) + CELL(0.150 ns) = 8.741 ns; Loc. = LCCOMB_X50_Y28_N2; Fanout = 123; REG Node = 'MuxShiftAmount:MuxShamt|Selector1~1'
            Info: Total cell delay = 2.572 ns ( 29.42 % )
            Info: Total interconnect delay = 6.169 ns ( 70.58 % )
        Info: - Shortest clock path from clock "clock" to source register is 2.868 ns
            Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 7; CLK Node = 'clock'
            Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1432; COMB Node = 'clock~clkctrl'
            Info: 3: + IC(1.228 ns) + CELL(0.537 ns) = 2.868 ns; Loc. = LCFF_X50_Y28_N19; Fanout = 2; REG Node = 'Registrador:A|Saida[3]'
            Info: Total cell delay = 1.526 ns ( 53.21 % )
            Info: Total interconnect delay = 1.342 ns ( 46.79 % )
    Info: - Micro clock to output delay of source is 0.250 ns
    Info: - Shortest register to register delay is 0.982 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X50_Y28_N19; Fanout = 2; REG Node = 'Registrador:A|Saida[3]'
        Info: 2: + IC(0.308 ns) + CELL(0.150 ns) = 0.458 ns; Loc. = LCCOMB_X50_Y28_N24; Fanout = 1; COMB Node = 'MuxShiftAmount:MuxShamt|Selector1~0'
        Info: 3: + IC(0.249 ns) + CELL(0.275 ns) = 0.982 ns; Loc. = LCCOMB_X50_Y28_N2; Fanout = 123; REG Node = 'MuxShiftAmount:MuxShamt|Selector1~1'
        Info: Total cell delay = 0.425 ns ( 43.28 % )
        Info: Total interconnect delay = 0.557 ns ( 56.72 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tco from clock "clock" to destination pin "Alu[27]" through register "UnidadeControle:UC|state.WAIT" is 28.617 ns
    Info: + Longest clock path from clock "clock" to source register is 2.903 ns
        Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_P2; Fanout = 7; CLK Node = 'clock'
        Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 1432; COMB Node = 'clock~clkctrl'
        Info: 3: + IC(1.263 ns) + CELL(0.537 ns) = 2.903 ns; Loc. = LCFF_X42_Y25_N21; Fanout = 3; REG Node = 'UnidadeControle:UC|state.WAIT'
        Info: Total cell delay = 1.526 ns ( 52.57 % )
        Info: Total interconnect delay = 1.377 ns ( 47.43 % )
    Info: + Micro clock to output delay of source is 0.250 ns
    Info: + Longest register to pin delay is 25.464 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X42_Y25_N21; Fanout = 3; REG Node = 'UnidadeControle:UC|state.WAIT'
        Info: 2: + IC(0.344 ns) + CELL(0.398 ns) = 0.742 ns; Loc. = LCCOMB_X42_Y25_N24; Fanout = 2; COMB Node = 'UnidadeControle:UC|WideOr12~2'
        Info: 3: + IC(0.757 ns) + CELL(0.150 ns) = 1.649 ns; Loc. = LCCOMB_X43_Y26_N14; Fanout = 32; COMB Node = 'UnidadeControle:UC|WideOr12~5'
        Info: 4: + IC(0.751 ns) + CELL(0.150 ns) = 2.550 ns; Loc. = LCCOMB_X44_Y28_N22; Fanout = 4; COMB Node = 'Multiplex:MuxSrcA|f[0]~0'
        Info: 5: + IC(0.780 ns) + CELL(0.150 ns) = 3.480 ns; Loc. = LCCOMB_X44_Y25_N20; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[0]~8'
        Info: 6: + IC(0.261 ns) + CELL(0.275 ns) = 4.016 ns; Loc. = LCCOMB_X44_Y25_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[1]~10'
        Info: 7: + IC(0.256 ns) + CELL(0.150 ns) = 4.422 ns; Loc. = LCCOMB_X44_Y25_N26; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[3]~11'
        Info: 8: + IC(0.253 ns) + CELL(0.150 ns) = 4.825 ns; Loc. = LCCOMB_X44_Y25_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[3]~12'
        Info: 9: + IC(0.748 ns) + CELL(0.150 ns) = 5.723 ns; Loc. = LCCOMB_X44_Y26_N30; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[5]~13'
        Info: 10: + IC(0.249 ns) + CELL(0.150 ns) = 6.122 ns; Loc. = LCCOMB_X44_Y26_N0; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[5]~14'
        Info: 11: + IC(0.260 ns) + CELL(0.150 ns) = 6.532 ns; Loc. = LCCOMB_X44_Y26_N18; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[7]~15'
        Info: 12: + IC(0.243 ns) + CELL(0.150 ns) = 6.925 ns; Loc. = LCCOMB_X44_Y26_N28; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[7]~16'
        Info: 13: + IC(0.673 ns) + CELL(0.150 ns) = 7.748 ns; Loc. = LCCOMB_X48_Y26_N16; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[9]~17'
        Info: 14: + IC(0.250 ns) + CELL(0.275 ns) = 8.273 ns; Loc. = LCCOMB_X48_Y26_N18; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[9]~18'
        Info: 15: + IC(0.258 ns) + CELL(0.150 ns) = 8.681 ns; Loc. = LCCOMB_X48_Y26_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[11]~19'
        Info: 16: + IC(0.248 ns) + CELL(0.150 ns) = 9.079 ns; Loc. = LCCOMB_X48_Y26_N6; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[11]~20'
        Info: 17: + IC(0.253 ns) + CELL(0.150 ns) = 9.482 ns; Loc. = LCCOMB_X48_Y26_N8; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[13]~21'
        Info: 18: + IC(0.251 ns) + CELL(0.275 ns) = 10.008 ns; Loc. = LCCOMB_X48_Y26_N10; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[13]~22'
        Info: 19: + IC(0.253 ns) + CELL(0.150 ns) = 10.411 ns; Loc. = LCCOMB_X48_Y26_N12; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[15]~23'
        Info: 20: + IC(0.247 ns) + CELL(0.150 ns) = 10.808 ns; Loc. = LCCOMB_X48_Y26_N30; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[15]~24'
        Info: 21: + IC(0.254 ns) + CELL(0.150 ns) = 11.212 ns; Loc. = LCCOMB_X48_Y26_N24; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[17]~25'
        Info: 22: + IC(0.253 ns) + CELL(0.271 ns) = 11.736 ns; Loc. = LCCOMB_X48_Y26_N2; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[17]~26'
        Info: 23: + IC(0.254 ns) + CELL(0.150 ns) = 12.140 ns; Loc. = LCCOMB_X48_Y26_N0; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[19]~27'
        Info: 24: + IC(0.250 ns) + CELL(0.150 ns) = 12.540 ns; Loc. = LCCOMB_X48_Y26_N26; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[19]~28'
        Info: 25: + IC(0.255 ns) + CELL(0.150 ns) = 12.945 ns; Loc. = LCCOMB_X48_Y26_N4; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[21]~29'
        Info: 26: + IC(0.260 ns) + CELL(0.275 ns) = 13.480 ns; Loc. = LCCOMB_X48_Y26_N22; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[21]~30'
        Info: 27: + IC(0.768 ns) + CELL(0.150 ns) = 14.398 ns; Loc. = LCCOMB_X47_Y29_N18; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[23]~32'
        Info: 28: + IC(0.267 ns) + CELL(0.150 ns) = 14.815 ns; Loc. = LCCOMB_X47_Y29_N12; Fanout = 3; COMB Node = 'Ula32:ULA|carry_temp[23]~33'
        Info: 29: + IC(0.262 ns) + CELL(0.150 ns) = 15.227 ns; Loc. = LCCOMB_X47_Y29_N6; Fanout = 2; COMB Node = 'Ula32:ULA|carry_temp[25]~35'
        Info: 30: + IC(0.710 ns) + CELL(0.150 ns) = 16.087 ns; Loc. = LCCOMB_X49_Y29_N28; Fanout = 1; COMB Node = 'Ula32:ULA|carry_temp[26]~47'
        Info: 31: + IC(0.457 ns) + CELL(0.419 ns) = 16.963 ns; Loc. = LCCOMB_X48_Y29_N18; Fanout = 4; COMB Node = 'Ula32:ULA|Mux4~4'
        Info: 32: + IC(5.889 ns) + CELL(2.612 ns) = 25.464 ns; Loc. = PIN_V5; Fanout = 0; PIN Node = 'Alu[27]'
        Info: Total cell delay = 8.250 ns ( 32.40 % )
        Info: Total interconnect delay = 17.214 ns ( 67.60 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 9 warnings
    Info: Peak virtual memory: 207 megabytes
    Info: Processing ended: Sat May 05 07:26:29 2018
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:01


