{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496966566118 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496966566124 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 17:02:45 2017 " "Processing started: Thu Jun 08 17:02:45 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496966566124 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496966566124 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496966566125 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1496966566857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "video_driver.sv 1 1 " "Found 1 design units, including 1 entities, in source file video_driver.sv" { { "Info" "ISGN_ENTITY_NAME" "1 video_driver " "Found entity 1: video_driver" {  } { { "video_driver.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/video_driver.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566923 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altera_up_avalon_video_vga_timing.v 1 1 " "Found 1 design units, including 1 entities, in source file altera_up_avalon_video_vga_timing.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_up_avalon_video_vga_timing " "Found entity 1: altera_up_avalon_video_vga_timing" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/altera_up_avalon_video_vga_timing.v" 47 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566926 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566926 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.sv 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.sv" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/clock_divider.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/rlc_game_system.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/rlc_game_system.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system " "Found entity 1: RLC_game_system" {  } { { "Qsys/synthesis/RLC_game_system.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "Qsys/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_irq_mapper " "Found entity 1: RLC_game_system_irq_mapper" {  } { { "Qsys/synthesis/submodules/RLC_game_system_irq_mapper.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0 " "Found entity 1: RLC_game_system_mm_interconnect_0" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566962 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566962 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566962 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_rsp_mux_001 " "Found entity 1: RLC_game_system_mm_interconnect_0_rsp_mux_001" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_rsp_mux " "Found entity 1: RLC_game_system_mm_interconnect_0_rsp_mux" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566969 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_rsp_demux " "Found entity 1: RLC_game_system_mm_interconnect_0_rsp_demux" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_cmd_mux_001 " "Found entity 1: RLC_game_system_mm_interconnect_0_cmd_mux_001" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_mux_001.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_cmd_mux " "Found entity 1: RLC_game_system_mm_interconnect_0_cmd_mux" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_mux.sv" 38 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_cmd_demux_001 " "Found entity 1: RLC_game_system_mm_interconnect_0_cmd_demux_001" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_cmd_demux " "Found entity 1: RLC_game_system_mm_interconnect_0_cmd_demux" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566984 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RLC_game_system_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496966566986 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RLC_game_system_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496966566986 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_router_003_default_decode " "Found entity 1: RLC_game_system_mm_interconnect_0_router_003_default_decode" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566987 ""} { "Info" "ISGN_ENTITY_NAME" "2 RLC_game_system_mm_interconnect_0_router_003 " "Found entity 2: RLC_game_system_mm_interconnect_0_router_003" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566987 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RLC_game_system_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496966566989 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RLC_game_system_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496966566989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_router_002_default_decode " "Found entity 1: RLC_game_system_mm_interconnect_0_router_002_default_decode" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566990 ""} { "Info" "ISGN_ENTITY_NAME" "2 RLC_game_system_mm_interconnect_0_router_002 " "Found entity 2: RLC_game_system_mm_interconnect_0_router_002" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566990 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RLC_game_system_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496966566992 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RLC_game_system_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496966566992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_router_001_default_decode " "Found entity 1: RLC_game_system_mm_interconnect_0_router_001_default_decode" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566993 ""} { "Info" "ISGN_ENTITY_NAME" "2 RLC_game_system_mm_interconnect_0_router_001 " "Found entity 2: RLC_game_system_mm_interconnect_0_router_001" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566993 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566993 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel RLC_game_system_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496966566995 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel RLC_game_system_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at RLC_game_system_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1496966566995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file qsys/synthesis/submodules/rlc_game_system_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_mm_interconnect_0_router_default_decode " "Found entity 1: RLC_game_system_mm_interconnect_0_router_default_decode" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566996 ""} { "Info" "ISGN_ENTITY_NAME" "2 RLC_game_system_mm_interconnect_0_router " "Found entity 2: RLC_game_system_mm_interconnect_0_router" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966566996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966566996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "Qsys/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "Qsys/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_master_translator.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567018 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_vga_y_cord.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_vga_y_cord.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_VGA_Y_cord " "Found entity 1: RLC_game_system_VGA_Y_cord" {  } { { "Qsys/synthesis/submodules/RLC_game_system_VGA_Y_cord.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_VGA_Y_cord.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_vga_x_cord.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_vga_x_cord.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_VGA_X_cord " "Found entity 1: RLC_game_system_VGA_X_cord" {  } { { "Qsys/synthesis/submodules/RLC_game_system_VGA_X_cord.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_VGA_X_cord.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_vgaout.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_vgaout.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_VGAout " "Found entity 1: RLC_game_system_VGAout" {  } { { "Qsys/synthesis/submodules/RLC_game_system_VGAout.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_VGAout.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_outputclockenable_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_outputclockenable_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_OutputClockEnable_pio " "Found entity 1: RLC_game_system_OutputClockEnable_pio" {  } { { "Qsys/synthesis/submodules/RLC_game_system_OutputClockEnable_pio.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_OutputClockEnable_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_seven_seg_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_seven_seg_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_seven_seg_pio " "Found entity 1: RLC_game_system_seven_seg_pio" {  } { { "Qsys/synthesis/submodules/RLC_game_system_seven_seg_pio.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_seven_seg_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_keyin_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_keyin_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_KEYin_pio " "Found entity 1: RLC_game_system_KEYin_pio" {  } { { "Qsys/synthesis/submodules/RLC_game_system_KEYin_pio.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_KEYin_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_switches_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_switches_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_switches_pio " "Found entity 1: RLC_game_system_switches_pio" {  } { { "Qsys/synthesis/submodules/RLC_game_system_switches_pio.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_switches_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567035 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_onchip_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_onchip_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_onchip_mem " "Found entity 1: RLC_game_system_onchip_mem" {  } { { "Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_led_pio.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_led_pio.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_led_pio " "Found entity 1: RLC_game_system_led_pio" {  } { { "Qsys/synthesis/submodules/RLC_game_system_led_pio.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_led_pio.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_jtag_uart.v 5 5 " "Found 5 design units, including 5 entities, in source file qsys/synthesis/submodules/rlc_game_system_jtag_uart.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_jtag_uart_sim_scfifo_w " "Found entity 1: RLC_game_system_jtag_uart_sim_scfifo_w" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567043 ""} { "Info" "ISGN_ENTITY_NAME" "2 RLC_game_system_jtag_uart_scfifo_w " "Found entity 2: RLC_game_system_jtag_uart_scfifo_w" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567043 ""} { "Info" "ISGN_ENTITY_NAME" "3 RLC_game_system_jtag_uart_sim_scfifo_r " "Found entity 3: RLC_game_system_jtag_uart_sim_scfifo_r" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 162 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567043 ""} { "Info" "ISGN_ENTITY_NAME" "4 RLC_game_system_jtag_uart_scfifo_r " "Found entity 4: RLC_game_system_jtag_uart_scfifo_r" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 240 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567043 ""} { "Info" "ISGN_ENTITY_NAME" "5 RLC_game_system_jtag_uart " "Found entity 5: RLC_game_system_jtag_uart" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 327 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file qsys/synthesis/submodules/rlc_game_system_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_cpu_register_bank_a_module " "Found entity 1: RLC_game_system_cpu_register_bank_a_module" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "2 RLC_game_system_cpu_register_bank_b_module " "Found entity 2: RLC_game_system_cpu_register_bank_b_module" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "3 RLC_game_system_cpu_nios2_oci_debug " "Found entity 3: RLC_game_system_cpu_nios2_oci_debug" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "4 RLC_game_system_cpu_ociram_sp_ram_module " "Found entity 4: RLC_game_system_cpu_ociram_sp_ram_module" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 292 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "5 RLC_game_system_cpu_nios2_ocimem " "Found entity 5: RLC_game_system_cpu_nios2_ocimem" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 355 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "6 RLC_game_system_cpu_nios2_avalon_reg " "Found entity 6: RLC_game_system_cpu_nios2_avalon_reg" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 536 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "7 RLC_game_system_cpu_nios2_oci_break " "Found entity 7: RLC_game_system_cpu_nios2_oci_break" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 628 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "8 RLC_game_system_cpu_nios2_oci_xbrk " "Found entity 8: RLC_game_system_cpu_nios2_oci_xbrk" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 922 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "9 RLC_game_system_cpu_nios2_oci_dbrk " "Found entity 9: RLC_game_system_cpu_nios2_oci_dbrk" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "10 RLC_game_system_cpu_nios2_oci_itrace " "Found entity 10: RLC_game_system_cpu_nios2_oci_itrace" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1314 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "11 RLC_game_system_cpu_nios2_oci_td_mode " "Found entity 11: RLC_game_system_cpu_nios2_oci_td_mode" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "12 RLC_game_system_cpu_nios2_oci_dtrace " "Found entity 12: RLC_game_system_cpu_nios2_oci_dtrace" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1704 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "13 RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 13: RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1798 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "14 RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 14: RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1869 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "15 RLC_game_system_cpu_nios2_oci_fifo_cnt_inc " "Found entity 15: RLC_game_system_cpu_nios2_oci_fifo_cnt_inc" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1911 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "16 RLC_game_system_cpu_nios2_oci_fifo " "Found entity 16: RLC_game_system_cpu_nios2_oci_fifo" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1957 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "17 RLC_game_system_cpu_nios2_oci_pib " "Found entity 17: RLC_game_system_cpu_nios2_oci_pib" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2458 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "18 RLC_game_system_cpu_nios2_oci_im " "Found entity 18: RLC_game_system_cpu_nios2_oci_im" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2526 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "19 RLC_game_system_cpu_nios2_performance_monitors " "Found entity 19: RLC_game_system_cpu_nios2_performance_monitors" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2642 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "20 RLC_game_system_cpu_nios2_oci " "Found entity 20: RLC_game_system_cpu_nios2_oci" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2658 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""} { "Info" "ISGN_ENTITY_NAME" "21 RLC_game_system_cpu " "Found entity 21: RLC_game_system_cpu" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 3166 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_cpu_jtag_debug_module_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_cpu_jtag_debug_module_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_cpu_jtag_debug_module_sysclk " "Found entity 1: RLC_game_system_cpu_jtag_debug_module_sysclk" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_sysclk.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_cpu_jtag_debug_module_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_cpu_jtag_debug_module_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_cpu_jtag_debug_module_tck " "Found entity 1: RLC_game_system_cpu_jtag_debug_module_tck" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_tck.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_cpu_jtag_debug_module_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_cpu_jtag_debug_module_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_cpu_jtag_debug_module_wrapper " "Found entity 1: RLC_game_system_cpu_jtag_debug_module_wrapper" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_cpu_oci_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_cpu_oci_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_cpu_oci_test_bench " "Found entity 1: RLC_game_system_cpu_oci_test_bench" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_oci_test_bench.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_oci_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "qsys/synthesis/submodules/rlc_game_system_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file qsys/synthesis/submodules/rlc_game_system_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 RLC_game_system_cpu_test_bench " "Found entity 1: RLC_game_system_cpu_test_bench" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_test_bench.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567080 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567080 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5bit_e1.sv 2 2 " "Found 2 design units, including 2 entities, in source file mux5bit_e1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mux5bit_e1 " "Found entity 1: mux5bit_e1" {  } { { "mux5bit_e1.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/mux5bit_e1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567083 ""} { "Info" "ISGN_ENTITY_NAME" "2 mux5bit_e2 " "Found entity 2: mux5bit_e2" {  } { { "mux5bit_e1.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/mux5bit_e1.sv" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966567083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966567083 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RLC_game_system_cpu.v(1605) " "Verilog HDL or VHDL warning at RLC_game_system_cpu.v(1605): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1605 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496966567094 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RLC_game_system_cpu.v(1607) " "Verilog HDL or VHDL warning at RLC_game_system_cpu.v(1607): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1607 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496966567094 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RLC_game_system_cpu.v(1763) " "Verilog HDL or VHDL warning at RLC_game_system_cpu.v(1763): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1763 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496966567095 ""}
{ "Warning" "WVRFX_L2_HDL_CONDITION_EXP_IS_CONST" "RLC_game_system_cpu.v(2587) " "Verilog HDL or VHDL warning at RLC_game_system_cpu.v(2587): conditional expression evaluates to a constant" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2587 0 0 } }  } 0 10037 "Verilog HDL or VHDL warning at %1!s!: conditional expression evaluates to a constant" 0 0 "Quartus II" 0 -1 1496966567098 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1496966567384 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "dataInCounter DE1_SoC.sv(93) " "Verilog HDL or VHDL warning at DE1_SoC.sv(93): object \"dataInCounter\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 93 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496966567388 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "beginTransferByteCheck DE1_SoC.sv(136) " "Verilog HDL or VHDL warning at DE1_SoC.sv(136): object \"beginTransferByteCheck\" assigned a value but never read" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 136 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1496966567389 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(222) " "Verilog HDL assignment warning at DE1_SoC.sv(222): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 222 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567392 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(250) " "Verilog HDL assignment warning at DE1_SoC.sv(250): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 250 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567393 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(251) " "Verilog HDL assignment warning at DE1_SoC.sv(251): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 251 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567393 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(252) " "Verilog HDL assignment warning at DE1_SoC.sv(252): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 252 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567393 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(291) " "Verilog HDL assignment warning at DE1_SoC.sv(291): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 291 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567395 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(295) " "Verilog HDL assignment warning at DE1_SoC.sv(295): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567396 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(302) " "Verilog HDL assignment warning at DE1_SoC.sv(302): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567397 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(306) " "Verilog HDL assignment warning at DE1_SoC.sv(306): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567397 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(315) " "Verilog HDL assignment warning at DE1_SoC.sv(315): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567398 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(319) " "Verilog HDL assignment warning at DE1_SoC.sv(319): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 319 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567399 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(326) " "Verilog HDL assignment warning at DE1_SoC.sv(326): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 326 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567399 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(330) " "Verilog HDL assignment warning at DE1_SoC.sv(330): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 330 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567399 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(340) " "Verilog HDL assignment warning at DE1_SoC.sv(340): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567400 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(344) " "Verilog HDL assignment warning at DE1_SoC.sv(344): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 344 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567400 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(351) " "Verilog HDL assignment warning at DE1_SoC.sv(351): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 351 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567400 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(355) " "Verilog HDL assignment warning at DE1_SoC.sv(355): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 355 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567401 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(361) " "Verilog HDL assignment warning at DE1_SoC.sv(361): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567401 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(367) " "Verilog HDL assignment warning at DE1_SoC.sv(367): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 367 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567402 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(368) " "Verilog HDL assignment warning at DE1_SoC.sv(368): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 368 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567402 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(369) " "Verilog HDL assignment warning at DE1_SoC.sv(369): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 369 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567402 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(373) " "Verilog HDL assignment warning at DE1_SoC.sv(373): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567402 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(374) " "Verilog HDL assignment warning at DE1_SoC.sv(374): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 374 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567403 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(375) " "Verilog HDL assignment warning at DE1_SoC.sv(375): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 375 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567403 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(382) " "Verilog HDL assignment warning at DE1_SoC.sv(382): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 382 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567403 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(383) " "Verilog HDL assignment warning at DE1_SoC.sv(383): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567403 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(384) " "Verilog HDL assignment warning at DE1_SoC.sv(384): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567403 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(388) " "Verilog HDL assignment warning at DE1_SoC.sv(388): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 388 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567404 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(389) " "Verilog HDL assignment warning at DE1_SoC.sv(389): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567404 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(390) " "Verilog HDL assignment warning at DE1_SoC.sv(390): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 390 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567404 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(396) " "Verilog HDL assignment warning at DE1_SoC.sv(396): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567405 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(397) " "Verilog HDL assignment warning at DE1_SoC.sv(397): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567405 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(398) " "Verilog HDL assignment warning at DE1_SoC.sv(398): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 398 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567405 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(399) " "Verilog HDL assignment warning at DE1_SoC.sv(399): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 399 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567405 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(401) " "Verilog HDL assignment warning at DE1_SoC.sv(401): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 401 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567405 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(405) " "Verilog HDL assignment warning at DE1_SoC.sv(405): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567406 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(406) " "Verilog HDL assignment warning at DE1_SoC.sv(406): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567406 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(407) " "Verilog HDL assignment warning at DE1_SoC.sv(407): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567406 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(411) " "Verilog HDL assignment warning at DE1_SoC.sv(411): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 411 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567406 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(412) " "Verilog HDL assignment warning at DE1_SoC.sv(412): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 412 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567406 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(413) " "Verilog HDL assignment warning at DE1_SoC.sv(413): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 413 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567407 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(417) " "Verilog HDL assignment warning at DE1_SoC.sv(417): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567407 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(418) " "Verilog HDL assignment warning at DE1_SoC.sv(418): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567407 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(419) " "Verilog HDL assignment warning at DE1_SoC.sv(419): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 419 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567407 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(423) " "Verilog HDL assignment warning at DE1_SoC.sv(423): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 423 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567407 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(424) " "Verilog HDL assignment warning at DE1_SoC.sv(424): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 424 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567408 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(425) " "Verilog HDL assignment warning at DE1_SoC.sv(425): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567408 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(429) " "Verilog HDL assignment warning at DE1_SoC.sv(429): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 429 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567408 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(430) " "Verilog HDL assignment warning at DE1_SoC.sv(430): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 430 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567408 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(431) " "Verilog HDL assignment warning at DE1_SoC.sv(431): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 431 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567408 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(435) " "Verilog HDL assignment warning at DE1_SoC.sv(435): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567408 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(436) " "Verilog HDL assignment warning at DE1_SoC.sv(436): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567409 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(437) " "Verilog HDL assignment warning at DE1_SoC.sv(437): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 437 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567409 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(441) " "Verilog HDL assignment warning at DE1_SoC.sv(441): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567409 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(442) " "Verilog HDL assignment warning at DE1_SoC.sv(442): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 442 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567410 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(443) " "Verilog HDL assignment warning at DE1_SoC.sv(443): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567410 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(447) " "Verilog HDL assignment warning at DE1_SoC.sv(447): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 447 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567410 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(448) " "Verilog HDL assignment warning at DE1_SoC.sv(448): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 448 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567410 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(449) " "Verilog HDL assignment warning at DE1_SoC.sv(449): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 449 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567410 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(453) " "Verilog HDL assignment warning at DE1_SoC.sv(453): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567410 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(454) " "Verilog HDL assignment warning at DE1_SoC.sv(454): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567411 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(455) " "Verilog HDL assignment warning at DE1_SoC.sv(455): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567411 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(459) " "Verilog HDL assignment warning at DE1_SoC.sv(459): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 459 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567411 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(460) " "Verilog HDL assignment warning at DE1_SoC.sv(460): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567411 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(461) " "Verilog HDL assignment warning at DE1_SoC.sv(461): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 461 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567411 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(465) " "Verilog HDL assignment warning at DE1_SoC.sv(465): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567411 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(466) " "Verilog HDL assignment warning at DE1_SoC.sv(466): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 466 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567412 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(467) " "Verilog HDL assignment warning at DE1_SoC.sv(467): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567412 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(471) " "Verilog HDL assignment warning at DE1_SoC.sv(471): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567412 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(472) " "Verilog HDL assignment warning at DE1_SoC.sv(472): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567412 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(473) " "Verilog HDL assignment warning at DE1_SoC.sv(473): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567412 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(480) " "Verilog HDL assignment warning at DE1_SoC.sv(480): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567412 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(487) " "Verilog HDL assignment warning at DE1_SoC.sv(487): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567413 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(488) " "Verilog HDL assignment warning at DE1_SoC.sv(488): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567413 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(490) " "Verilog HDL assignment warning at DE1_SoC.sv(490): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567413 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(494) " "Verilog HDL assignment warning at DE1_SoC.sv(494): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 494 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567414 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(495) " "Verilog HDL assignment warning at DE1_SoC.sv(495): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 495 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567414 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(497) " "Verilog HDL assignment warning at DE1_SoC.sv(497): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567414 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(501) " "Verilog HDL assignment warning at DE1_SoC.sv(501): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567414 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(502) " "Verilog HDL assignment warning at DE1_SoC.sv(502): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 502 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567415 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(506) " "Verilog HDL assignment warning at DE1_SoC.sv(506): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 506 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567415 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(507) " "Verilog HDL assignment warning at DE1_SoC.sv(507): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 507 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567415 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(509) " "Verilog HDL assignment warning at DE1_SoC.sv(509): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567415 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(513) " "Verilog HDL assignment warning at DE1_SoC.sv(513): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567416 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(514) " "Verilog HDL assignment warning at DE1_SoC.sv(514): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 514 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567416 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(516) " "Verilog HDL assignment warning at DE1_SoC.sv(516): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 516 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567416 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(523) " "Verilog HDL assignment warning at DE1_SoC.sv(523): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 523 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567417 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(524) " "Verilog HDL assignment warning at DE1_SoC.sv(524): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 524 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567417 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(526) " "Verilog HDL assignment warning at DE1_SoC.sv(526): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567417 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(530) " "Verilog HDL assignment warning at DE1_SoC.sv(530): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 530 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567418 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(531) " "Verilog HDL assignment warning at DE1_SoC.sv(531): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 531 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567418 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(533) " "Verilog HDL assignment warning at DE1_SoC.sv(533): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567418 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(537) " "Verilog HDL assignment warning at DE1_SoC.sv(537): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 537 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567418 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(538) " "Verilog HDL assignment warning at DE1_SoC.sv(538): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567418 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(542) " "Verilog HDL assignment warning at DE1_SoC.sv(542): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567419 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(543) " "Verilog HDL assignment warning at DE1_SoC.sv(543): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567419 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(545) " "Verilog HDL assignment warning at DE1_SoC.sv(545): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567419 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(549) " "Verilog HDL assignment warning at DE1_SoC.sv(549): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 549 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567420 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(550) " "Verilog HDL assignment warning at DE1_SoC.sv(550): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 550 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567420 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(552) " "Verilog HDL assignment warning at DE1_SoC.sv(552): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 552 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567420 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(559) " "Verilog HDL assignment warning at DE1_SoC.sv(559): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567420 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(560) " "Verilog HDL assignment warning at DE1_SoC.sv(560): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 560 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567421 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(562) " "Verilog HDL assignment warning at DE1_SoC.sv(562): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567421 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(566) " "Verilog HDL assignment warning at DE1_SoC.sv(566): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567421 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(567) " "Verilog HDL assignment warning at DE1_SoC.sv(567): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 567 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567421 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(569) " "Verilog HDL assignment warning at DE1_SoC.sv(569): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 569 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567421 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(573) " "Verilog HDL assignment warning at DE1_SoC.sv(573): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567422 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(574) " "Verilog HDL assignment warning at DE1_SoC.sv(574): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567422 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(578) " "Verilog HDL assignment warning at DE1_SoC.sv(578): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567422 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(579) " "Verilog HDL assignment warning at DE1_SoC.sv(579): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567422 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(581) " "Verilog HDL assignment warning at DE1_SoC.sv(581): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567423 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(585) " "Verilog HDL assignment warning at DE1_SoC.sv(585): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 585 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567423 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(586) " "Verilog HDL assignment warning at DE1_SoC.sv(586): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 586 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567423 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(588) " "Verilog HDL assignment warning at DE1_SoC.sv(588): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567423 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(595) " "Verilog HDL assignment warning at DE1_SoC.sv(595): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 595 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567424 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(604) " "Verilog HDL assignment warning at DE1_SoC.sv(604): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 604 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567424 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(611) " "Verilog HDL assignment warning at DE1_SoC.sv(611): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 611 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567425 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(612) " "Verilog HDL assignment warning at DE1_SoC.sv(612): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567425 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(614) " "Verilog HDL assignment warning at DE1_SoC.sv(614): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567425 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(618) " "Verilog HDL assignment warning at DE1_SoC.sv(618): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567425 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(619) " "Verilog HDL assignment warning at DE1_SoC.sv(619): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567426 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(621) " "Verilog HDL assignment warning at DE1_SoC.sv(621): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 621 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567426 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(625) " "Verilog HDL assignment warning at DE1_SoC.sv(625): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567426 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(626) " "Verilog HDL assignment warning at DE1_SoC.sv(626): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567426 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(630) " "Verilog HDL assignment warning at DE1_SoC.sv(630): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567427 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(631) " "Verilog HDL assignment warning at DE1_SoC.sv(631): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567427 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(633) " "Verilog HDL assignment warning at DE1_SoC.sv(633): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567427 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(637) " "Verilog HDL assignment warning at DE1_SoC.sv(637): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567427 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(638) " "Verilog HDL assignment warning at DE1_SoC.sv(638): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567428 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(640) " "Verilog HDL assignment warning at DE1_SoC.sv(640): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 640 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567428 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(647) " "Verilog HDL assignment warning at DE1_SoC.sv(647): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 647 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567428 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(648) " "Verilog HDL assignment warning at DE1_SoC.sv(648): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 648 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567428 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(650) " "Verilog HDL assignment warning at DE1_SoC.sv(650): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567429 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(654) " "Verilog HDL assignment warning at DE1_SoC.sv(654): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 654 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567429 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(655) " "Verilog HDL assignment warning at DE1_SoC.sv(655): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 655 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567429 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(657) " "Verilog HDL assignment warning at DE1_SoC.sv(657): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567429 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(661) " "Verilog HDL assignment warning at DE1_SoC.sv(661): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 661 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567430 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(662) " "Verilog HDL assignment warning at DE1_SoC.sv(662): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567430 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(666) " "Verilog HDL assignment warning at DE1_SoC.sv(666): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 666 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567430 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(667) " "Verilog HDL assignment warning at DE1_SoC.sv(667): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 667 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567430 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(669) " "Verilog HDL assignment warning at DE1_SoC.sv(669): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 669 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567431 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(673) " "Verilog HDL assignment warning at DE1_SoC.sv(673): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567431 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(674) " "Verilog HDL assignment warning at DE1_SoC.sv(674): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567431 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(676) " "Verilog HDL assignment warning at DE1_SoC.sv(676): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 676 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567431 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(683) " "Verilog HDL assignment warning at DE1_SoC.sv(683): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567432 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(684) " "Verilog HDL assignment warning at DE1_SoC.sv(684): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567432 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(686) " "Verilog HDL assignment warning at DE1_SoC.sv(686): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 686 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567432 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(690) " "Verilog HDL assignment warning at DE1_SoC.sv(690): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567432 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(691) " "Verilog HDL assignment warning at DE1_SoC.sv(691): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567433 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(693) " "Verilog HDL assignment warning at DE1_SoC.sv(693): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 693 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567433 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(697) " "Verilog HDL assignment warning at DE1_SoC.sv(697): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567433 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(698) " "Verilog HDL assignment warning at DE1_SoC.sv(698): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567433 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(702) " "Verilog HDL assignment warning at DE1_SoC.sv(702): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567434 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(703) " "Verilog HDL assignment warning at DE1_SoC.sv(703): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567434 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(705) " "Verilog HDL assignment warning at DE1_SoC.sv(705): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567434 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(709) " "Verilog HDL assignment warning at DE1_SoC.sv(709): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 709 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567434 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(710) " "Verilog HDL assignment warning at DE1_SoC.sv(710): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 710 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567434 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(712) " "Verilog HDL assignment warning at DE1_SoC.sv(712): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 712 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567435 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(719) " "Verilog HDL assignment warning at DE1_SoC.sv(719): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567435 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(728) " "Verilog HDL assignment warning at DE1_SoC.sv(728): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 728 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567435 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(735) " "Verilog HDL assignment warning at DE1_SoC.sv(735): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 735 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567436 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(736) " "Verilog HDL assignment warning at DE1_SoC.sv(736): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 736 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567436 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(738) " "Verilog HDL assignment warning at DE1_SoC.sv(738): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567436 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(742) " "Verilog HDL assignment warning at DE1_SoC.sv(742): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 742 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567437 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(743) " "Verilog HDL assignment warning at DE1_SoC.sv(743): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567437 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(745) " "Verilog HDL assignment warning at DE1_SoC.sv(745): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567437 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(749) " "Verilog HDL assignment warning at DE1_SoC.sv(749): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 749 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567437 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(750) " "Verilog HDL assignment warning at DE1_SoC.sv(750): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 750 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567437 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(754) " "Verilog HDL assignment warning at DE1_SoC.sv(754): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 754 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567438 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(755) " "Verilog HDL assignment warning at DE1_SoC.sv(755): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 755 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567438 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(757) " "Verilog HDL assignment warning at DE1_SoC.sv(757): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567438 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(761) " "Verilog HDL assignment warning at DE1_SoC.sv(761): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 761 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567439 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(762) " "Verilog HDL assignment warning at DE1_SoC.sv(762): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 762 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567439 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(764) " "Verilog HDL assignment warning at DE1_SoC.sv(764): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567439 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(771) " "Verilog HDL assignment warning at DE1_SoC.sv(771): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567440 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(772) " "Verilog HDL assignment warning at DE1_SoC.sv(772): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 772 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567440 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(774) " "Verilog HDL assignment warning at DE1_SoC.sv(774): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 774 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567440 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(778) " "Verilog HDL assignment warning at DE1_SoC.sv(778): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 778 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567441 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(779) " "Verilog HDL assignment warning at DE1_SoC.sv(779): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 779 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567441 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(781) " "Verilog HDL assignment warning at DE1_SoC.sv(781): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 781 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567441 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(785) " "Verilog HDL assignment warning at DE1_SoC.sv(785): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 785 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567441 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(786) " "Verilog HDL assignment warning at DE1_SoC.sv(786): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 786 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567441 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(790) " "Verilog HDL assignment warning at DE1_SoC.sv(790): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 790 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567442 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(791) " "Verilog HDL assignment warning at DE1_SoC.sv(791): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 791 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567442 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(793) " "Verilog HDL assignment warning at DE1_SoC.sv(793): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 793 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567442 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(797) " "Verilog HDL assignment warning at DE1_SoC.sv(797): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 797 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567443 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(798) " "Verilog HDL assignment warning at DE1_SoC.sv(798): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 798 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567443 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(800) " "Verilog HDL assignment warning at DE1_SoC.sv(800): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 800 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567443 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(807) " "Verilog HDL assignment warning at DE1_SoC.sv(807): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 807 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567443 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(808) " "Verilog HDL assignment warning at DE1_SoC.sv(808): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567444 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(810) " "Verilog HDL assignment warning at DE1_SoC.sv(810): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 810 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567444 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(814) " "Verilog HDL assignment warning at DE1_SoC.sv(814): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 814 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567444 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(815) " "Verilog HDL assignment warning at DE1_SoC.sv(815): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 815 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567444 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(817) " "Verilog HDL assignment warning at DE1_SoC.sv(817): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 817 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567445 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(821) " "Verilog HDL assignment warning at DE1_SoC.sv(821): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 821 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567445 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(822) " "Verilog HDL assignment warning at DE1_SoC.sv(822): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 822 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567445 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(826) " "Verilog HDL assignment warning at DE1_SoC.sv(826): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 826 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567445 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(827) " "Verilog HDL assignment warning at DE1_SoC.sv(827): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 827 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567445 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(829) " "Verilog HDL assignment warning at DE1_SoC.sv(829): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 829 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567446 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(833) " "Verilog HDL assignment warning at DE1_SoC.sv(833): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 833 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567446 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(834) " "Verilog HDL assignment warning at DE1_SoC.sv(834): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 834 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567446 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(836) " "Verilog HDL assignment warning at DE1_SoC.sv(836): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 836 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567447 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(843) " "Verilog HDL assignment warning at DE1_SoC.sv(843): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 843 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567447 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(852) " "Verilog HDL assignment warning at DE1_SoC.sv(852): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 852 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567448 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(857) " "Verilog HDL assignment warning at DE1_SoC.sv(857): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 857 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567448 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(867) " "Verilog HDL assignment warning at DE1_SoC.sv(867): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 867 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567449 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(877) " "Verilog HDL assignment warning at DE1_SoC.sv(877): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 877 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567450 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(887) " "Verilog HDL assignment warning at DE1_SoC.sv(887): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 887 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567451 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(897) " "Verilog HDL assignment warning at DE1_SoC.sv(897): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 897 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567452 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(906) " "Verilog HDL assignment warning at DE1_SoC.sv(906): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 906 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567453 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(915) " "Verilog HDL assignment warning at DE1_SoC.sv(915): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 915 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567453 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(919) " "Verilog HDL assignment warning at DE1_SoC.sv(919): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 919 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567454 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(920) " "Verilog HDL assignment warning at DE1_SoC.sv(920): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 920 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567454 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(929) " "Verilog HDL assignment warning at DE1_SoC.sv(929): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 929 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567455 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(930) " "Verilog HDL assignment warning at DE1_SoC.sv(930): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 930 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567455 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(939) " "Verilog HDL assignment warning at DE1_SoC.sv(939): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 939 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567456 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(940) " "Verilog HDL assignment warning at DE1_SoC.sv(940): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 940 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567456 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(949) " "Verilog HDL assignment warning at DE1_SoC.sv(949): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 949 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567457 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(950) " "Verilog HDL assignment warning at DE1_SoC.sv(950): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 950 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567457 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(959) " "Verilog HDL assignment warning at DE1_SoC.sv(959): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 959 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567458 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(960) " "Verilog HDL assignment warning at DE1_SoC.sv(960): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 960 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567458 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(969) " "Verilog HDL assignment warning at DE1_SoC.sv(969): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 969 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567459 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(978) " "Verilog HDL assignment warning at DE1_SoC.sv(978): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 978 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567459 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(985) " "Verilog HDL assignment warning at DE1_SoC.sv(985): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 985 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567460 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(992) " "Verilog HDL assignment warning at DE1_SoC.sv(992): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 992 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567460 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(999) " "Verilog HDL assignment warning at DE1_SoC.sv(999): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 999 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567461 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1008) " "Verilog HDL assignment warning at DE1_SoC.sv(1008): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1008 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567461 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1015) " "Verilog HDL assignment warning at DE1_SoC.sv(1015): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1015 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567462 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1022) " "Verilog HDL assignment warning at DE1_SoC.sv(1022): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1022 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567462 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1029) " "Verilog HDL assignment warning at DE1_SoC.sv(1029): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1029 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567463 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1038) " "Verilog HDL assignment warning at DE1_SoC.sv(1038): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1038 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567463 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1045) " "Verilog HDL assignment warning at DE1_SoC.sv(1045): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1045 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567464 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1052) " "Verilog HDL assignment warning at DE1_SoC.sv(1052): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1052 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567464 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1059) " "Verilog HDL assignment warning at DE1_SoC.sv(1059): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1059 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567465 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1068) " "Verilog HDL assignment warning at DE1_SoC.sv(1068): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1068 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567465 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1075) " "Verilog HDL assignment warning at DE1_SoC.sv(1075): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1075 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567466 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1082) " "Verilog HDL assignment warning at DE1_SoC.sv(1082): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1082 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567466 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1089) " "Verilog HDL assignment warning at DE1_SoC.sv(1089): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1089 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567467 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1098) " "Verilog HDL assignment warning at DE1_SoC.sv(1098): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1098 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567467 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1105) " "Verilog HDL assignment warning at DE1_SoC.sv(1105): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1105 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567468 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1112) " "Verilog HDL assignment warning at DE1_SoC.sv(1112): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567468 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1119) " "Verilog HDL assignment warning at DE1_SoC.sv(1119): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567469 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1128) " "Verilog HDL assignment warning at DE1_SoC.sv(1128): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567469 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1135) " "Verilog HDL assignment warning at DE1_SoC.sv(1135): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1135 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567470 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1142) " "Verilog HDL assignment warning at DE1_SoC.sv(1142): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567470 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1149) " "Verilog HDL assignment warning at DE1_SoC.sv(1149): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567471 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1158) " "Verilog HDL assignment warning at DE1_SoC.sv(1158): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1158 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567471 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1165) " "Verilog HDL assignment warning at DE1_SoC.sv(1165): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1165 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567472 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1172) " "Verilog HDL assignment warning at DE1_SoC.sv(1172): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1172 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567472 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1179) " "Verilog HDL assignment warning at DE1_SoC.sv(1179): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567472 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1204) " "Verilog HDL assignment warning at DE1_SoC.sv(1204): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1204 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567474 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1208) " "Verilog HDL assignment warning at DE1_SoC.sv(1208): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567475 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1212) " "Verilog HDL assignment warning at DE1_SoC.sv(1212): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1212 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567477 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1216) " "Verilog HDL assignment warning at DE1_SoC.sv(1216): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1216 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567478 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1220) " "Verilog HDL assignment warning at DE1_SoC.sv(1220): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1220 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567479 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1224) " "Verilog HDL assignment warning at DE1_SoC.sv(1224): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567480 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1229) " "Verilog HDL assignment warning at DE1_SoC.sv(1229): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1229 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567481 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1233) " "Verilog HDL assignment warning at DE1_SoC.sv(1233): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567482 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1237) " "Verilog HDL assignment warning at DE1_SoC.sv(1237): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1237 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567483 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1241) " "Verilog HDL assignment warning at DE1_SoC.sv(1241): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1241 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567485 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1245) " "Verilog HDL assignment warning at DE1_SoC.sv(1245): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1245 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567486 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1249) " "Verilog HDL assignment warning at DE1_SoC.sv(1249): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1249 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567487 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1256) " "Verilog HDL assignment warning at DE1_SoC.sv(1256): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1256 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567487 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1257) " "Verilog HDL assignment warning at DE1_SoC.sv(1257): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1257 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567488 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1258) " "Verilog HDL assignment warning at DE1_SoC.sv(1258): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1258 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567488 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1275) " "Verilog HDL assignment warning at DE1_SoC.sv(1275): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1275 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567489 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1276) " "Verilog HDL assignment warning at DE1_SoC.sv(1276): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1276 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567489 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1277) " "Verilog HDL assignment warning at DE1_SoC.sv(1277): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1277 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567489 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(1294) " "Verilog HDL assignment warning at DE1_SoC.sv(1294): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1294 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567490 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(1295) " "Verilog HDL assignment warning at DE1_SoC.sv(1295): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1295 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567490 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(1296) " "Verilog HDL assignment warning at DE1_SoC.sv(1296): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567491 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1300) " "Verilog HDL assignment warning at DE1_SoC.sv(1300): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1300 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567491 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1301) " "Verilog HDL assignment warning at DE1_SoC.sv(1301): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1301 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567491 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1302) " "Verilog HDL assignment warning at DE1_SoC.sv(1302): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1302 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567491 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(1306) " "Verilog HDL assignment warning at DE1_SoC.sv(1306): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1306 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567491 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(1307) " "Verilog HDL assignment warning at DE1_SoC.sv(1307): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1307 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567492 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 8 DE1_SoC.sv(1308) " "Verilog HDL assignment warning at DE1_SoC.sv(1308): truncated value with size 64 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1308 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567492 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1315) " "Verilog HDL assignment warning at DE1_SoC.sv(1315): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1315 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567492 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1316) " "Verilog HDL assignment warning at DE1_SoC.sv(1316): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1316 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567492 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1317) " "Verilog HDL assignment warning at DE1_SoC.sv(1317): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1317 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567492 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1321) " "Verilog HDL assignment warning at DE1_SoC.sv(1321): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1321 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567493 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1322) " "Verilog HDL assignment warning at DE1_SoC.sv(1322): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1322 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567493 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1323) " "Verilog HDL assignment warning at DE1_SoC.sv(1323): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567493 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1327) " "Verilog HDL assignment warning at DE1_SoC.sv(1327): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1327 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567493 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1328) " "Verilog HDL assignment warning at DE1_SoC.sv(1328): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567493 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1329) " "Verilog HDL assignment warning at DE1_SoC.sv(1329): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567493 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1340) " "Verilog HDL assignment warning at DE1_SoC.sv(1340): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1340 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567494 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1341) " "Verilog HDL assignment warning at DE1_SoC.sv(1341): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1341 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567494 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1342) " "Verilog HDL assignment warning at DE1_SoC.sv(1342): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1342 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567494 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1347) " "Verilog HDL assignment warning at DE1_SoC.sv(1347): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1347 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567494 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1348) " "Verilog HDL assignment warning at DE1_SoC.sv(1348): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1348 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567495 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1349) " "Verilog HDL assignment warning at DE1_SoC.sv(1349): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1349 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567495 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1359) " "Verilog HDL assignment warning at DE1_SoC.sv(1359): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1359 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567496 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1360) " "Verilog HDL assignment warning at DE1_SoC.sv(1360): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1360 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567496 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1361) " "Verilog HDL assignment warning at DE1_SoC.sv(1361): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1361 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567496 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1371) " "Verilog HDL assignment warning at DE1_SoC.sv(1371): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567497 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1372) " "Verilog HDL assignment warning at DE1_SoC.sv(1372): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1372 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567497 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1373) " "Verilog HDL assignment warning at DE1_SoC.sv(1373): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1373 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567497 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1383) " "Verilog HDL assignment warning at DE1_SoC.sv(1383): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567498 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1384) " "Verilog HDL assignment warning at DE1_SoC.sv(1384): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1384 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567498 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1385) " "Verilog HDL assignment warning at DE1_SoC.sv(1385): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567498 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1395) " "Verilog HDL assignment warning at DE1_SoC.sv(1395): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1395 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567499 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1396) " "Verilog HDL assignment warning at DE1_SoC.sv(1396): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1396 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567499 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1397) " "Verilog HDL assignment warning at DE1_SoC.sv(1397): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1397 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567499 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1406) " "Verilog HDL assignment warning at DE1_SoC.sv(1406): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1406 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567500 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1407) " "Verilog HDL assignment warning at DE1_SoC.sv(1407): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1407 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567500 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1408) " "Verilog HDL assignment warning at DE1_SoC.sv(1408): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1408 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567500 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1416) " "Verilog HDL assignment warning at DE1_SoC.sv(1416): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1416 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567501 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1417) " "Verilog HDL assignment warning at DE1_SoC.sv(1417): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1417 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567501 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1418) " "Verilog HDL assignment warning at DE1_SoC.sv(1418): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1418 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567501 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1425) " "Verilog HDL assignment warning at DE1_SoC.sv(1425): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1425 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567501 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1426) " "Verilog HDL assignment warning at DE1_SoC.sv(1426): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1426 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567501 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1427) " "Verilog HDL assignment warning at DE1_SoC.sv(1427): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1427 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567502 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1434) " "Verilog HDL assignment warning at DE1_SoC.sv(1434): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1434 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567502 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1435) " "Verilog HDL assignment warning at DE1_SoC.sv(1435): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1435 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567502 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1436) " "Verilog HDL assignment warning at DE1_SoC.sv(1436): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1436 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567502 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1443) " "Verilog HDL assignment warning at DE1_SoC.sv(1443): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1443 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567503 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1444) " "Verilog HDL assignment warning at DE1_SoC.sv(1444): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1444 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567503 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1445) " "Verilog HDL assignment warning at DE1_SoC.sv(1445): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1445 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567503 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1453) " "Verilog HDL assignment warning at DE1_SoC.sv(1453): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1453 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567503 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1454) " "Verilog HDL assignment warning at DE1_SoC.sv(1454): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1454 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567503 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1455) " "Verilog HDL assignment warning at DE1_SoC.sv(1455): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1455 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567503 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1462) " "Verilog HDL assignment warning at DE1_SoC.sv(1462): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1462 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567504 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1463) " "Verilog HDL assignment warning at DE1_SoC.sv(1463): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1463 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567504 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1464) " "Verilog HDL assignment warning at DE1_SoC.sv(1464): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1464 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567504 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1465) " "Verilog HDL assignment warning at DE1_SoC.sv(1465): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1465 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567504 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1467) " "Verilog HDL assignment warning at DE1_SoC.sv(1467): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1467 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567504 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1471) " "Verilog HDL assignment warning at DE1_SoC.sv(1471): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1471 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567505 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1472) " "Verilog HDL assignment warning at DE1_SoC.sv(1472): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1472 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567505 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1473) " "Verilog HDL assignment warning at DE1_SoC.sv(1473): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1473 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567505 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1474) " "Verilog HDL assignment warning at DE1_SoC.sv(1474): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1474 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567505 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1476) " "Verilog HDL assignment warning at DE1_SoC.sv(1476): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1476 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567505 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1480) " "Verilog HDL assignment warning at DE1_SoC.sv(1480): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1480 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567506 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1481) " "Verilog HDL assignment warning at DE1_SoC.sv(1481): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1481 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567506 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1482) " "Verilog HDL assignment warning at DE1_SoC.sv(1482): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1482 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567506 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1483) " "Verilog HDL assignment warning at DE1_SoC.sv(1483): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1483 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567506 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1487) " "Verilog HDL assignment warning at DE1_SoC.sv(1487): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1487 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567506 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1488) " "Verilog HDL assignment warning at DE1_SoC.sv(1488): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1488 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567506 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1489) " "Verilog HDL assignment warning at DE1_SoC.sv(1489): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1489 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567507 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1490) " "Verilog HDL assignment warning at DE1_SoC.sv(1490): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1490 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567507 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1492) " "Verilog HDL assignment warning at DE1_SoC.sv(1492): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1492 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567507 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1496) " "Verilog HDL assignment warning at DE1_SoC.sv(1496): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1496 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567507 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1497) " "Verilog HDL assignment warning at DE1_SoC.sv(1497): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1497 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567507 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1498) " "Verilog HDL assignment warning at DE1_SoC.sv(1498): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1498 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567507 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1499) " "Verilog HDL assignment warning at DE1_SoC.sv(1499): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1499 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567508 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1501) " "Verilog HDL assignment warning at DE1_SoC.sv(1501): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567508 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1508) " "Verilog HDL assignment warning at DE1_SoC.sv(1508): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567508 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1509) " "Verilog HDL assignment warning at DE1_SoC.sv(1509): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1509 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567508 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1510) " "Verilog HDL assignment warning at DE1_SoC.sv(1510): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1510 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567508 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1511) " "Verilog HDL assignment warning at DE1_SoC.sv(1511): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1511 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567509 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1513) " "Verilog HDL assignment warning at DE1_SoC.sv(1513): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1513 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567509 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1517) " "Verilog HDL assignment warning at DE1_SoC.sv(1517): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1517 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567509 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1518) " "Verilog HDL assignment warning at DE1_SoC.sv(1518): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1518 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567509 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1519) " "Verilog HDL assignment warning at DE1_SoC.sv(1519): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567509 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1520) " "Verilog HDL assignment warning at DE1_SoC.sv(1520): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1520 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567509 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1522) " "Verilog HDL assignment warning at DE1_SoC.sv(1522): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1522 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567510 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1526) " "Verilog HDL assignment warning at DE1_SoC.sv(1526): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1526 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567510 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1527) " "Verilog HDL assignment warning at DE1_SoC.sv(1527): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1527 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567510 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1528) " "Verilog HDL assignment warning at DE1_SoC.sv(1528): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1528 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567510 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1529) " "Verilog HDL assignment warning at DE1_SoC.sv(1529): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1529 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567510 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1533) " "Verilog HDL assignment warning at DE1_SoC.sv(1533): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1533 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567511 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1534) " "Verilog HDL assignment warning at DE1_SoC.sv(1534): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1534 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567511 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1535) " "Verilog HDL assignment warning at DE1_SoC.sv(1535): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1535 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567511 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1536) " "Verilog HDL assignment warning at DE1_SoC.sv(1536): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567511 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1538) " "Verilog HDL assignment warning at DE1_SoC.sv(1538): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1538 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567511 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1542) " "Verilog HDL assignment warning at DE1_SoC.sv(1542): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1542 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567511 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1543) " "Verilog HDL assignment warning at DE1_SoC.sv(1543): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1543 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567512 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1544) " "Verilog HDL assignment warning at DE1_SoC.sv(1544): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1544 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567512 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1545) " "Verilog HDL assignment warning at DE1_SoC.sv(1545): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1545 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567512 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1547) " "Verilog HDL assignment warning at DE1_SoC.sv(1547): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1547 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567512 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1554) " "Verilog HDL assignment warning at DE1_SoC.sv(1554): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1554 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567512 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1555) " "Verilog HDL assignment warning at DE1_SoC.sv(1555): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1555 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567513 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1556) " "Verilog HDL assignment warning at DE1_SoC.sv(1556): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1556 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567513 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1557) " "Verilog HDL assignment warning at DE1_SoC.sv(1557): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1557 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567513 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1559) " "Verilog HDL assignment warning at DE1_SoC.sv(1559): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1559 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567513 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1563) " "Verilog HDL assignment warning at DE1_SoC.sv(1563): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1563 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567513 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1564) " "Verilog HDL assignment warning at DE1_SoC.sv(1564): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1564 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567513 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1565) " "Verilog HDL assignment warning at DE1_SoC.sv(1565): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1565 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567514 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1566) " "Verilog HDL assignment warning at DE1_SoC.sv(1566): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1566 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567514 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1568) " "Verilog HDL assignment warning at DE1_SoC.sv(1568): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1568 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567514 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1572) " "Verilog HDL assignment warning at DE1_SoC.sv(1572): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1572 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567514 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1573) " "Verilog HDL assignment warning at DE1_SoC.sv(1573): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1573 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567514 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1574) " "Verilog HDL assignment warning at DE1_SoC.sv(1574): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1574 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567514 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1575) " "Verilog HDL assignment warning at DE1_SoC.sv(1575): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1575 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567515 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1579) " "Verilog HDL assignment warning at DE1_SoC.sv(1579): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1579 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567515 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1580) " "Verilog HDL assignment warning at DE1_SoC.sv(1580): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1580 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567515 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1581) " "Verilog HDL assignment warning at DE1_SoC.sv(1581): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1581 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567515 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1582) " "Verilog HDL assignment warning at DE1_SoC.sv(1582): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1582 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567515 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1584) " "Verilog HDL assignment warning at DE1_SoC.sv(1584): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1584 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567515 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1588) " "Verilog HDL assignment warning at DE1_SoC.sv(1588): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1588 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567516 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1589) " "Verilog HDL assignment warning at DE1_SoC.sv(1589): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1589 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567516 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1590) " "Verilog HDL assignment warning at DE1_SoC.sv(1590): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1590 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567516 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1591) " "Verilog HDL assignment warning at DE1_SoC.sv(1591): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1591 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567516 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1593) " "Verilog HDL assignment warning at DE1_SoC.sv(1593): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1593 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567516 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1600) " "Verilog HDL assignment warning at DE1_SoC.sv(1600): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1600 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567517 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1601) " "Verilog HDL assignment warning at DE1_SoC.sv(1601): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1601 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567517 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1602) " "Verilog HDL assignment warning at DE1_SoC.sv(1602): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567517 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1612) " "Verilog HDL assignment warning at DE1_SoC.sv(1612): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1612 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567518 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1613) " "Verilog HDL assignment warning at DE1_SoC.sv(1613): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1613 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567518 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1614) " "Verilog HDL assignment warning at DE1_SoC.sv(1614): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567518 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1618) " "Verilog HDL assignment warning at DE1_SoC.sv(1618): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1618 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567518 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1619) " "Verilog HDL assignment warning at DE1_SoC.sv(1619): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1619 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567518 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1620) " "Verilog HDL assignment warning at DE1_SoC.sv(1620): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1620 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567518 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1624) " "Verilog HDL assignment warning at DE1_SoC.sv(1624): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1624 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567519 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1625) " "Verilog HDL assignment warning at DE1_SoC.sv(1625): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567519 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1626) " "Verilog HDL assignment warning at DE1_SoC.sv(1626): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1626 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567519 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1630) " "Verilog HDL assignment warning at DE1_SoC.sv(1630): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1630 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567519 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1631) " "Verilog HDL assignment warning at DE1_SoC.sv(1631): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1631 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567519 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1632) " "Verilog HDL assignment warning at DE1_SoC.sv(1632): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1632 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567520 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1636) " "Verilog HDL assignment warning at DE1_SoC.sv(1636): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1636 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567520 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1637) " "Verilog HDL assignment warning at DE1_SoC.sv(1637): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1637 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567520 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1638) " "Verilog HDL assignment warning at DE1_SoC.sv(1638): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1638 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567520 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1642) " "Verilog HDL assignment warning at DE1_SoC.sv(1642): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1642 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567520 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1643) " "Verilog HDL assignment warning at DE1_SoC.sv(1643): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1643 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567520 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1644) " "Verilog HDL assignment warning at DE1_SoC.sv(1644): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1644 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567521 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1650) " "Verilog HDL assignment warning at DE1_SoC.sv(1650): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567521 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1651) " "Verilog HDL assignment warning at DE1_SoC.sv(1651): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1651 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567521 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1652) " "Verilog HDL assignment warning at DE1_SoC.sv(1652): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567521 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1656) " "Verilog HDL assignment warning at DE1_SoC.sv(1656): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1656 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567521 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1657) " "Verilog HDL assignment warning at DE1_SoC.sv(1657): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1657 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567521 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1658) " "Verilog HDL assignment warning at DE1_SoC.sv(1658): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567522 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1662) " "Verilog HDL assignment warning at DE1_SoC.sv(1662): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1662 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567522 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1663) " "Verilog HDL assignment warning at DE1_SoC.sv(1663): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1663 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567522 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1664) " "Verilog HDL assignment warning at DE1_SoC.sv(1664): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1664 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567522 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1671) " "Verilog HDL assignment warning at DE1_SoC.sv(1671): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1671 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567522 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1672) " "Verilog HDL assignment warning at DE1_SoC.sv(1672): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1672 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567522 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1673) " "Verilog HDL assignment warning at DE1_SoC.sv(1673): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1673 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567523 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1677) " "Verilog HDL assignment warning at DE1_SoC.sv(1677): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567523 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1678) " "Verilog HDL assignment warning at DE1_SoC.sv(1678): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1678 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567523 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1679) " "Verilog HDL assignment warning at DE1_SoC.sv(1679): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1679 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567523 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1683) " "Verilog HDL assignment warning at DE1_SoC.sv(1683): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1683 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567523 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1684) " "Verilog HDL assignment warning at DE1_SoC.sv(1684): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567523 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1685) " "Verilog HDL assignment warning at DE1_SoC.sv(1685): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1685 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567524 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1689) " "Verilog HDL assignment warning at DE1_SoC.sv(1689): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567524 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1690) " "Verilog HDL assignment warning at DE1_SoC.sv(1690): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567524 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1691) " "Verilog HDL assignment warning at DE1_SoC.sv(1691): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567524 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1695) " "Verilog HDL assignment warning at DE1_SoC.sv(1695): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1695 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567524 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1696) " "Verilog HDL assignment warning at DE1_SoC.sv(1696): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567524 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1697) " "Verilog HDL assignment warning at DE1_SoC.sv(1697): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1697 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567525 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1698) " "Verilog HDL assignment warning at DE1_SoC.sv(1698): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567525 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1702) " "Verilog HDL assignment warning at DE1_SoC.sv(1702): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1702 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567525 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1703) " "Verilog HDL assignment warning at DE1_SoC.sv(1703): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567525 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1704) " "Verilog HDL assignment warning at DE1_SoC.sv(1704): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1704 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567525 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1713) " "Verilog HDL assignment warning at DE1_SoC.sv(1713): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1713 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567525 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1714) " "Verilog HDL assignment warning at DE1_SoC.sv(1714): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1714 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567526 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1715) " "Verilog HDL assignment warning at DE1_SoC.sv(1715): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1715 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567526 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1719) " "Verilog HDL assignment warning at DE1_SoC.sv(1719): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1719 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567526 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1720) " "Verilog HDL assignment warning at DE1_SoC.sv(1720): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1720 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567526 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1721) " "Verilog HDL assignment warning at DE1_SoC.sv(1721): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1721 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567526 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1725) " "Verilog HDL assignment warning at DE1_SoC.sv(1725): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1725 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567526 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1726) " "Verilog HDL assignment warning at DE1_SoC.sv(1726): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1726 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567527 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1727) " "Verilog HDL assignment warning at DE1_SoC.sv(1727): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1727 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567527 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1731) " "Verilog HDL assignment warning at DE1_SoC.sv(1731): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1731 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567527 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1732) " "Verilog HDL assignment warning at DE1_SoC.sv(1732): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1732 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567527 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1733) " "Verilog HDL assignment warning at DE1_SoC.sv(1733): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1733 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567527 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1737) " "Verilog HDL assignment warning at DE1_SoC.sv(1737): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1737 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567527 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1738) " "Verilog HDL assignment warning at DE1_SoC.sv(1738): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567527 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1739) " "Verilog HDL assignment warning at DE1_SoC.sv(1739): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1739 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567528 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1743) " "Verilog HDL assignment warning at DE1_SoC.sv(1743): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1743 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567528 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1744) " "Verilog HDL assignment warning at DE1_SoC.sv(1744): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1744 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567528 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1745) " "Verilog HDL assignment warning at DE1_SoC.sv(1745): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1745 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567528 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1751) " "Verilog HDL assignment warning at DE1_SoC.sv(1751): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1751 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567528 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1752) " "Verilog HDL assignment warning at DE1_SoC.sv(1752): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1752 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567529 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1753) " "Verilog HDL assignment warning at DE1_SoC.sv(1753): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1753 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567529 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1757) " "Verilog HDL assignment warning at DE1_SoC.sv(1757): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567529 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1758) " "Verilog HDL assignment warning at DE1_SoC.sv(1758): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1758 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567529 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1759) " "Verilog HDL assignment warning at DE1_SoC.sv(1759): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1759 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567529 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1763) " "Verilog HDL assignment warning at DE1_SoC.sv(1763): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1763 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567529 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1764) " "Verilog HDL assignment warning at DE1_SoC.sv(1764): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1764 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567529 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1765) " "Verilog HDL assignment warning at DE1_SoC.sv(1765): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1765 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567530 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1769) " "Verilog HDL assignment warning at DE1_SoC.sv(1769): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1769 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567530 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1770) " "Verilog HDL assignment warning at DE1_SoC.sv(1770): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1770 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567530 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 DE1_SoC.sv(1771) " "Verilog HDL assignment warning at DE1_SoC.sv(1771): truncated value with size 32 to match size of target (8)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1771 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567530 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1808) " "Verilog HDL assignment warning at DE1_SoC.sv(1808): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1808 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567539 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1816) " "Verilog HDL assignment warning at DE1_SoC.sv(1816): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1816 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567540 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 DE1_SoC.sv(1898) " "Verilog HDL assignment warning at DE1_SoC.sv(1898): truncated value with size 32 to match size of target (16)" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1898 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966567542 "|DE1_SoC"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR DE1_SoC.sv(6) " "Output port \"LEDR\" at DE1_SoC.sv(6) has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 1 0 "Quartus II" 0 -1 1496966567590 "|DE1_SoC"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_divider clock_divider:cdiv1 " "Elaborating entity \"clock_divider\" for hierarchy \"clock_divider:cdiv1\"" {  } { { "DE1_SoC.sv" "cdiv1" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system RLC_game_system:cpuModule " "Elaborating entity \"RLC_game_system\" for hierarchy \"RLC_game_system:cpuModule\"" {  } { { "DE1_SoC.sv" "cpuModule" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568254 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu " "Elaborating entity \"RLC_game_system_cpu\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "cpu" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 136 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_test_bench RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_test_bench:the_RLC_game_system_cpu_test_bench " "Elaborating entity \"RLC_game_system_cpu_test_bench\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_test_bench:the_RLC_game_system_cpu_test_bench\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_test_bench" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 3833 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_register_bank_a_module RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a " "Elaborating entity \"RLC_game_system_cpu_register_bank_a_module\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "RLC_game_system_cpu_register_bank_a" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 4318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568272 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_altsyncram" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 57 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966568306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RLC_game_system_cpu_rf_ram_a.mif " "Parameter \"init_file\" = \"RLC_game_system_cpu_rf_ram_a.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568307 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 57 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966568307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f6n1 " "Found entity 1: altsyncram_f6n1" {  } { { "db/altsyncram_f6n1.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_f6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966568365 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966568365 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f6n1 RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_f6n1:auto_generated " "Elaborating entity \"altsyncram_f6n1\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_a_module:RLC_game_system_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_f6n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568366 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_register_bank_b_module RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b " "Elaborating entity \"RLC_game_system_cpu_register_bank_b_module\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "RLC_game_system_cpu_register_bank_b" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 4339 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_altsyncram" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568408 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 122 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RLC_game_system_cpu_rf_ram_b.mif " "Parameter \"init_file\" = \"RLC_game_system_cpu_rf_ram_b.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568410 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 122 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966568410 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_g6n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_g6n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_g6n1 " "Found entity 1: altsyncram_g6n1" {  } { { "db/altsyncram_g6n1.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_g6n1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966568468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966568468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_g6n1 RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_g6n1:auto_generated " "Elaborating entity \"altsyncram_g6n1\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_register_bank_b_module:RLC_game_system_cpu_register_bank_b\|altsyncram:the_altsyncram\|altsyncram_g6n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568468 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci " "Elaborating entity \"RLC_game_system_cpu_nios2_oci\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 4808 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568503 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_debug RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_debug\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_debug" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2838 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_altera_std_synchronizer" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568519 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966568520 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_debug:the_RLC_game_system_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568520 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966568520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_ocimem RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem " "Elaborating entity \"RLC_game_system_cpu_nios2_ocimem\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_ocimem" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2858 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568522 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_ociram_sp_ram_module RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram " "Elaborating entity \"RLC_game_system_cpu_ociram_sp_ram_module\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "RLC_game_system_cpu_ociram_sp_ram" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 503 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_altsyncram" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568531 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 331 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966568533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RLC_game_system_cpu_ociram_default_contents.mif " "Parameter \"init_file\" = \"RLC_game_system_cpu_ociram_default_contents.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568533 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 331 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966568533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_2df1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_2df1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_2df1 " "Found entity 1: altsyncram_2df1" {  } { { "db/altsyncram_2df1.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_2df1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966568591 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966568591 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_2df1 RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2df1:auto_generated " "Elaborating entity \"altsyncram_2df1\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2df1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_avalon_reg RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_avalon_reg:the_RLC_game_system_cpu_nios2_avalon_reg " "Elaborating entity \"RLC_game_system_cpu_nios2_avalon_reg\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_avalon_reg:the_RLC_game_system_cpu_nios2_avalon_reg\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_avalon_reg" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2877 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_break RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_break\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_break:the_RLC_game_system_cpu_nios2_oci_break\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_break" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2908 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_xbrk RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_xbrk:the_RLC_game_system_cpu_nios2_oci_xbrk " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_xbrk\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_xbrk:the_RLC_game_system_cpu_nios2_oci_xbrk\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_xbrk" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2929 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568632 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_dbrk RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_dbrk:the_RLC_game_system_cpu_nios2_oci_dbrk " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_dbrk\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_dbrk:the_RLC_game_system_cpu_nios2_oci_dbrk\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_dbrk" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2955 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568634 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_itrace RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_itrace:the_RLC_game_system_cpu_nios2_oci_itrace " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_itrace\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_itrace:the_RLC_game_system_cpu_nios2_oci_itrace\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_itrace" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2974 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_dtrace RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_dtrace:the_RLC_game_system_cpu_nios2_oci_dtrace " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_dtrace\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_dtrace:the_RLC_game_system_cpu_nios2_oci_dtrace\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_dtrace" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2989 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_td_mode RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_dtrace:the_RLC_game_system_cpu_nios2_oci_dtrace\|RLC_game_system_cpu_nios2_oci_td_mode:RLC_game_system_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_td_mode\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_dtrace:the_RLC_game_system_cpu_nios2_oci_dtrace\|RLC_game_system_cpu_nios2_oci_td_mode:RLC_game_system_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "RLC_game_system_cpu_nios2_oci_trc_ctrl_td_mode" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 1752 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_fifo RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_fifo\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_fifo" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 3008 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568643 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt:the_RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt:the_RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_compute_input_tm_cnt" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2083 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc:the_RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc:the_RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_fifo_wrptr_inc" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568646 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_fifo_cnt_inc RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_nios2_oci_fifo_cnt_inc:the_RLC_game_system_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_nios2_oci_fifo_cnt_inc:the_RLC_game_system_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_fifo_cnt_inc" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_oci_test_bench RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_oci_test_bench:the_RLC_game_system_cpu_oci_test_bench " "Elaborating entity \"RLC_game_system_cpu_oci_test_bench\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_fifo:the_RLC_game_system_cpu_nios2_oci_fifo\|RLC_game_system_cpu_oci_test_bench:the_RLC_game_system_cpu_oci_test_bench\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_oci_test_bench" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 2109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568650 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_pib RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_pib:the_RLC_game_system_cpu_nios2_oci_pib " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_pib\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_pib:the_RLC_game_system_cpu_nios2_oci_pib\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_pib" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 3018 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568652 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_nios2_oci_im RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_im:the_RLC_game_system_cpu_nios2_oci_im " "Elaborating entity \"RLC_game_system_cpu_nios2_oci_im\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_oci_im:the_RLC_game_system_cpu_nios2_oci_im\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_nios2_oci_im" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 3039 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_jtag_debug_module_wrapper RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper " "Elaborating entity \"RLC_game_system_cpu_jtag_debug_module_wrapper\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu.v" "the_RLC_game_system_cpu_jtag_debug_module_wrapper" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu.v" 3144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_jtag_debug_module_tck RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck " "Elaborating entity \"RLC_game_system_cpu_jtag_debug_module_tck\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|RLC_game_system_cpu_jtag_debug_module_tck:the_RLC_game_system_cpu_jtag_debug_module_tck\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "the_RLC_game_system_cpu_jtag_debug_module_tck" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_cpu_jtag_debug_module_sysclk RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk " "Elaborating entity \"RLC_game_system_cpu_jtag_debug_module_sysclk\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|RLC_game_system_cpu_jtag_debug_module_sysclk:the_RLC_game_system_cpu_jtag_debug_module_sysclk\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "the_RLC_game_system_cpu_jtag_debug_module_sysclk" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 188 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "RLC_game_system_cpu_jtag_debug_module_phy" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568682 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966568683 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568683 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568683 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966568683 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568686 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_jtag_debug_module_wrapper:the_RLC_game_system_cpu_jtag_debug_module_wrapper\|sld_virtual_jtag_basic:RLC_game_system_cpu_jtag_debug_module_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/altera/14.0/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_cpu_jtag_debug_module_wrapper.v" 218 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_jtag_uart RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart " "Elaborating entity \"RLC_game_system_jtag_uart\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "jtag_uart" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_jtag_uart_scfifo_w RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w " "Elaborating entity \"RLC_game_system_jtag_uart_scfifo_w\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "the_RLC_game_system_jtag_uart_scfifo_w" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568693 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "wfifo" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568741 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966568742 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568742 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568742 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966568742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_3291.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_3291.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_3291 " "Found entity 1: scfifo_3291" {  } { { "db/scfifo_3291.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/scfifo_3291.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966568788 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966568788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_3291 RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated " "Elaborating entity \"scfifo_3291\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/scfifo.tdf" 297 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568789 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_a891.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_a891.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_a891 " "Found entity 1: a_dpfifo_a891" {  } { { "db/a_dpfifo_a891.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/a_dpfifo_a891.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966568800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966568800 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_a891 RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo " "Elaborating entity \"a_dpfifo_a891\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\"" {  } { { "db/scfifo_3291.tdf" "dpfifo" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/scfifo_3291.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966568812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966568812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_a891.tdf" "fifo_state" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/a_dpfifo_a891.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966568862 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966568862 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568864 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/dpram_7s81.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/dpram_7s81.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 dpram_7s81 " "Found entity 1: dpram_7s81" {  } { { "db/dpram_7s81.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/dpram_7s81.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966568912 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966568912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dpram_7s81 RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram " "Elaborating entity \"dpram_7s81\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\"" {  } { { "db/a_dpfifo_a891.tdf" "FIFOram" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/a_dpfifo_a891.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b8s1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b8s1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b8s1 " "Found entity 1: altsyncram_b8s1" {  } { { "db/altsyncram_b8s1.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_b8s1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966568968 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966568968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b8s1 RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1 " "Elaborating entity \"altsyncram_b8s1\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|dpram_7s81:FIFOram\|altsyncram_b8s1:altsyncram1\"" {  } { { "db/dpram_7s81.tdf" "altsyncram1" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/dpram_7s81.tdf" 37 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966568969 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966569017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966569017 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_w:the_RLC_game_system_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_3291:auto_generated\|a_dpfifo_a891:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_a891.tdf" "rd_ptr_count" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/a_dpfifo_a891.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569018 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_jtag_uart_scfifo_r RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_r:the_RLC_game_system_jtag_uart_scfifo_r " "Elaborating entity \"RLC_game_system_jtag_uart_scfifo_r\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|RLC_game_system_jtag_uart_scfifo_r:the_RLC_game_system_jtag_uart_scfifo_r\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "the_RLC_game_system_jtag_uart_scfifo_r" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 429 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:RLC_game_system_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:RLC_game_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "RLC_game_system_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:RLC_game_system_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:RLC_game_system_jtag_uart_alt_jtag_atlantic\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 564 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966569127 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:RLC_game_system_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_jtag_uart:jtag_uart\|alt_jtag_atlantic:RLC_game_system_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569127 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569127 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_jtag_uart.v" 564 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966569127 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_led_pio RLC_game_system:cpuModule\|RLC_game_system_led_pio:led_pio " "Elaborating entity \"RLC_game_system_led_pio\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_led_pio:led_pio\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "led_pio" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_onchip_mem RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem " "Elaborating entity \"RLC_game_system_onchip_mem\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "onchip_mem" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" "the_altsyncram" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569141 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" 66 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram " "Instantiated megafunction \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file RLC_game_system_onchip_mem.hex " "Parameter \"init_file\" = \"RLC_game_system_onchip_mem.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 50000 " "Parameter \"maximum_depth\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 50000 " "Parameter \"numwords_a\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 16 " "Parameter \"widthad_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569142 ""}  } { { "Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_onchip_mem.v" 66 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966569142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_llj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_llj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_llj1 " "Found entity 1: altsyncram_llj1" {  } { { "db/altsyncram_llj1.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_llj1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966569232 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966569232 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_llj1 RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_llj1:auto_generated " "Elaborating entity \"altsyncram_llj1\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_llj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/14.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_cla.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_cla.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_cla " "Found entity 1: decode_cla" {  } { { "db/decode_cla.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/decode_cla.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966569289 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966569289 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_cla RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_llj1:auto_generated\|decode_cla:decode3 " "Elaborating entity \"decode_cla\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_llj1:auto_generated\|decode_cla:decode3\"" {  } { { "db/altsyncram_llj1.tdf" "decode3" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_llj1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569290 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9hb " "Found entity 1: mux_9hb" {  } { { "db/mux_9hb.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/mux_9hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966569342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966569342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9hb RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_llj1:auto_generated\|mux_9hb:mux2 " "Elaborating entity \"mux_9hb\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_onchip_mem:onchip_mem\|altsyncram:the_altsyncram\|altsyncram_llj1:auto_generated\|mux_9hb:mux2\"" {  } { { "db/altsyncram_llj1.tdf" "mux2" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/altsyncram_llj1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569343 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_switches_pio RLC_game_system:cpuModule\|RLC_game_system_switches_pio:switches_pio " "Elaborating entity \"RLC_game_system_switches_pio\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_switches_pio:switches_pio\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "switches_pio" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_KEYin_pio RLC_game_system:cpuModule\|RLC_game_system_KEYin_pio:keyin_pio " "Elaborating entity \"RLC_game_system_KEYin_pio\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_KEYin_pio:keyin_pio\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "keyin_pio" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569547 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_seven_seg_pio RLC_game_system:cpuModule\|RLC_game_system_seven_seg_pio:seven_seg_pio " "Elaborating entity \"RLC_game_system_seven_seg_pio\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_seven_seg_pio:seven_seg_pio\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "seven_seg_pio" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_OutputClockEnable_pio RLC_game_system:cpuModule\|RLC_game_system_OutputClockEnable_pio:outputclockenable_pio " "Elaborating entity \"RLC_game_system_OutputClockEnable_pio\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_OutputClockEnable_pio:outputclockenable_pio\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "outputclockenable_pio" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 230 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_VGAout RLC_game_system:cpuModule\|RLC_game_system_VGAout:vgaout " "Elaborating entity \"RLC_game_system_VGAout\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_VGAout:vgaout\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "vgaout" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 252 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_VGA_X_cord RLC_game_system:cpuModule\|RLC_game_system_VGA_X_cord:vga_x_cord " "Elaborating entity \"RLC_game_system_VGA_X_cord\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_VGA_X_cord:vga_x_cord\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "vga_x_cord" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 260 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_VGA_Y_cord RLC_game_system:cpuModule\|RLC_game_system_VGA_Y_cord:vga_y_cord " "Elaborating entity \"RLC_game_system_VGA_Y_cord\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_VGA_Y_cord:vga_y_cord\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "vga_y_cord" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 268 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569558 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"RLC_game_system_mm_interconnect_0\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "mm_interconnect_0" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 364 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569560 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_data_master_translator\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cpu_data_master_translator" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 1030 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:cpu_instruction_master_translator\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cpu_instruction_master_translator" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 1092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_avalon_jtag_slave_translator\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_translator" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 1158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569617 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:cpu_jtag_debug_module_translator\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cpu_jtag_debug_module_translator" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 1224 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569620 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_mem_s1_translator\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "onchip_mem_s1_translator" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 1290 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569623 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:led_pio_s1_translator\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "led_pio_s1_translator" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569625 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_data_master_agent\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cpu_data_master_agent" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 2164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:cpu_instruction_master_agent\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cpu_instruction_master_agent" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 2246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 2329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569651 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_slave_agent.sv" 596 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "jtag_uart_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 2370 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569657 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router:router " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router:router\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "router" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_default_decode RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router:router\|RLC_game_system_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_default_decode\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router:router\|RLC_game_system_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router.sv" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569729 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_001 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_001\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_001:router_001\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "router_001" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_001_default_decode RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_001:router_001\|RLC_game_system_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_001_default_decode\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_001:router_001\|RLC_game_system_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_001.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_002 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_002\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_002:router_002\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "router_002" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4154 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_002_default_decode RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_002:router_002\|RLC_game_system_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_002_default_decode\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_002:router_002\|RLC_game_system_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_002.sv" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_003 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_003\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_003:router_003\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "router_003" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4170 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_router_003_default_decode RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_003:router_003\|RLC_game_system_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"RLC_game_system_mm_interconnect_0_router_003_default_decode\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_router_003:router_003\|RLC_game_system_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_router_003.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_cmd_demux RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"RLC_game_system_mm_interconnect_0_cmd_demux\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4479 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_cmd_demux_001 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"RLC_game_system_mm_interconnect_0_cmd_demux_001\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cmd_demux_001" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4502 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_cmd_mux RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"RLC_game_system_mm_interconnect_0_cmd_mux\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_cmd_mux_001 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001 " "Elaborating entity \"RLC_game_system_mm_interconnect_0_cmd_mux_001\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "cmd_mux_001" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_mux_001.sv" "arb" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_cmd_mux_001.sv" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_cmd_mux_001:cmd_mux_001\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_rsp_demux RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"RLC_game_system_mm_interconnect_0_rsp_demux\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 4786 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_rsp_mux RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"RLC_game_system_mm_interconnect_0_rsp_mux\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 5137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux.sv" 504 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_mm_interconnect_0_rsp_mux_001 RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"RLC_game_system_mm_interconnect_0_rsp_mux_001\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" "rsp_mux_001" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0.v" 5160 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_mm_interconnect_0:mm_interconnect_0\|RLC_game_system_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/RLC_game_system_mm_interconnect_0_rsp_mux_001.sv" 296 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RLC_game_system_irq_mapper RLC_game_system:cpuModule\|RLC_game_system_irq_mapper:irq_mapper " "Elaborating entity \"RLC_game_system_irq_mapper\" for hierarchy \"RLC_game_system:cpuModule\|RLC_game_system_irq_mapper:irq_mapper\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "irq_mapper" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 371 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RLC_game_system:cpuModule\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RLC_game_system:cpuModule\|altera_reset_controller:rst_controller\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "rst_controller" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RLC_game_system:cpuModule\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RLC_game_system:cpuModule\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569824 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer RLC_game_system:cpuModule\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"RLC_game_system:cpuModule\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "Qsys/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller RLC_game_system:cpuModule\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"RLC_game_system:cpuModule\|altera_reset_controller:rst_controller_001\"" {  } { { "Qsys/synthesis/RLC_game_system.v" "rst_controller_001" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/Qsys/synthesis/RLC_game_system.v" 497 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569827 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "video_driver video_driver:VGA " "Elaborating entity \"video_driver\" for hierarchy \"video_driver:VGA\"" {  } { { "DE1_SoC.sv" "VGA" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569830 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_up_avalon_video_vga_timing video_driver:VGA\|altera_up_avalon_video_vga_timing:video " "Elaborating entity \"altera_up_avalon_video_vga_timing\" for hierarchy \"video_driver:VGA\|altera_up_avalon_video_vga_timing:video\"" {  } { { "video_driver.sv" "video" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/video_driver.sv" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569832 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(218) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(218): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/altera_up_avalon_video_vga_timing.v" 218 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966569834 "|DE1_SoC|video_driver:VGA|altera_up_avalon_video_vga_timing:video"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 10 altera_up_avalon_video_vga_timing.v(219) " "Verilog HDL assignment warning at altera_up_avalon_video_vga_timing.v(219): truncated value with size 32 to match size of target (10)" {  } { { "altera_up_avalon_video_vga_timing.v" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/altera_up_avalon_video_vga_timing.v" 219 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1496966569834 "|DE1_SoC|video_driver:VGA|altera_up_avalon_video_vga_timing:video"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5bit_e1 mux5bit_e1:e1_pos " "Elaborating entity \"mux5bit_e1\" for hierarchy \"mux5bit_e1:e1_pos\"" {  } { { "DE1_SoC.sv" "e1_pos" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569835 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5bit_e2 mux5bit_e2:e2_pos " "Elaborating entity \"mux5bit_e2\" for hierarchy \"mux5bit_e2:e2_pos\"" {  } { { "DE1_SoC.sv" "e2_pos" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966569840 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "18 " "Inferred 18 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod2\"" {  } { { "DE1_SoC.sv" "Mod2" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 311 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod4\"" {  } { { "DE1_SoC.sv" "Mod4" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 349 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod3\"" {  } { { "DE1_SoC.sv" "Mod3" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 324 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod0\"" {  } { { "DE1_SoC.sv" "Mod0" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 287 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Mod1\"" {  } { { "DE1_SoC.sv" "Mod1" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 287 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div2\"" {  } { { "DE1_SoC.sv" "Div2" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 306 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div8 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div8\"" {  } { { "DE1_SoC.sv" "Div8" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 390 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div5\"" {  } { { "DE1_SoC.sv" "Div5" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 375 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div7 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div7\"" {  } { { "DE1_SoC.sv" "Div7" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 389 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div1\"" {  } { { "DE1_SoC.sv" "Div1" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 295 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div4\"" {  } { { "DE1_SoC.sv" "Div4" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 374 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div0\"" {  } { { "DE1_SoC.sv" "Div0" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 295 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div6\"" {  } { { "DE1_SoC.sv" "Div6" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 388 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div3\"" {  } { { "DE1_SoC.sv" "Div3" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 373 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div9 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div9\"" {  } { { "DE1_SoC.sv" "Div9" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1202 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div10 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div10\"" {  } { { "DE1_SoC.sv" "Div10" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1202 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div11 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div11\"" {  } { { "DE1_SoC.sv" "Div11" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Div12 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Div12\"" {  } { { "DE1_SoC.sv" "Div12" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1227 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586554 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1496966586554 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod2 " "Elaborated megafunction instantiation \"lpm_divide:Mod2\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 311 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586596 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod2 " "Instantiated megafunction \"lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 5 " "Parameter \"LPM_WIDTHD\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586596 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586596 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 311 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966586596 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_eho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_eho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_eho " "Found entity 1: lpm_divide_eho" {  } { { "db/lpm_divide_eho.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_divide_eho.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966586643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966586643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_kbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_kbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_kbg " "Found entity 1: abs_divider_kbg" {  } { { "db/abs_divider_kbg.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/abs_divider_kbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966586654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966586654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_ove.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_ove.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_ove " "Found entity 1: alt_u_div_ove" {  } { { "db/alt_u_div_ove.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/alt_u_div_ove.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966586692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966586692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_kn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_kn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_kn9 " "Found entity 1: lpm_abs_kn9" {  } { { "db/lpm_abs_kn9.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_abs_kn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966586713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966586713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_4p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_4p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_4p9 " "Found entity 1: lpm_abs_4p9" {  } { { "db/lpm_abs_4p9.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_abs_4p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966586723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966586723 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod0 " "Elaborated megafunction instantiation \"lpm_divide:Mod0\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 287 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586755 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod0 " "Instantiated megafunction \"lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586755 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586755 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 287 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966586755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hho.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hho.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hho " "Found entity 1: lpm_divide_hho" {  } { { "db/lpm_divide_hho.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_divide_hho.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966586801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966586801 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_nbg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_nbg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_nbg " "Found entity 1: abs_divider_nbg" {  } { { "db/abs_divider_nbg.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/abs_divider_nbg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966586812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966586812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_uve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_uve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_uve " "Found entity 1: alt_u_div_uve" {  } { { "db/alt_u_div_uve.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/alt_u_div_uve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966586855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966586855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_nn9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_nn9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_nn9 " "Found entity 1: lpm_abs_nn9" {  } { { "db/lpm_abs_nn9.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_abs_nn9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966586876 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966586876 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Mod1 " "Elaborated megafunction instantiation \"lpm_divide:Mod1\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 287 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966586886 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Mod1 " "Instantiated megafunction \"lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586886 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966586886 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 287 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966586886 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_qio.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_qio.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_qio " "Found entity 1: lpm_divide_qio" {  } { { "db/lpm_divide_qio.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_divide_qio.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966586932 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966586932 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/abs_divider_0dg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/abs_divider_0dg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 abs_divider_0dg " "Found entity 1: abs_divider_0dg" {  } { { "db/abs_divider_0dg.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/abs_divider_0dg.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966586942 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966586942 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_h2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_h2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_h2f " "Found entity 1: alt_u_div_h2f" {  } { { "db/alt_u_div_h2f.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/alt_u_div_h2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966586989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966586989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_abs_0p9.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_abs_0p9.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_abs_0p9 " "Found entity 1: lpm_abs_0p9" {  } { { "db/lpm_abs_0p9.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_abs_0p9.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966587011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966587011 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div2 " "Elaborated megafunction instantiation \"lpm_divide:Div2\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 306 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966587020 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div2 " "Instantiated megafunction \"lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587020 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587020 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 306 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966587020 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_divide_4dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966587069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966587069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966587078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966587078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966587201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966587201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div8 " "Elaborated megafunction instantiation \"lpm_divide:Div8\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 390 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966587248 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div8 " "Instantiated megafunction \"lpm_divide:Div8\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 64 " "Parameter \"LPM_WIDTHN\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587248 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587248 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 390 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966587248 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_sbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_sbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_sbm " "Found entity 1: lpm_divide_sbm" {  } { { "db/lpm_divide_sbm.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_divide_sbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966587294 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966587294 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_1mh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_1mh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_1mh " "Found entity 1: sign_div_unsign_1mh" {  } { { "db/sign_div_unsign_1mh.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/sign_div_unsign_1mh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966587306 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966587306 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_80f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_80f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_80f " "Found entity 1: alt_u_div_80f" {  } { { "db/alt_u_div_80f.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/alt_u_div_80f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966587423 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966587423 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_divide:Div9 " "Elaborated megafunction instantiation \"lpm_divide:Div9\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1202 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966587577 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_divide:Div9 " "Instantiated megafunction \"lpm_divide:Div9\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 8 " "Parameter \"LPM_WIDTHD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION SIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION SIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587577 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT LPM_REMAINDERPOSITIVE=FALSE " "Parameter \"LPM_HINT\" = \"LPM_REMAINDERPOSITIVE=FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1496966587577 ""}  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1202 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1496966587577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_epo.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_epo.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_epo " "Found entity 1: lpm_divide_epo" {  } { { "db/lpm_divide_epo.tdf" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/db/lpm_divide_epo.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1496966587620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1496966587620 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1496966589533 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[0\] " "Bidir \"GPIO_0\[0\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966592510 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[1\] " "Bidir \"GPIO_0\[1\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966592510 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[16\] " "Bidir \"GPIO_0\[16\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966592510 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[17\] " "Bidir \"GPIO_0\[17\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966592510 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 3 1496966592510 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[14\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[14\]\" and its non-tri-state driver." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 3 1496966593100 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "GPIO_0\[15\] " "Inserted always-enabled tri-state buffer between \"GPIO_0\[15\]\" and its non-tri-state driver." {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "Quartus II" 0 3 1496966593100 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "Quartus II" 0 3 1496966593100 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[2\] " "Bidir \"GPIO_0\[2\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966593500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[3\] " "Bidir \"GPIO_0\[3\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966593500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[4\] " "Bidir \"GPIO_0\[4\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966593500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[5\] " "Bidir \"GPIO_0\[5\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966593500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[6\] " "Bidir \"GPIO_0\[6\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966593500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[7\] " "Bidir \"GPIO_0\[7\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966593500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[8\] " "Bidir \"GPIO_0\[8\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966593500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[9\] " "Bidir \"GPIO_0\[9\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966593500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[10\] " "Bidir \"GPIO_0\[10\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966593500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[11\] " "Bidir \"GPIO_0\[11\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966593500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[12\] " "Bidir \"GPIO_0\[12\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966593500 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "GPIO_0\[13\] " "Bidir \"GPIO_0\[13\]\" has no driver" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 1 0 "Quartus II" 0 3 1496966593500 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "Quartus II" 0 3 1496966593500 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[14\]~synth " "Node \"GPIO_0\[14\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966609032 ""} { "Warning" "WMLS_MLS_NODE_NAME" "GPIO_0\[15\]~synth " "Node \"GPIO_0\[15\]~synth\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966609032 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "Quartus II" 0 -1 1496966609032 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] VCC " "Pin \"HEX1\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] VCC " "Pin \"HEX1\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] VCC " "Pin \"HEX1\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] VCC " "Pin \"HEX1\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] VCC " "Pin \"HEX1\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] VCC " "Pin \"HEX1\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] VCC " "Pin \"HEX1\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] VCC " "Pin \"HEX2\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] VCC " "Pin \"HEX2\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] VCC " "Pin \"HEX2\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] VCC " "Pin \"HEX2\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] VCC " "Pin \"HEX2\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] VCC " "Pin \"HEX2\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] VCC " "Pin \"HEX3\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] VCC " "Pin \"HEX3\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] VCC " "Pin \"HEX3\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] VCC " "Pin \"HEX3\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] VCC " "Pin \"HEX3\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] VCC " "Pin \"HEX3\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] VCC " "Pin \"HEX4\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] VCC " "Pin \"HEX4\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] VCC " "Pin \"HEX4\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] VCC " "Pin \"HEX4\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] VCC " "Pin \"HEX4\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] VCC " "Pin \"HEX4\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] VCC " "Pin \"HEX5\[0\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] VCC " "Pin \"HEX5\[1\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] VCC " "Pin \"HEX5\[2\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] VCC " "Pin \"HEX5\[3\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] VCC " "Pin \"HEX5\[4\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] VCC " "Pin \"HEX5\[5\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 1780 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[0\] GND " "Pin \"VGA_R\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|VGA_R[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_R\[1\] GND " "Pin \"VGA_R\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|VGA_R[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[0\] GND " "Pin \"VGA_G\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|VGA_G[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_G\[1\] GND " "Pin \"VGA_G\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|VGA_G[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[0\] GND " "Pin \"VGA_B\[0\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|VGA_B[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_B\[1\] GND " "Pin \"VGA_B\[1\]\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|VGA_B[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC_N GND " "Pin \"VGA_SYNC_N\" is stuck at GND" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1496966609034 "|DE1_SoC|VGA_SYNC_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 1 0 "Quartus II" 0 -1 1496966609034 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966609890 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "222 " "222 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1496966624029 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Grant/Documents/UW/EE371/lab5/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file C:/Users/Grant/Documents/UW/EE371/lab5/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1496966624740 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1496966627535 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966627535 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966628895 "|DE1_SoC|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966628895 "|DE1_SoC|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966628895 "|DE1_SoC|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1496966628895 "|DE1_SoC|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 1 0 "Quartus II" 0 -1 1496966628895 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "21911 " "Implemented 21911 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1496966628968 ""} { "Info" "ICUT_CUT_TM_OPINS" "82 " "Implemented 82 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1496966628968 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "18 " "Implemented 18 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1496966628968 ""} { "Info" "ICUT_CUT_TM_LCELLS" "21421 " "Implemented 21421 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1496966628968 ""} { "Info" "ICUT_CUT_TM_RAMS" "336 " "Implemented 336 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1496966628968 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "35 " "Implemented 35 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1496966628968 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1496966628968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 492 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 492 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "978 " "Peak virtual memory: 978 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496966629145 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 17:03:49 2017 " "Processing ended: Thu Jun 08 17:03:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496966629145 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:04 " "Elapsed time: 00:01:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496966629145 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:20 " "Total CPU time (on all processors): 00:01:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496966629145 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496966629145 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496966631576 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496966631582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 17:03:51 2017 " "Processing started: Thu Jun 08 17:03:51 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496966631582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1496966631582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1496966631583 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1496966631655 ""}
{ "Info" "0" "" "Project  = DE1_SoC" {  } {  } 0 0 "Project  = DE1_SoC" 0 0 "Fitter" 0 0 1496966631656 ""}
{ "Info" "0" "" "Revision = DE1_SoC" {  } {  } 0 0 "Revision = DE1_SoC" 0 0 "Fitter" 0 0 1496966631656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1496966632158 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE1_SoC 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"DE1_SoC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1496966632351 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496966632405 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1496966632405 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1496966633425 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 1 0 "Fitter" 0 -1 1496966633456 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1496966633837 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1496966634194 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1496966641492 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "2 s (2 global) " "Automatically promoted 2 clocks (2 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "CLOCK_50~inputCLKENA0 1832 global CLKCTRL_G6 " "CLOCK_50~inputCLKENA0 with 1832 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1496966641823 ""} { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "GPIO_0\[16\]~inputCLKENA0 28 global CLKCTRL_G7 " "GPIO_0\[16\]~inputCLKENA0 with 28 fanout uses global clock CLKCTRL_G7" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_LOC_WARNING" "" "Source I/O is not placed onto a dedicated REFCLK input pin" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad GPIO_0\[16\] PIN_AA18 " "Refclk input I/O pad GPIO_0\[16\] is placed onto PIN_AA18" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1496966641823 ""}  } {  } 0 179010 "Source I/O is not placed onto a dedicated REFCLK input pin" 0 0 "Quartus II" 0 -1 1496966641823 ""} { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1496966641823 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1496966641823 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1496966641823 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_SUMMARY" "1 " "1 input pin(s) will use non-dedicated clock routing -- review the clock promotion messages above for details" {  } {  } 0 12618 "%1!d! input pin(s) will use non-dedicated clock routing -- review the clock promotion messages above for details" 0 0 "Fitter" 0 -1 1496966641824 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496966642153 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1496966642301 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496966642309 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1496966642323 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1496966642339 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496966644511 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1496966644511 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1496966644592 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/synthesis/submodules/RLC_game_system_cpu.sdc " "Reading SDC File: 'Qsys/synthesis/submodules/RLC_game_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1496966644627 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1496966644632 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644633 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644634 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644634 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644634 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644634 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644635 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644635 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644635 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644635 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644635 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644635 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1496966644636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644636 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644636 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644636 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644637 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644637 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644637 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644637 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644638 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644638 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644638 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644638 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644638 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644639 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644639 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644639 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644639 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644639 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644640 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644640 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644640 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644640 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644641 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644641 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644641 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644641 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644641 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644641 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644642 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644642 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644642 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644642 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644642 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644643 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644643 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644643 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644643 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644643 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644643 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644644 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644644 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644644 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644644 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644644 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644644 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Fitter" 0 -1 1496966644645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644645 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644645 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644645 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Fitter" 0 -1 1496966644645 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:VGA\|CLOCK_25 " "Node: video_driver:VGA\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:VGA\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] video_driver:VGA\|CLOCK_25 " "Register video_driver:VGA\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] is being clocked by video_driver:VGA\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966644690 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1496966644690 "|DE1_SoC|video_driver:VGA|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[16\] " "Node: GPIO_0\[16\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataInArray\[5\] GPIO_0\[16\] " "Register dataInArray\[5\] is being clocked by GPIO_0\[16\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966644691 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1496966644691 "|DE1_SoC|GPIO_0[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv1\|divided_clocks\[1\] " "Node: clock_divider:cdiv1\|divided_clocks\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataTransferCounter\[11\] clock_divider:cdiv1\|divided_clocks\[1\] " "Register dataTransferCounter\[11\] is being clocked by clock_divider:cdiv1\|divided_clocks\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966644691 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Fitter" 0 -1 1496966644691 "|DE1_SoC|clock_divider:cdiv1|divided_clocks[1]"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1496966644898 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1496966644900 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644901 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644901 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  33.333 altera_reserved_tck " "  33.333 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644901 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  39.714      clk_vga " "  39.714      clk_vga" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644901 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     CLOCK_50 " "  20.000     CLOCK_50" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1496966644901 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1496966644901 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1496966645067 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1496966645075 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1496966645806 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "8 EC " "Packed 8 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1496966645815 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "384 DSP block " "Packed 384 registers into blocks of type DSP block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1496966645815 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "384 " "Created 384 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1496966645815 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1496966645815 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_CS_N " "Node \"ADC_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DIN " "Node \"ADC_DIN\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DIN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_DOUT " "Node \"ADC_DOUT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_DOUT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ADC_SCLK " "Node \"ADC_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ADC_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCDAT " "Node \"AUD_ADCDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_ADCLRCK " "Node \"AUD_ADCLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_BCLK " "Node \"AUD_BCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACDAT " "Node \"AUD_DACDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_DACLRCK " "Node \"AUD_DACLRCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "AUD_XCK " "Node \"AUD_XCK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_XCK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK2_50 " "Node \"CLOCK2_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK2_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK3_50 " "Node \"CLOCK3_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK3_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "CLOCK4_50 " "Node \"CLOCK4_50\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK4_50" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[0\] " "Node \"DRAM_ADDR\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[10\] " "Node \"DRAM_ADDR\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[11\] " "Node \"DRAM_ADDR\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[12\] " "Node \"DRAM_ADDR\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[1\] " "Node \"DRAM_ADDR\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[2\] " "Node \"DRAM_ADDR\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[3\] " "Node \"DRAM_ADDR\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[4\] " "Node \"DRAM_ADDR\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[5\] " "Node \"DRAM_ADDR\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[6\] " "Node \"DRAM_ADDR\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[7\] " "Node \"DRAM_ADDR\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[8\] " "Node \"DRAM_ADDR\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_ADDR\[9\] " "Node \"DRAM_ADDR\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_ADDR\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[0\] " "Node \"DRAM_BA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_BA\[1\] " "Node \"DRAM_BA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_BA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CAS_N " "Node \"DRAM_CAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CKE " "Node \"DRAM_CKE\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CKE" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CLK " "Node \"DRAM_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_CS_N " "Node \"DRAM_CS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_CS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[0\] " "Node \"DRAM_DQ\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[10\] " "Node \"DRAM_DQ\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[11\] " "Node \"DRAM_DQ\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[12\] " "Node \"DRAM_DQ\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[13\] " "Node \"DRAM_DQ\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[14\] " "Node \"DRAM_DQ\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[15\] " "Node \"DRAM_DQ\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[1\] " "Node \"DRAM_DQ\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[2\] " "Node \"DRAM_DQ\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[3\] " "Node \"DRAM_DQ\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[4\] " "Node \"DRAM_DQ\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[5\] " "Node \"DRAM_DQ\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[6\] " "Node \"DRAM_DQ\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[7\] " "Node \"DRAM_DQ\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[8\] " "Node \"DRAM_DQ\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_DQ\[9\] " "Node \"DRAM_DQ\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_DQ\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_LDQM " "Node \"DRAM_LDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_LDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_RAS_N " "Node \"DRAM_RAS_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_RAS_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_UDQM " "Node \"DRAM_UDQM\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_UDQM" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "DRAM_WE_N " "Node \"DRAM_WE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DRAM_WE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FAN_CTRL " "Node \"FAN_CTRL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_CTRL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SCLK " "Node \"FPGA_I2C_SCLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SCLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "FPGA_I2C_SDAT " "Node \"FPGA_I2C_SDAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FPGA_I2C_SDAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[18\] " "Node \"GPIO_0\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[19\] " "Node \"GPIO_0\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[20\] " "Node \"GPIO_0\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[21\] " "Node \"GPIO_0\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[22\] " "Node \"GPIO_0\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[23\] " "Node \"GPIO_0\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[24\] " "Node \"GPIO_0\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[25\] " "Node \"GPIO_0\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[26\] " "Node \"GPIO_0\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[27\] " "Node \"GPIO_0\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[28\] " "Node \"GPIO_0\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[29\] " "Node \"GPIO_0\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[30\] " "Node \"GPIO_0\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[31\] " "Node \"GPIO_0\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[32\] " "Node \"GPIO_0\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[33\] " "Node \"GPIO_0\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[34\] " "Node \"GPIO_0\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_0\[35\] " "Node \"GPIO_0\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[0\] " "Node \"GPIO_1\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[10\] " "Node \"GPIO_1\[10\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[10\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[11\] " "Node \"GPIO_1\[11\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[11\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[12\] " "Node \"GPIO_1\[12\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[12\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[13\] " "Node \"GPIO_1\[13\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[13\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[14\] " "Node \"GPIO_1\[14\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[14\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[15\] " "Node \"GPIO_1\[15\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[15\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[16\] " "Node \"GPIO_1\[16\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[16\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[17\] " "Node \"GPIO_1\[17\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[17\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[18\] " "Node \"GPIO_1\[18\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[18\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[19\] " "Node \"GPIO_1\[19\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[19\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[1\] " "Node \"GPIO_1\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[20\] " "Node \"GPIO_1\[20\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[20\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[21\] " "Node \"GPIO_1\[21\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[21\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[22\] " "Node \"GPIO_1\[22\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[22\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[23\] " "Node \"GPIO_1\[23\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[23\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[24\] " "Node \"GPIO_1\[24\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[24\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[25\] " "Node \"GPIO_1\[25\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[25\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[26\] " "Node \"GPIO_1\[26\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[26\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[27\] " "Node \"GPIO_1\[27\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[27\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[28\] " "Node \"GPIO_1\[28\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[28\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[29\] " "Node \"GPIO_1\[29\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[29\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[2\] " "Node \"GPIO_1\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[30\] " "Node \"GPIO_1\[30\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[30\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[31\] " "Node \"GPIO_1\[31\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[31\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[32\] " "Node \"GPIO_1\[32\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[32\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[33\] " "Node \"GPIO_1\[33\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[33\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[34\] " "Node \"GPIO_1\[34\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[34\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[35\] " "Node \"GPIO_1\[35\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[35\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[3\] " "Node \"GPIO_1\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[4\] " "Node \"GPIO_1\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[5\] " "Node \"GPIO_1\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[6\] " "Node \"GPIO_1\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[7\] " "Node \"GPIO_1\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[8\] " "Node \"GPIO_1\[8\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[8\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GPIO_1\[9\] " "Node \"GPIO_1\[9\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_1\[9\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_RXD " "Node \"IRDA_RXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_RXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "IRDA_TXD " "Node \"IRDA_TXD\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IRDA_TXD" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK " "Node \"PS2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_CLK2 " "Node \"PS2_CLK2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_CLK2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT " "Node \"PS2_DAT\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "PS2_DAT2 " "Node \"PS2_DAT2\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "PS2_DAT2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_CLK27 " "Node \"TD_CLK27\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_CLK27" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[0\] " "Node \"TD_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[1\] " "Node \"TD_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[2\] " "Node \"TD_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[3\] " "Node \"TD_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[4\] " "Node \"TD_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[5\] " "Node \"TD_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[6\] " "Node \"TD_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_DATA\[7\] " "Node \"TD_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_HS " "Node \"TD_HS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_HS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_RESET_N " "Node \"TD_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "TD_VS " "Node \"TD_VS\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "TD_VS" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_CLK " "Node \"USB_B2_CLK\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_CLK" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[0\] " "Node \"USB_B2_DATA\[0\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[0\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[1\] " "Node \"USB_B2_DATA\[1\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[1\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[2\] " "Node \"USB_B2_DATA\[2\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[2\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[3\] " "Node \"USB_B2_DATA\[3\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[3\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[4\] " "Node \"USB_B2_DATA\[4\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[4\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[5\] " "Node \"USB_B2_DATA\[5\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[5\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[6\] " "Node \"USB_B2_DATA\[6\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[6\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_B2_DATA\[7\] " "Node \"USB_B2_DATA\[7\]\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_B2_DATA\[7\]" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_EMPTY " "Node \"USB_EMPTY\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_EMPTY" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_FULL " "Node \"USB_FULL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_FULL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_OE_N " "Node \"USB_OE_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_OE_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RD_N " "Node \"USB_RD_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RD_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_RESET_N " "Node \"USB_RESET_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_RESET_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SCL " "Node \"USB_SCL\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SCL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_SDA " "Node \"USB_SDA\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_SDA" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "USB_WR_N " "Node \"USB_WR_N\" is assigned to location or region, but does not exist in design" {  } { { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "USB_WR_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Quartus II" 0 -1 1496966646503 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 1 0 "Fitter" 0 -1 1496966646503 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:13 " "Fitter preparation operations ending: elapsed time is 00:00:13" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496966646510 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1496966652794 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1496966655413 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:40 " "Fitter placement preparation operations ending: elapsed time is 00:00:40" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496966692586 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1496966723734 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1496966739962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:16 " "Fitter placement operations ending: elapsed time is 00:00:16" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496966739962 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1496966744431 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Router estimated average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X22_Y23 X32_Y34 " "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34" {  } { { "loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 1 { 0 "Router estimated peak interconnect usage is 26% of the available device resources in the region that extends from location X22_Y23 to location X32_Y34"} { { 11 { 0 ""} 22 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1496966767393 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1496966767393 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:04 " "Fitter routing operations ending: elapsed time is 00:01:04" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496966813916 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1496966813923 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1496966813923 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "20.74 " "Total time spent on timing analysis during the Fitter is 20.74 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1496966836133 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496966836511 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496966845060 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1496966845202 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1496966853201 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:43 " "Fitter post-fit operations ending: elapsed time is 00:00:43" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1496966879753 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 1 0 "Fitter" 0 -1 1496966880700 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "18 " "Following 18 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[0\] a permanently disabled " "Pin GPIO_0\[0\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[0] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[0\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 315 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[1\] a permanently disabled " "Pin GPIO_0\[1\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[1] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[1\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 316 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[16\] a permanently disabled " "Pin GPIO_0\[16\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[16] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[16\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 329 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[17\] a permanently disabled " "Pin GPIO_0\[17\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[17] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[17\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 330 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[14\] a permanently enabled " "Pin GPIO_0\[14\] has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[14] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[14\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 247 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[15\] a permanently enabled " "Pin GPIO_0\[15\] has a permanently enabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[15] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[15\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 248 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[2\] a permanently disabled " "Pin GPIO_0\[2\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[2] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[2\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 317 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[3\] a permanently disabled " "Pin GPIO_0\[3\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[3] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[3\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 318 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[4\] a permanently disabled " "Pin GPIO_0\[4\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[4] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[4\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 319 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[5\] a permanently disabled " "Pin GPIO_0\[5\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[5] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[5\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 320 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[6\] a permanently disabled " "Pin GPIO_0\[6\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[6] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[6\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 321 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[7\] a permanently disabled " "Pin GPIO_0\[7\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[7] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[7\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 322 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[8\] a permanently disabled " "Pin GPIO_0\[8\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[8] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[8\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 323 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[9\] a permanently disabled " "Pin GPIO_0\[9\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[9] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[9\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 324 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[10\] a permanently disabled " "Pin GPIO_0\[10\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[10] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[10\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 325 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[11\] a permanently disabled " "Pin GPIO_0\[11\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[11] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[11\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 326 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[12\] a permanently disabled " "Pin GPIO_0\[12\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[12] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[12\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 327 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "GPIO_0\[13\] a permanently disabled " "Pin GPIO_0\[13\] has a permanently disabled output enable" {  } { { "c:/altera/14.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/14.0/quartus/bin64/pin_planner.ppl" { GPIO_0[13] } } } { "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/14.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GPIO_0\[13\]" } } } } { "DE1_SoC.sv" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sv" 5 0 0 } } { "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/14.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { GPIO_0[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Grant/Documents/UW/EE371/lab5/" { { 0 { 0 ""} 0 328 9684 10422 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Quartus II" 0 -1 1496966880813 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1496966880813 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Grant/Documents/UW/EE371/lab5/output_files/DE1_SoC.fit.smsg " "Generated suppressed messages file C:/Users/Grant/Documents/UW/EE371/lab5/output_files/DE1_SoC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1496966882223 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "3440 " "Peak virtual memory: 3440 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496966888503 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 17:08:08 2017 " "Processing ended: Thu Jun 08 17:08:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496966888503 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:17 " "Elapsed time: 00:04:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496966888503 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:09:09 " "Total CPU time (on all processors): 00:09:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496966888503 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1496966888503 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1496966890814 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496966890821 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 17:08:10 2017 " "Processing started: Thu Jun 08 17:08:10 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496966890821 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1496966890821 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1496966890822 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1496966907526 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "861 " "Peak virtual memory: 861 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496966911268 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 17:08:31 2017 " "Processing ended: Thu Jun 08 17:08:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496966911268 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496966911268 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496966911268 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1496966911268 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1496966912108 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1496966913718 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496966913724 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 17:08:33 2017 " "Processing started: Thu Jun 08 17:08:33 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496966913724 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496966913724 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta DE1_SoC -c DE1_SoC " "Command: quartus_sta DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496966913724 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1496966913801 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1496966915926 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1496966915982 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1496966915982 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "alt_jtag_atlantic " "Entity alt_jtag_atlantic" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|jupdate1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rdata\[*\]\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|read1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|read_req\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic*\|td_shift\[*\]\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\] " "set_false_path -from \[get_registers \{*\|t_dav\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|tck_t_dav\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|user_saw_rvalid\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|rvalid0*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|wdata\[*\]\}\] -to \[get_registers \{*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\]  " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|write1*\}\] " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_ena*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_stalled\}\] -to \[get_registers \{*\|alt_jtag_atlantic:*\|t_pause*\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\] " "set_false_path -from \[get_registers \{*\|alt_jtag_atlantic:*\|write_valid\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "altera_std_synchronizer " "Entity altera_std_synchronizer" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\] " "set_false_path -to \[get_keepers \{*altera_std_synchronizer:*\|din_s1\}\]" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_jtag_hub " "Entity sld_jtag_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 30MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \} " "if \{ \[string equal quartus_fit \$::TimeQuestInfo(nameofexecutable)\] \} \{ set_max_delay -to \[get_ports \{ altera_reserved_tdo \} \] 0 \}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Quartus II" 0 -1 1496966919118 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Quartus II" 0 -1 1496966919118 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/synthesis/submodules/altera_reset_controller.sdc " "Reading SDC File: 'Qsys/synthesis/submodules/altera_reset_controller.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1496966919212 ""}
{ "Info" "ISTA_SDC_FOUND" "Qsys/synthesis/submodules/RLC_game_system_cpu.sdc " "Reading SDC File: 'Qsys/synthesis/submodules/RLC_game_system_cpu.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1496966919251 ""}
{ "Info" "ISTA_SDC_FOUND" "DE1_SoC.sdc " "Reading SDC File: 'DE1_SoC.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1496966919258 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 10 CLOCK2_50 port " "Ignored filter at DE1_SoC.sdc(10): CLOCK2_50 could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 10 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919260 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 10 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(10): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK2_50\] " "create_clock -period 20 \[get_ports CLOCK2_50\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 10 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919261 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 10 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 11 CLOCK3_50 port " "Ignored filter at DE1_SoC.sdc(11): CLOCK3_50 could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 11 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919261 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 11 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(11): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK3_50\] " "create_clock -period 20 \[get_ports CLOCK3_50\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 11 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919261 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 11 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919261 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 12 CLOCK4_50 port " "Ignored filter at DE1_SoC.sdc(12): CLOCK4_50 could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 12 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 12 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(12): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period 20 \[get_ports CLOCK4_50\] " "create_clock -period 20 \[get_ports CLOCK4_50\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 12 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919262 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 12 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 14 TD_CLK27 port " "Ignored filter at DE1_SoC.sdc(14): TD_CLK27 could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 14 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 14 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(14): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\] " "create_clock -period \"27 MHz\"  -name tv_27m \[get_ports TD_CLK27\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 14 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919262 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 14 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919262 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 15 DRAM_CLK port " "Ignored filter at DE1_SoC.sdc(15): DRAM_CLK could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 15 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919262 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "create_clock DE1_SoC.sdc 15 Argument <targets> is an empty collection " "Ignored create_clock at DE1_SoC.sdc(15): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\] " "create_clock -period \"100 MHz\" -name clk_dram \[get_ports DRAM_CLK\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 15 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919262 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 15 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919262 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Quartus II" 0 -1 1496966919263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 DRAM_DQ* port " "Ignored filter at DE1_SoC.sdc(53): DRAM_DQ* could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919263 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 53 clk_dram clock " "Ignored filter at DE1_SoC.sdc(53): clk_dram could not be matched with a clock" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 53 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\] " "set_input_delay -max -clock clk_dram -0.048 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 53 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919263 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 53 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(53): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 53 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919263 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\] " "set_input_delay -min -clock clk_dram -0.057 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 54 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919264 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 54 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(54): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 54 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 TD_DATA* port " "Ignored filter at DE1_SoC.sdc(56): TD_DATA* could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 56 tv_27m clock " "Ignored filter at DE1_SoC.sdc(56): tv_27m could not be matched with a clock" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 56 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\] " "set_input_delay -max -clock tv_27m 3.692 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 56 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919264 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 56 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(56): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 56 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\] " "set_input_delay -min -clock tv_27m 2.492 \[get_ports TD_DATA*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 57 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919264 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 57 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(57): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 57 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919264 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 58 TD_HS port " "Ignored filter at DE1_SoC.sdc(58): TD_HS could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 58 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919264 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\] " "set_input_delay -max -clock tv_27m 3.654 \[get_ports TD_HS\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 58 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919265 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 58 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(58): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 58 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\] " "set_input_delay -min -clock tv_27m 2.454 \[get_ports TD_HS\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 59 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919265 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 59 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(59): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 59 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919265 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 60 TD_VS port " "Ignored filter at DE1_SoC.sdc(60): TD_VS could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 60 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\] " "set_input_delay -max -clock tv_27m 3.656 \[get_ports TD_VS\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 60 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919265 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 60 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(60): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 60 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument <targets> is an empty collection " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\] " "set_input_delay -min -clock tv_27m 2.456 \[get_ports TD_VS\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 61 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919265 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_input_delay DE1_SoC.sdc 61 Argument -clock is not an object ID " "Ignored set_input_delay at DE1_SoC.sdc(61): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 61 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919265 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\] " "set_output_delay -max -clock clk_dram 1.452  \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 68 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919266 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 68 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(68): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 68 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\] " "set_output_delay -min -clock clk_dram -0.857 \[get_ports DRAM_DQ*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 69 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919266 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 69 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(69): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 69 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919266 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 70 DRAM_ADDR* port " "Ignored filter at DE1_SoC.sdc(70): DRAM_ADDR* could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 70 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\] " "set_output_delay -max -clock clk_dram 1.531 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 70 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919266 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 70 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(70): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 70 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919266 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_ADDR*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 71 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919267 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 71 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(71): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 71 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 72 DRAM_*DQM port " "Ignored filter at DE1_SoC.sdc(72): DRAM_*DQM could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 72 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\] " "set_output_delay -max -clock clk_dram 1.533  \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 72 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919267 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 72 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(72): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 72 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\] " "set_output_delay -min -clock clk_dram -0.805 \[get_ports DRAM_*DQM\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 73 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919267 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 73 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(73): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 73 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919267 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 74 DRAM_BA* port " "Ignored filter at DE1_SoC.sdc(74): DRAM_BA* could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 74 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\] " "set_output_delay -max -clock clk_dram 1.510  \[get_ports DRAM_BA*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 74 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919267 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919267 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 74 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(74): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 74 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_BA*\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 75 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919268 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 75 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(75): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 75 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919268 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 76 DRAM_RAS_N port " "Ignored filter at DE1_SoC.sdc(76): DRAM_RAS_N could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 76 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\] " "set_output_delay -max -clock clk_dram 1.520  \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 76 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919268 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 76 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(76): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 76 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\] " "set_output_delay -min -clock clk_dram -0.780 \[get_ports DRAM_RAS_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 77 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919268 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 77 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(77): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 77 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919268 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 78 DRAM_CAS_N port " "Ignored filter at DE1_SoC.sdc(78): DRAM_CAS_N could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 78 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919268 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\] " "set_output_delay -max -clock clk_dram 1.5000  \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 78 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919269 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 78 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(78): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 78 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\] " "set_output_delay -min -clock clk_dram -0.800 \[get_ports DRAM_CAS_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 79 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919269 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 79 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(79): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 79 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 80 DRAM_WE_N port " "Ignored filter at DE1_SoC.sdc(80): DRAM_WE_N could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 80 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\] " "set_output_delay -max -clock clk_dram 1.545 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 80 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919269 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 80 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(80): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 80 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\] " "set_output_delay -min -clock clk_dram -0.755 \[get_ports DRAM_WE_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 81 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919269 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919269 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 81 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(81): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 81 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919269 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 82 DRAM_CKE port " "Ignored filter at DE1_SoC.sdc(82): DRAM_CKE could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 82 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\] " "set_output_delay -max -clock clk_dram 1.496  \[get_ports DRAM_CKE\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 82 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919270 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 82 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(82): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 82 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\] " "set_output_delay -min -clock clk_dram -0.804 \[get_ports DRAM_CKE\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 83 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919270 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 83 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(83): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 83 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919270 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 84 DRAM_CS_N port " "Ignored filter at DE1_SoC.sdc(84): DRAM_CS_N could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 84 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\] " "set_output_delay -max -clock clk_dram 1.508  \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 84 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919270 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 84 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(84): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 84 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919270 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\] " "set_output_delay -min -clock clk_dram -0.792 \[get_ports DRAM_CS_N\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 85 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919271 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 85 Argument -clock is not an object ID " "Ignored set_output_delay at DE1_SoC.sdc(85): Argument -clock is not an object ID" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 85 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919271 ""}
{ "Warning" "WSTA_FILTER_COULD_NOT_BE_MATCHED_WITH_LOCATION" "DE1_SoC.sdc 93 VGA_BLANK port " "Ignored filter at DE1_SoC.sdc(93): VGA_BLANK could not be matched with a port" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 93 -1 0 } }  } 0 332174 "Ignored filter at %1!s!(%2!d!): %3!s! could not be matched with a %4!s!" 1 0 "Quartus II" 0 -1 1496966919271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 93 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(93): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\] " "set_output_delay -max -clock clk_vga 0.215 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 93 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919271 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 93 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919271 ""}
{ "Warning" "WSTA_IGNORED_ASSIGNMENT_WITH_REASON_AND_LOCATION" "set_output_delay DE1_SoC.sdc 94 Argument <targets> is an empty collection " "Ignored set_output_delay at DE1_SoC.sdc(94): Argument <targets> is an empty collection" { { "Info" "ISTA_SDC_COMMAND" "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\] " "set_output_delay -min -clock clk_vga -1.485 \[get_ports VGA_BLANK\]" {  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 94 -1 0 } }  } 0 332050 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919272 ""}  } { { "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" "" { Text "C:/Users/Grant/Documents/UW/EE371/lab5/DE1_SoC.sdc" 94 -1 0 } }  } 0 332049 "Ignored %1!s! at %2!s!(%3!d!): %4!s!" 1 0 "Quartus II" 0 -1 1496966919272 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:VGA\|CLOCK_25 " "Node: video_driver:VGA\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:VGA\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] video_driver:VGA\|CLOCK_25 " "Register video_driver:VGA\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] is being clocked by video_driver:VGA\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966919320 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1496966919320 "|DE1_SoC|video_driver:VGA|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[16\] " "Node: GPIO_0\[16\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataInArray\[7\] GPIO_0\[16\] " "Register dataInArray\[7\] is being clocked by GPIO_0\[16\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966919320 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1496966919320 "|DE1_SoC|GPIO_0[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv1\|divided_clocks\[1\] " "Node: clock_divider:cdiv1\|divided_clocks\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataTransferCounter\[11\] clock_divider:cdiv1\|divided_clocks\[1\] " "Register dataTransferCounter\[11\] is being clocked by clock_divider:cdiv1\|divided_clocks\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966919321 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1496966919321 "|DE1_SoC|clock_divider:cdiv1|divided_clocks[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: cpuModule\|cpu\|the_RLC_game_system_cpu_nios2_oci\|the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2df1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: cpuModule\|cpu\|the_RLC_game_system_cpu_nios2_oci\|the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2df1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919337 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1496966919337 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1496966919666 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1496966919671 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1496966919695 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1496966922539 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1496966922539 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -95.088 " "Worst-case setup slack is -95.088" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -95.088           -1623.291 CLOCK_50  " "  -95.088           -1623.291 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922541 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.525               0.000 altera_reserved_tck  " "   10.525               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922541 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966922541 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.255 " "Worst-case hold slack is 0.255" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.255               0.000 altera_reserved_tck  " "    0.255               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922644 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.306               0.000 CLOCK_50  " "    0.306               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922644 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966922644 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.823 " "Worst-case recovery slack is 14.823" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.823               0.000 altera_reserved_tck  " "   14.823               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922663 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.967               0.000 CLOCK_50  " "   14.967               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922663 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966922663 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.778 " "Worst-case removal slack is 0.778" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.778               0.000 CLOCK_50  " "    0.778               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922684 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.932               0.000 altera_reserved_tck  " "    0.932               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922684 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966922684 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.562 " "Worst-case minimum pulse width slack is 8.562" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.562               0.000 CLOCK_50  " "    8.562               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922694 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.375               0.000 altera_reserved_tck  " "   15.375               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966922694 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966922694 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966923116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966923116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 21 " "Number of Synchronizer Chains Found: 21" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966923116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966923116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.762 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.762" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966923116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.398 ns " "Worst Case Available Settling Time: 18.398 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966923116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966923116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966923116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966923116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966923116 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966923116 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966923116 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1496966923127 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1496966923220 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1496966932071 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:VGA\|CLOCK_25 " "Node: video_driver:VGA\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:VGA\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] video_driver:VGA\|CLOCK_25 " "Register video_driver:VGA\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] is being clocked by video_driver:VGA\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966933277 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1496966933277 "|DE1_SoC|video_driver:VGA|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[16\] " "Node: GPIO_0\[16\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataInArray\[7\] GPIO_0\[16\] " "Register dataInArray\[7\] is being clocked by GPIO_0\[16\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966933277 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1496966933277 "|DE1_SoC|GPIO_0[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv1\|divided_clocks\[1\] " "Node: clock_divider:cdiv1\|divided_clocks\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataTransferCounter\[11\] clock_divider:cdiv1\|divided_clocks\[1\] " "Register dataTransferCounter\[11\] is being clocked by clock_divider:cdiv1\|divided_clocks\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966933277 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1496966933277 "|DE1_SoC|clock_divider:cdiv1|divided_clocks[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: cpuModule\|cpu\|the_RLC_game_system_cpu_nios2_oci\|the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2df1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: cpuModule\|cpu\|the_RLC_game_system_cpu_nios2_oci\|the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2df1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933293 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1496966933293 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933452 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1496966933738 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1496966933738 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -99.569 " "Worst-case setup slack is -99.569" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -99.569           -1700.603 CLOCK_50  " "  -99.569           -1700.603 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933743 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   10.721               0.000 altera_reserved_tck  " "   10.721               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933743 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966933743 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.259 " "Worst-case hold slack is 0.259" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.259               0.000 altera_reserved_tck  " "    0.259               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933828 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.279               0.000 CLOCK_50  " "    0.279               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933828 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966933828 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 14.924 " "Worst-case recovery slack is 14.924" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   14.924               0.000 altera_reserved_tck  " "   14.924               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.163               0.000 CLOCK_50  " "   15.163               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966933848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.702 " "Worst-case removal slack is 0.702" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.702               0.000 CLOCK_50  " "    0.702               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933868 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.901               0.000 altera_reserved_tck  " "    0.901               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933868 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966933868 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.527 " "Worst-case minimum pulse width slack is 8.527" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.527               0.000 CLOCK_50  " "    8.527               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933876 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.390               0.000 altera_reserved_tck  " "   15.390               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966933876 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966933876 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966934160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966934160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 21 " "Number of Synchronizer Chains Found: 21" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966934160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966934160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.762 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.762" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966934160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.420 ns " "Worst Case Available Settling Time: 18.420 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966934160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966934160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966934160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966934160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966934160 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966934160 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966934160 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1496966934169 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1496966934409 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1496966943513 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:VGA\|CLOCK_25 " "Node: video_driver:VGA\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:VGA\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] video_driver:VGA\|CLOCK_25 " "Register video_driver:VGA\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] is being clocked by video_driver:VGA\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966944742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1496966944742 "|DE1_SoC|video_driver:VGA|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[16\] " "Node: GPIO_0\[16\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataInArray\[7\] GPIO_0\[16\] " "Register dataInArray\[7\] is being clocked by GPIO_0\[16\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966944742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1496966944742 "|DE1_SoC|GPIO_0[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv1\|divided_clocks\[1\] " "Node: clock_divider:cdiv1\|divided_clocks\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataTransferCounter\[11\] clock_divider:cdiv1\|divided_clocks\[1\] " "Register dataTransferCounter\[11\] is being clocked by clock_divider:cdiv1\|divided_clocks\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966944742 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1496966944742 "|DE1_SoC|clock_divider:cdiv1|divided_clocks[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: cpuModule\|cpu\|the_RLC_game_system_cpu_nios2_oci\|the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2df1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: cpuModule\|cpu\|the_RLC_game_system_cpu_nios2_oci\|the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2df1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496966944757 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1496966944757 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1496966944917 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1496966945004 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1496966945004 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -39.985 " "Worst-case setup slack is -39.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -39.985            -673.288 CLOCK_50  " "  -39.985            -673.288 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945011 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.305               0.000 altera_reserved_tck  " "   13.305               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945011 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966945011 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.052 " "Worst-case hold slack is 0.052" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.052               0.000 altera_reserved_tck  " "    0.052               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945115 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.174               0.000 CLOCK_50  " "    0.174               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945115 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966945115 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.900 " "Worst-case recovery slack is 15.900" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.900               0.000 altera_reserved_tck  " "   15.900               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945135 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.619               0.000 CLOCK_50  " "   16.619               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945135 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966945135 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.470 " "Worst-case removal slack is 0.470" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.470               0.000 CLOCK_50  " "    0.470               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945155 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.478               0.000 altera_reserved_tck  " "    0.478               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945155 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966945155 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.480 " "Worst-case minimum pulse width slack is 8.480" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.480               0.000 CLOCK_50  " "    8.480               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.304               0.000 altera_reserved_tck  " "   15.304               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966945166 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 21 " "Number of Synchronizer Chains Found: 21" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.762 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.762" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.900 ns " "Worst Case Available Settling Time: 18.900 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 79.4" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945451 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945451 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966945451 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1496966945463 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "video_driver:VGA\|CLOCK_25 " "Node: video_driver:VGA\|CLOCK_25 was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register video_driver:VGA\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] video_driver:VGA\|CLOCK_25 " "Register video_driver:VGA\|altera_up_avalon_video_vga_timing:video\|vga_red\[2\] is being clocked by video_driver:VGA\|CLOCK_25" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966947005 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1496966947005 "|DE1_SoC|video_driver:VGA|CLOCK_25"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "GPIO_0\[16\] " "Node: GPIO_0\[16\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataInArray\[7\] GPIO_0\[16\] " "Register dataInArray\[7\] is being clocked by GPIO_0\[16\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966947006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1496966947006 "|DE1_SoC|GPIO_0[16]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "clock_divider:cdiv1\|divided_clocks\[1\] " "Node: clock_divider:cdiv1\|divided_clocks\[1\] was determined to be a clock but was found without an associated clock assignment." { { "Info" "ISTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT_DETAILS" "Register dataTransferCounter\[11\] clock_divider:cdiv1\|divided_clocks\[1\] " "Register dataTransferCounter\[11\] is being clocked by clock_divider:cdiv1\|divided_clocks\[1\]" {  } {  } 0 13166 "%1!s! %2!s! is being clocked by %3!s!" 0 0 "Quartus II" 0 -1 1496966947006 ""}  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 1 0 "Quartus II" 0 -1 1496966947006 "|DE1_SoC|clock_divider:cdiv1|divided_clocks[1]"}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: cpuModule\|cpu\|the_RLC_game_system_cpu_nios2_oci\|the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2df1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0 " "From: cpuModule\|cpu\|the_RLC_game_system_cpu_nios2_oci\|the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram\|the_altsyncram\|auto_generated\|ram_block1a8\|clk0  to: RLC_game_system:cpuModule\|RLC_game_system_cpu:cpu\|RLC_game_system_cpu_nios2_oci:the_RLC_game_system_cpu_nios2_oci\|RLC_game_system_cpu_nios2_ocimem:the_RLC_game_system_cpu_nios2_ocimem\|RLC_game_system_cpu_ociram_sp_ram_module:RLC_game_system_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_2df1:auto_generated\|ram_block1a8~CLOCK1_ENABLE1_0" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947021 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1496966947021 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947177 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1496966947280 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1496966947280 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -37.222 " "Worst-case setup slack is -37.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -37.222            -625.473 CLOCK_50  " "  -37.222            -625.473 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947286 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   13.768               0.000 altera_reserved_tck  " "   13.768               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947286 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966947286 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.040 " "Worst-case hold slack is 0.040" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.040               0.000 altera_reserved_tck  " "    0.040               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947397 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.162               0.000 CLOCK_50  " "    0.162               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947397 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966947397 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.081 " "Worst-case recovery slack is 16.081" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.081               0.000 altera_reserved_tck  " "   16.081               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947418 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.989               0.000 CLOCK_50  " "   16.989               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947418 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966947418 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.397 " "Worst-case removal slack is 0.397" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.397               0.000 CLOCK_50  " "    0.397               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947446 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.444               0.000 altera_reserved_tck  " "    0.444               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947446 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966947446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 8.434 " "Worst-case minimum pulse width slack is 8.434" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.434               0.000 CLOCK_50  " "    8.434               0.000 CLOCK_50 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947456 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.306               0.000 altera_reserved_tck  " "   15.306               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947456 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1496966947456 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 21 synchronizer chains. " "Report Metastability: Found 21 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds. " "Worst-Case MTBF of Design is 1e+09 years or 3.15e+16 seconds." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n " "Typical MTBF of Design is 1e+09 years or 3.15e+16 seconds.\n" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 21 " "Number of Synchronizer Chains Found: 21" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 0.762 " "Fraction of Chains for which MTBFs Could Not be Calculated: 0.762" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.971 ns " "Worst Case Available Settling Time: 18.971 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions. " "Worst-Case MTBF values are calculated based on the worst-case silicon characteristics, with worst-case operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2 " "  - Under worst-case conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 5.2" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions. " "Typical MTBF values are calculated based on the nominal silicon characteristics, at nominal operating conditions." {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947761 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8 " "  - Under typical conditions, an increase of 100ps in available settling time will increase MTBF values by a factor of 17.8" {  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947761 ""}  } {  } 0 332114 "%1!s!" 0 0 "Quartus II" 0 -1 1496966947761 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1496966951212 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1496966951214 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Grant/Documents/UW/EE371/lab5/output_files/DE1_SoC.sta.smsg " "Generated suppressed messages file C:/Users/Grant/Documents/UW/EE371/lab5/output_files/DE1_SoC.sta.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1496966951266 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1319 " "Peak virtual memory: 1319 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496966951731 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 17:09:11 2017 " "Processing ended: Thu Jun 08 17:09:11 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496966951731 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:38 " "Elapsed time: 00:00:38" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496966951731 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:23 " "Total CPU time (on all processors): 00:01:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496966951731 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496966951731 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1496966954189 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition " "Version 14.0.0 Build 200 06/17/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1496966954195 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 08 17:09:14 2017 " "Processing started: Thu Jun 08 17:09:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1496966954195 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1496966954195 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1496966954196 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 1 0 "Quartus II" 0 -1 1496966956831 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DE1_SoC.svo C:/Users/Grant/Documents/UW/EE371/lab5/simulation/modelsim/ simulation " "Generated file DE1_SoC.svo in folder \"C:/Users/Grant/Documents/UW/EE371/lab5/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1496966961335 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "869 " "Peak virtual memory: 869 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1496966961848 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 08 17:09:21 2017 " "Processing ended: Thu Jun 08 17:09:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1496966961848 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1496966961848 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1496966961848 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496966961848 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 499 s " "Quartus II Full Compilation was successful. 0 errors, 499 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1496966962715 ""}
