<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p4752" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_4752{left:69px;bottom:68px;letter-spacing:0.12px;}
#t2_4752{left:107px;bottom:68px;letter-spacing:0.09px;}
#t3_4752{left:69px;bottom:1141px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t4_4752{left:189px;bottom:998px;letter-spacing:-0.14px;}
#t5_4752{left:538px;bottom:998px;letter-spacing:-0.13px;}
#t6_4752{left:189px;bottom:973px;letter-spacing:-0.16px;}
#t7_4752{left:538px;bottom:973px;letter-spacing:-0.13px;}
#t8_4752{left:538px;bottom:952px;letter-spacing:-0.11px;}
#t9_4752{left:538px;bottom:935px;letter-spacing:-0.11px;}
#ta_4752{left:189px;bottom:910px;letter-spacing:-0.14px;}
#tb_4752{left:538px;bottom:910px;letter-spacing:-0.14px;}
#tc_4752{left:189px;bottom:886px;letter-spacing:-0.15px;}
#td_4752{left:538px;bottom:886px;letter-spacing:-0.15px;}
#te_4752{left:538px;bottom:865px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tf_4752{left:189px;bottom:840px;letter-spacing:-0.14px;}
#tg_4752{left:538px;bottom:840px;letter-spacing:-0.15px;}
#th_4752{left:538px;bottom:819px;letter-spacing:-0.12px;word-spacing:0.01px;}
#ti_4752{left:189px;bottom:794px;letter-spacing:-0.14px;}
#tj_4752{left:538px;bottom:794px;letter-spacing:-0.13px;}
#tk_4752{left:81px;bottom:770px;letter-spacing:-0.17px;}
#tl_4752{left:138px;bottom:770px;letter-spacing:-0.17px;}
#tm_4752{left:188px;bottom:770px;letter-spacing:-0.16px;}
#tn_4752{left:444px;bottom:770px;letter-spacing:-0.13px;}
#to_4752{left:538px;bottom:770px;letter-spacing:-0.12px;}
#tp_4752{left:189px;bottom:745px;letter-spacing:-0.14px;}
#tq_4752{left:538px;bottom:745px;letter-spacing:-0.15px;}
#tr_4752{left:538px;bottom:724px;letter-spacing:-0.12px;}
#ts_4752{left:189px;bottom:700px;letter-spacing:-0.14px;}
#tt_4752{left:538px;bottom:700px;letter-spacing:-0.13px;}
#tu_4752{left:189px;bottom:675px;letter-spacing:-0.16px;}
#tv_4752{left:538px;bottom:675px;letter-spacing:-0.13px;}
#tw_4752{left:538px;bottom:654px;letter-spacing:-0.11px;}
#tx_4752{left:538px;bottom:637px;letter-spacing:-0.11px;}
#ty_4752{left:189px;bottom:613px;letter-spacing:-0.14px;}
#tz_4752{left:538px;bottom:613px;letter-spacing:-0.14px;}
#t10_4752{left:189px;bottom:588px;letter-spacing:-0.15px;}
#t11_4752{left:538px;bottom:588px;letter-spacing:-0.15px;}
#t12_4752{left:538px;bottom:567px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t13_4752{left:189px;bottom:542px;letter-spacing:-0.14px;}
#t14_4752{left:538px;bottom:542px;letter-spacing:-0.15px;}
#t15_4752{left:538px;bottom:521px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t16_4752{left:189px;bottom:496px;letter-spacing:-0.14px;}
#t17_4752{left:538px;bottom:496px;letter-spacing:-0.13px;}
#t18_4752{left:81px;bottom:472px;letter-spacing:-0.16px;}
#t19_4752{left:138px;bottom:472px;letter-spacing:-0.16px;}
#t1a_4752{left:189px;bottom:472px;letter-spacing:-0.14px;}
#t1b_4752{left:445px;bottom:472px;letter-spacing:-0.14px;}
#t1c_4752{left:538px;bottom:472px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t1d_4752{left:189px;bottom:426px;letter-spacing:-0.12px;}
#t1e_4752{left:538px;bottom:426px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_4752{left:538px;bottom:405px;letter-spacing:-0.11px;}
#t1g_4752{left:189px;bottom:380px;letter-spacing:-0.14px;}
#t1h_4752{left:538px;bottom:380px;letter-spacing:-0.14px;}
#t1i_4752{left:189px;bottom:356px;letter-spacing:-0.14px;}
#t1j_4752{left:538px;bottom:356px;letter-spacing:-0.12px;}
#t1k_4752{left:538px;bottom:334px;letter-spacing:-0.1px;}
#t1l_4752{left:538px;bottom:318px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t1m_4752{left:189px;bottom:293px;letter-spacing:-0.14px;}
#t1n_4752{left:538px;bottom:293px;letter-spacing:-0.14px;}
#t1o_4752{left:81px;bottom:269px;letter-spacing:-0.16px;}
#t1p_4752{left:138px;bottom:269px;letter-spacing:-0.17px;}
#t1q_4752{left:188px;bottom:269px;letter-spacing:-0.14px;}
#t1r_4752{left:445px;bottom:269px;letter-spacing:-0.13px;}
#t1s_4752{left:538px;bottom:269px;letter-spacing:-0.12px;}
#t1t_4752{left:189px;bottom:223px;letter-spacing:-0.12px;}
#t1u_4752{left:538px;bottom:223px;letter-spacing:-0.15px;}
#t1v_4752{left:538px;bottom:202px;letter-spacing:-0.11px;}
#t1w_4752{left:189px;bottom:177px;letter-spacing:-0.14px;}
#t1x_4752{left:538px;bottom:177px;letter-spacing:-0.14px;}
#t1y_4752{left:189px;bottom:153px;letter-spacing:-0.17px;}
#t1z_4752{left:538px;bottom:153px;letter-spacing:-0.14px;}
#t20_4752{left:538px;bottom:131px;letter-spacing:-0.1px;}
#t21_4752{left:538px;bottom:114px;letter-spacing:-0.1px;word-spacing:0.01px;}
#t22_4752{left:80px;bottom:1086px;letter-spacing:0.11px;word-spacing:-0.06px;}
#t23_4752{left:166px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.02px;}
#t24_4752{left:100px;bottom:1063px;letter-spacing:-0.12px;}
#t25_4752{left:101px;bottom:1046px;letter-spacing:-0.13px;}
#t26_4752{left:230px;bottom:1046px;letter-spacing:-0.13px;word-spacing:0.04px;}
#t27_4752{left:467px;bottom:1046px;letter-spacing:-0.16px;}
#t28_4752{left:645px;bottom:1046px;letter-spacing:-0.12px;word-spacing:-0.03px;}
#t29_4752{left:87px;bottom:1022px;letter-spacing:-0.18px;}
#t2a_4752{left:143px;bottom:1022px;letter-spacing:-0.14px;}

.s1_4752{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_4752{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_4752{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s4_4752{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_4752{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts4752" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg4752Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg4752" style="-webkit-user-select: none;"><object width="935" height="1210" data="4752/4752.svg" type="image/svg+xml" id="pdf4752" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_4752" class="t s1_4752">2-230 </span><span id="t2_4752" class="t s1_4752">Vol. 4 </span>
<span id="t3_4752" class="t s2_4752">MODEL-SPECIFIC REGISTERS (MSRS) </span>
<span id="t4_4752" class="t s3_4752">15 </span><span id="t5_4752" class="t s3_4752">Reserved </span>
<span id="t6_4752" class="t s3_4752">23:16 </span><span id="t7_4752" class="t s3_4752">Config_TDP_LVL1_Ratio </span>
<span id="t8_4752" class="t s3_4752">ConfigTDP level 1 ratio to be used for this specific </span>
<span id="t9_4752" class="t s3_4752">processor. </span>
<span id="ta_4752" class="t s3_4752">31:24 </span><span id="tb_4752" class="t s3_4752">Reserved </span>
<span id="tc_4752" class="t s3_4752">46:32 </span><span id="td_4752" class="t s3_4752">PKG_MAX_PWR_LVL1 </span>
<span id="te_4752" class="t s3_4752">Max Power setting allowed for ConfigTDP Level 1. </span>
<span id="tf_4752" class="t s3_4752">62:47 </span><span id="tg_4752" class="t s3_4752">PKG_MIN_PWR_LVL1 </span>
<span id="th_4752" class="t s3_4752">MIN Power setting allowed for ConfigTDP Level 1. </span>
<span id="ti_4752" class="t s3_4752">63 </span><span id="tj_4752" class="t s3_4752">Reserved </span>
<span id="tk_4752" class="t s3_4752">64AH </span><span id="tl_4752" class="t s3_4752">1610 </span><span id="tm_4752" class="t s3_4752">MSR_CONFIG_TDP_LEVEL2 </span><span id="tn_4752" class="t s3_4752">Package </span><span id="to_4752" class="t s3_4752">ConfigTDP Level 2 Ratio and Power Level (R/O) </span>
<span id="tp_4752" class="t s3_4752">14:0 </span><span id="tq_4752" class="t s3_4752">PKG_TDP_LVL2 </span>
<span id="tr_4752" class="t s3_4752">Power setting for ConfigTDP Level 2. </span>
<span id="ts_4752" class="t s3_4752">15 </span><span id="tt_4752" class="t s3_4752">Reserved </span>
<span id="tu_4752" class="t s3_4752">23:16 </span><span id="tv_4752" class="t s3_4752">Config_TDP_LVL2_Ratio </span>
<span id="tw_4752" class="t s3_4752">ConfigTDP level 2 ratio to be used for this specific </span>
<span id="tx_4752" class="t s3_4752">processor. </span>
<span id="ty_4752" class="t s3_4752">31:24 </span><span id="tz_4752" class="t s3_4752">Reserved </span>
<span id="t10_4752" class="t s3_4752">46:32 </span><span id="t11_4752" class="t s3_4752">PKG_MAX_PWR_LVL2 </span>
<span id="t12_4752" class="t s3_4752">Max Power setting allowed for ConfigTDP Level 2. </span>
<span id="t13_4752" class="t s3_4752">62:47 </span><span id="t14_4752" class="t s3_4752">PKG_MIN_PWR_LVL2 </span>
<span id="t15_4752" class="t s3_4752">MIN Power setting allowed for ConfigTDP Level 2. </span>
<span id="t16_4752" class="t s3_4752">63 </span><span id="t17_4752" class="t s3_4752">Reserved </span>
<span id="t18_4752" class="t s3_4752">64BH </span><span id="t19_4752" class="t s3_4752">1611 </span><span id="t1a_4752" class="t s3_4752">MSR_CONFIG_TDP_CONTROL </span><span id="t1b_4752" class="t s3_4752">Package </span><span id="t1c_4752" class="t s3_4752">ConfigTDP Control (R/W) </span>
<span id="t1d_4752" class="t s3_4752">1:0 </span><span id="t1e_4752" class="t s3_4752">TDP_LEVEL (RW/L) </span>
<span id="t1f_4752" class="t s3_4752">System BIOS can program this field. </span>
<span id="t1g_4752" class="t s3_4752">30:2 </span><span id="t1h_4752" class="t s3_4752">Reserved </span>
<span id="t1i_4752" class="t s3_4752">31 </span><span id="t1j_4752" class="t s3_4752">Config_TDP_Lock (RW/L) </span>
<span id="t1k_4752" class="t s3_4752">When this bit is set, the content of this register is </span>
<span id="t1l_4752" class="t s3_4752">locked until a reset. </span>
<span id="t1m_4752" class="t s3_4752">63:32 </span><span id="t1n_4752" class="t s3_4752">Reserved </span>
<span id="t1o_4752" class="t s3_4752">64CH </span><span id="t1p_4752" class="t s3_4752">1612 </span><span id="t1q_4752" class="t s3_4752">MSR_TURBO_ACTIVATION_RATIO </span><span id="t1r_4752" class="t s3_4752">Package </span><span id="t1s_4752" class="t s3_4752">ConfigTDP Control (R/W) </span>
<span id="t1t_4752" class="t s3_4752">7:0 </span><span id="t1u_4752" class="t s3_4752">MAX_NON_TURBO_RATIO (RW/L) </span>
<span id="t1v_4752" class="t s3_4752">System BIOS can program this field. </span>
<span id="t1w_4752" class="t s3_4752">30:8 </span><span id="t1x_4752" class="t s3_4752">Reserved </span>
<span id="t1y_4752" class="t s3_4752">31 </span><span id="t1z_4752" class="t s3_4752">TURBO_ACTIVATION_RATIO_Lock (RW/L) </span>
<span id="t20_4752" class="t s3_4752">When this bit is set, the content of this register is </span>
<span id="t21_4752" class="t s3_4752">locked until a reset. </span>
<span id="t22_4752" class="t s4_4752">Table 2-29. </span><span id="t23_4752" class="t s4_4752">Additional MSRs Supported by Processors Based on the Haswell and Haswell-E Microarchitectures </span>
<span id="t24_4752" class="t s5_4752">Register </span>
<span id="t25_4752" class="t s5_4752">Address </span><span id="t26_4752" class="t s5_4752">Register Name / Bit Fields </span><span id="t27_4752" class="t s5_4752">Scope </span><span id="t28_4752" class="t s5_4752">Bit Description </span>
<span id="t29_4752" class="t s5_4752">Hex </span><span id="t2a_4752" class="t s5_4752">Dec </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
