verilog work "/home/saul/projects/digital/DIGIMP/IMP_SPC2_TW/FPGA/Papilio/project_1/project_1.srcs/sources_1/imports/FPGA/spc2.v"
verilog work "/home/saul/projects/digital/DIGIMP/IMP_SPC2_TW/FPGA/Papilio/project_1/project_1.srcs/sources_1/imports/FPGA/top.v"
