 
****************************************
Report : timing
        -path full
        -delay max
        -group OUTPUTS
        -max_paths 1
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Sun Mar  6 19:13:48 2022
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p95v125c   Library: saed32rvt_ss0p95v125c
Wire Load Model Mode: Inactive.

  Startpoint: fifomem/genblk1_7__U
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rdata[4] (output port clocked by rclk)
  Path Group: OUTPUTS
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  fifomem/genblk1_7__U/CE2 (SRAM2RW128x8)                 0.00       0.10 r
  fifomem/genblk1_7__U/O2[4] (SRAM2RW128x8)               0.21       0.31 f
  fifomem/U8/Y (NAND4X0_RVT)                              0.11 *     0.42 r
  fifomem/U115/Y (INVX2_RVT)                              0.03 *     0.45 f
  fifomem/U108/Y (INVX4_RVT)                              0.05 *     0.50 r
  fifomem/U96/Y (OR2X2_RVT)                               0.07 *     0.57 r
  fifomem/U95/Y (INVX4_RVT)                               0.02 *     0.59 f
  fifomem/U118/Y (NBUFFX32_RVT)                           0.06 *     0.64 f
  fifomem/rdata[4] (fifomem_DATASIZE8_ADDRSIZE10)         0.00       0.64 f
  io_l_rdata_4_/PADIO (D8I1025_NS)                        1.40 *     2.04 f
  rdata[4] (out)                                          0.00 *     2.04 f
  data arrival time                                                  2.04

  clock rclk (rise edge)                                  1.22       1.22
  clock network delay (ideal)                             0.10       1.32
  clock uncertainty                                      -0.07       1.25
  output external delay                                   0.50       1.75
  data required time                                                 1.75
  --------------------------------------------------------------------------
  data required time                                                 1.75
  data arrival time                                                 -2.04
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.29


1
