PASS: read Nangate45 typ
PASS: read Nangate45 fast
PASS: read Nangate45 slow
PASS: make_equiv_cells typ
PASS: find_equiv_cells INV_X1 typ (6 equivs)
PASS: find_equiv_cells BUF_X1 typ (9 equivs)
PASS: find_equiv_cells NAND2_X1 typ (3 equivs)
PASS: find_equiv_cells NAND3_X1 typ (3 equivs)
PASS: find_equiv_cells NAND4_X1 typ (3 equivs)
PASS: find_equiv_cells NOR2_X1 typ (3 equivs)
PASS: find_equiv_cells NOR3_X1 typ (3 equivs)
PASS: find_equiv_cells NOR4_X1 typ (3 equivs)
PASS: find_equiv_cells AND2_X1 typ (3 equivs)
PASS: find_equiv_cells OR2_X1 typ (3 equivs)
PASS: find_equiv_cells AOI21_X1 typ (3 equivs)
PASS: find_equiv_cells OAI21_X1 typ (3 equivs)
PASS: find_equiv_cells DFF_X1 typ (2 equivs)
PASS: find_equiv_cells SDFF_X1 typ (2 equivs)
PASS: find_equiv_cells CLKBUF_X1 typ (9 equivs)
PASS: find_equiv_cells XOR2_X1 typ (2 equivs)
PASS: equiv_cells typ/fast INV_X1 = 1
PASS: equiv_cells typ/slow INV_X1 = 1
PASS: equiv_cells fast/slow INV_X1 = 1
PASS: equiv_cells typ/fast BUF_X1 = 1
PASS: equiv_cells typ/fast NAND2_X1 = 1
PASS: equiv_cells typ/fast DFF_X1 = 1
PASS: equiv_cell_ports typ/fast INV_X1 = 1
PASS: equiv_cell_ports typ/fast BUF_X1 = 1
PASS: equiv_cell_ports INV_X1 vs BUF_X1 = 0
PASS: equiv_cell_ports NAND2_X1 vs NAND3_X1 = 0
PASS: equiv_cell_timing_arcs typ/fast INV_X1 = 1
PASS: equiv_cell_timing_arcs typ/fast BUF_X1 = 1
PASS: equiv_cell_timing_arcs INV_X1 vs BUF_X1 = 0
PASS: find_library_buffers typ (9 buffers)
PASS: find_library_buffers fast (9 buffers)
PASS: find_library_buffers slow (9 buffers)
PASS: equiv_cells INV_X1/X2 = 1
PASS: equiv_cells INV_X1/X4 = 1
PASS: equiv_cells INV_X1/X8 = 1
PASS: equiv_cells INV_X1/X16 = 1
PASS: equiv_cells INV_X1/X32 = 1
PASS: equiv_cells NAND2/NOR2 = 0
PASS: equiv_cells AND2/OR2 = 0
PASS: equiv_cells AOI21/OAI21 = 0
PASS: equiv_cells DFF/DFFR = 0
PASS: equiv_cells DFF/DFFS = 0
PASS: equiv_cells DFFR/DFFRS = 0
PASS: read Nangate45 LVT
PASS: make_equiv_cells lvt
PASS: find_equiv_cells LVT INV_X1_L (6 equivs)
PASS: find_library_buffers LVT (9 buffers)
PASS: equiv_cells typ/lvt INV_X1 vs INV_X1_L = 1
PASS: equiv_cell_ports typ/lvt INV_X1 vs INV_X1_L = 1
ALL PASSED
