Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Nov 30 12:20:55 2023
| Host         : 25da8ddd604d running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_timing_summary -max_paths 10 -file game_top_timing_summary_routed.rpt -pb game_top_timing_summary_routed.pb -rpx game_top_timing_summary_routed.rpx -warn_on_violation
| Design       : game_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (8962)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (13157)
5. checking no_input_delay (5)
6. checking no_output_delay (29)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8962)
---------------------------
 There are 167 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[0].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[10].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[11].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[12].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[13].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[14].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[15].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[1].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[2].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[3].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[4].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[5].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[6].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[7].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[8].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[1].genblk1[9].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[0].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[10].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[11].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[12].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[13].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[14].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[15].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[1].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[2].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[3].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[4].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[5].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[6].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[7].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[8].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[2].genblk1[9].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[0].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[10].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[11].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[12].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[13].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[14].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[15].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[1].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[2].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[3].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[4].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[5].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[6].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[7].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[8].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[0]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[10]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[1]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[2]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[3]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[5]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[6]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: genblk2[3].genblk1[9].enemy/enemy_pos_x_reg[9]/Q (HIGH)

 There are 4907 register/latch pins with no clock driven by root clock pin: logclk_reg[16]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: prng4/rnd_reg[10]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: prng4/rnd_reg[11]/Q (HIGH)

 There are 64 register/latch pins with no clock driven by root clock pin: prng4/rnd_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (13157)
----------------------------------------------------
 There are 13157 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (29)
--------------------------------
 There are 29 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.878        0.000                      0                 5617        0.056        0.000                      0                 5617        1.790        0.000                       0                  1907  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                      Waveform(ns)         Period(ns)      Frequency(MHz)
-----                      ------------         ----------      --------------
clock_wizard/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_0       {0.000 5.992}        11.983          83.448          
  clk_out2_clk_wiz_0       {0.000 105.785}      211.570         4.727           
  clkfbout_clk_wiz_0       {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_wizard/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0             0.878        0.000                      0                 5583        0.056        0.000                      0                 5583        5.492        0.000                       0                  1884  
  clk_out2_clk_wiz_0           207.548        0.000                      0                   34        0.268        0.000                      0                   34        1.790        0.000                       0                    19  
  clkfbout_clk_wiz_0                                                                                                                                                        47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_wizard/inst/clk_in1
  To Clock:  clock_wizard/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_wizard/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock_wizard/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.056ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.492ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.878ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.074ns  (logic 6.760ns (61.041%)  route 4.314ns (38.959%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 13.698 - 11.983 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.618     1.620    drawcon/genblk3[3].genblk1[7].enemy_draw/clk_out1
    SLICE_X50Y69         FDRE                                         r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=120, routed)         2.840     4.978    drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y[1]
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.102 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_10__7/O
                         net (fo=1, routed)           0.000     5.102    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_10__7_n_1
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.635 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__8/CO[3]
                         net (fo=1, routed)           0.000     5.635    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__8_n_1
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.752 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.752    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__8_n_1
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.075 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_1__8/O[1]
                         net (fo=1, routed)           0.685     6.760    drawcon/genblk3[1].genblk1[9].enemy_draw/A[9]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.783 r  drawcon/genblk3[1].genblk1[9].enemy_draw/address0/P[1]
                         net (fo=2, routed)           0.790    11.573    genblk2[1].genblk1[9].enemy/address_reg[11][1]
    SLICE_X75Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.697 r  genblk2[1].genblk1[9].enemy/address[3]_i_4__20/O
                         net (fo=1, routed)           0.000    11.697    genblk2[1].genblk1[9].enemy/address[3]_i_4__20_n_1
    SLICE_X75Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.247 r  genblk2[1].genblk1[9].enemy/address_reg[3]_i_1__20/CO[3]
                         net (fo=1, routed)           0.000    12.247    genblk2[1].genblk1[9].enemy/address_reg[3]_i_1__20_n_1
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  genblk2[1].genblk1[9].enemy/address_reg[7]_i_1__20/CO[3]
                         net (fo=1, routed)           0.000    12.361    genblk2[1].genblk1[9].enemy/address_reg[7]_i_1__20_n_1
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.695 r  genblk2[1].genblk1[9].enemy/address_reg[11]_i_2__8/O[1]
                         net (fo=1, routed)           0.000    12.695    drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[11]_4[9]
    SLICE_X75Y30         FDRE                                         r  drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.712    13.698    drawcon/genblk3[1].genblk1[9].enemy_draw/clk_out1
    SLICE_X75Y30         FDRE                                         r  drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[9]/C
                         clock pessimism              0.007    13.705    
                         clock uncertainty           -0.195    13.511    
    SLICE_X75Y30         FDRE (Setup_fdre_C_D)        0.062    13.573    drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[9]
  -------------------------------------------------------------------
                         required time                         13.573    
                         arrival time                         -12.695    
  -------------------------------------------------------------------
                         slack                                  0.878    

Slack (MET) :             0.899ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        11.053ns  (logic 6.739ns (60.967%)  route 4.314ns (39.033%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 13.698 - 11.983 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.618     1.620    drawcon/genblk3[3].genblk1[7].enemy_draw/clk_out1
    SLICE_X50Y69         FDRE                                         r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=120, routed)         2.840     4.978    drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y[1]
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.102 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_10__7/O
                         net (fo=1, routed)           0.000     5.102    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_10__7_n_1
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.635 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__8/CO[3]
                         net (fo=1, routed)           0.000     5.635    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__8_n_1
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.752 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.752    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__8_n_1
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.075 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_1__8/O[1]
                         net (fo=1, routed)           0.685     6.760    drawcon/genblk3[1].genblk1[9].enemy_draw/A[9]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.783 r  drawcon/genblk3[1].genblk1[9].enemy_draw/address0/P[1]
                         net (fo=2, routed)           0.790    11.573    genblk2[1].genblk1[9].enemy/address_reg[11][1]
    SLICE_X75Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.697 r  genblk2[1].genblk1[9].enemy/address[3]_i_4__20/O
                         net (fo=1, routed)           0.000    11.697    genblk2[1].genblk1[9].enemy/address[3]_i_4__20_n_1
    SLICE_X75Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.247 r  genblk2[1].genblk1[9].enemy/address_reg[3]_i_1__20/CO[3]
                         net (fo=1, routed)           0.000    12.247    genblk2[1].genblk1[9].enemy/address_reg[3]_i_1__20_n_1
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  genblk2[1].genblk1[9].enemy/address_reg[7]_i_1__20/CO[3]
                         net (fo=1, routed)           0.000    12.361    genblk2[1].genblk1[9].enemy/address_reg[7]_i_1__20_n_1
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.674 r  genblk2[1].genblk1[9].enemy/address_reg[11]_i_2__8/O[3]
                         net (fo=1, routed)           0.000    12.674    drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[11]_4[11]
    SLICE_X75Y30         FDRE                                         r  drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.712    13.698    drawcon/genblk3[1].genblk1[9].enemy_draw/clk_out1
    SLICE_X75Y30         FDRE                                         r  drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[11]/C
                         clock pessimism              0.007    13.705    
                         clock uncertainty           -0.195    13.511    
    SLICE_X75Y30         FDRE (Setup_fdre_C_D)        0.062    13.573    drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[11]
  -------------------------------------------------------------------
                         required time                         13.573    
                         arrival time                         -12.674    
  -------------------------------------------------------------------
                         slack                                  0.899    

Slack (MET) :             0.901ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.983ns  (logic 6.735ns (61.321%)  route 4.248ns (38.679%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 13.584 - 11.983 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.618     1.620    drawcon/genblk3[3].genblk1[7].enemy_draw/clk_out1
    SLICE_X50Y69         FDRE                                         r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=120, routed)         2.635     4.773    drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y[1]
    SLICE_X80Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.897 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_9__20/O
                         net (fo=1, routed)           0.000     4.897    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_9__20_n_1
    SLICE_X80Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.430 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__21/CO[3]
                         net (fo=1, routed)           0.000     5.430    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__21_n_1
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.547 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__21/CO[3]
                         net (fo=1, routed)           0.000     5.547    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__21_n_1
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.870 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_1__21/O[1]
                         net (fo=1, routed)           0.530     6.401    drawcon/genblk3[2].genblk1[6].enemy_draw/A[9]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.424 r  drawcon/genblk3[2].genblk1[6].enemy_draw/address0/P[1]
                         net (fo=2, routed)           1.083    11.507    genblk2[2].genblk1[6].enemy/address_reg[11][1]
    SLICE_X78Y53         LUT3 (Prop_lut3_I2_O)        0.124    11.631 r  genblk2[2].genblk1[6].enemy/address[3]_i_4__33/O
                         net (fo=1, routed)           0.000    11.631    genblk2[2].genblk1[6].enemy/address[3]_i_4__33_n_1
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.164 r  genblk2[2].genblk1[6].enemy/address_reg[3]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000    12.164    genblk2[2].genblk1[6].enemy/address_reg[3]_i_1__33_n_1
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.281 r  genblk2[2].genblk1[6].enemy/address_reg[7]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000    12.281    genblk2[2].genblk1[6].enemy/address_reg[7]_i_1__33_n_1
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.604 r  genblk2[2].genblk1[6].enemy/address_reg[11]_i_2__21/O[1]
                         net (fo=1, routed)           0.000    12.604    drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[11]_4[9]
    SLICE_X78Y55         FDRE                                         r  drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.597    13.584    drawcon/genblk3[2].genblk1[6].enemy_draw/clk_out1
    SLICE_X78Y55         FDRE                                         r  drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[9]/C
                         clock pessimism              0.007    13.591    
                         clock uncertainty           -0.195    13.396    
    SLICE_X78Y55         FDRE (Setup_fdre_C_D)        0.109    13.505    drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[9]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -12.604    
  -------------------------------------------------------------------
                         slack                                  0.901    

Slack (MET) :             0.909ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.975ns  (logic 6.727ns (61.293%)  route 4.248ns (38.707%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 13.584 - 11.983 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.618     1.620    drawcon/genblk3[3].genblk1[7].enemy_draw/clk_out1
    SLICE_X50Y69         FDRE                                         r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=120, routed)         2.635     4.773    drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y[1]
    SLICE_X80Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.897 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_9__20/O
                         net (fo=1, routed)           0.000     4.897    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_9__20_n_1
    SLICE_X80Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.430 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__21/CO[3]
                         net (fo=1, routed)           0.000     5.430    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__21_n_1
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.547 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__21/CO[3]
                         net (fo=1, routed)           0.000     5.547    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__21_n_1
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.870 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_1__21/O[1]
                         net (fo=1, routed)           0.530     6.401    drawcon/genblk3[2].genblk1[6].enemy_draw/A[9]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.424 r  drawcon/genblk3[2].genblk1[6].enemy_draw/address0/P[1]
                         net (fo=2, routed)           1.083    11.507    genblk2[2].genblk1[6].enemy/address_reg[11][1]
    SLICE_X78Y53         LUT3 (Prop_lut3_I2_O)        0.124    11.631 r  genblk2[2].genblk1[6].enemy/address[3]_i_4__33/O
                         net (fo=1, routed)           0.000    11.631    genblk2[2].genblk1[6].enemy/address[3]_i_4__33_n_1
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.164 r  genblk2[2].genblk1[6].enemy/address_reg[3]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000    12.164    genblk2[2].genblk1[6].enemy/address_reg[3]_i_1__33_n_1
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.281 r  genblk2[2].genblk1[6].enemy/address_reg[7]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000    12.281    genblk2[2].genblk1[6].enemy/address_reg[7]_i_1__33_n_1
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    12.596 r  genblk2[2].genblk1[6].enemy/address_reg[11]_i_2__21/O[3]
                         net (fo=1, routed)           0.000    12.596    drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[11]_4[11]
    SLICE_X78Y55         FDRE                                         r  drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.597    13.584    drawcon/genblk3[2].genblk1[6].enemy_draw/clk_out1
    SLICE_X78Y55         FDRE                                         r  drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[11]/C
                         clock pessimism              0.007    13.591    
                         clock uncertainty           -0.195    13.396    
    SLICE_X78Y55         FDRE (Setup_fdre_C_D)        0.109    13.505    drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[11]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -12.596    
  -------------------------------------------------------------------
                         slack                                  0.909    

Slack (MET) :             0.936ns  (required time - arrival time)
  Source:                 drawcon/next_pixel_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[3].genblk1[8].enemy_draw/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.802ns  (logic 6.571ns (60.834%)  route 4.231ns (39.166%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 13.497 - 11.983 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.623     1.625    drawcon/clk_out1
    SLICE_X51Y65         FDRE                                         r  drawcon/next_pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  drawcon/next_pixel_y_reg[3]/Q
                         net (fo=130, routed)         2.616     4.697    drawcon/genblk3[3].genblk1[7].enemy_draw/background_address10[0]
    SLICE_X11Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     5.222 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__39/CO[3]
                         net (fo=1, routed)           0.000     5.222    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__39_n_1
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__39/CO[3]
                         net (fo=1, routed)           0.000     5.336    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__39_n_1
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.670 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_1__39/O[1]
                         net (fo=1, routed)           0.810     6.480    drawcon/genblk3[3].genblk1[8].enemy_draw/address0_1[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020    10.500 r  drawcon/genblk3[3].genblk1[8].enemy_draw/address0/P[1]
                         net (fo=2, routed)           0.805    11.305    genblk2[3].genblk1[8].enemy/address_reg[11][1]
    SLICE_X13Y102        LUT3 (Prop_lut3_I2_O)        0.124    11.429 r  genblk2[3].genblk1[8].enemy/address[3]_i_4__51/O
                         net (fo=1, routed)           0.000    11.429    genblk2[3].genblk1[8].enemy/address[3]_i_4__51_n_1
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.979 r  genblk2[3].genblk1[8].enemy/address_reg[3]_i_1__51/CO[3]
                         net (fo=1, routed)           0.000    11.979    genblk2[3].genblk1[8].enemy/address_reg[3]_i_1__51_n_1
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.093 r  genblk2[3].genblk1[8].enemy/address_reg[7]_i_1__51/CO[3]
                         net (fo=1, routed)           0.000    12.093    genblk2[3].genblk1[8].enemy/address_reg[7]_i_1__51_n_1
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.427 r  genblk2[3].genblk1[8].enemy/address_reg[11]_i_2__39/O[1]
                         net (fo=1, routed)           0.000    12.427    drawcon/genblk3[3].genblk1[8].enemy_draw/address_reg[11]_4[9]
    SLICE_X13Y104        FDRE                                         r  drawcon/genblk3[3].genblk1[8].enemy_draw/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.511    13.497    drawcon/genblk3[3].genblk1[8].enemy_draw/clk_out1
    SLICE_X13Y104        FDRE                                         r  drawcon/genblk3[3].genblk1[8].enemy_draw/address_reg[9]/C
                         clock pessimism             -0.001    13.496    
                         clock uncertainty           -0.195    13.301    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)        0.062    13.363    drawcon/genblk3[3].genblk1[8].enemy_draw/address_reg[9]
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                         -12.427    
  -------------------------------------------------------------------
                         slack                                  0.936    

Slack (MET) :             0.957ns  (required time - arrival time)
  Source:                 drawcon/next_pixel_y_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[3].genblk1[8].enemy_draw/address_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.781ns  (logic 6.550ns (60.758%)  route 4.231ns (39.242%))
  Logic Levels:           8  (CARRY4=6 DSP48E1=1 LUT3=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 13.497 - 11.983 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    -0.001ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.623     1.625    drawcon/clk_out1
    SLICE_X51Y65         FDRE                                         r  drawcon/next_pixel_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y65         FDRE (Prop_fdre_C_Q)         0.456     2.081 r  drawcon/next_pixel_y_reg[3]/Q
                         net (fo=130, routed)         2.616     4.697    drawcon/genblk3[3].genblk1[7].enemy_draw/background_address10[0]
    SLICE_X11Y95         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.525     5.222 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__39/CO[3]
                         net (fo=1, routed)           0.000     5.222    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__39_n_1
    SLICE_X11Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.336 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__39/CO[3]
                         net (fo=1, routed)           0.000     5.336    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__39_n_1
    SLICE_X11Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.670 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_1__39/O[1]
                         net (fo=1, routed)           0.810     6.480    drawcon/genblk3[3].genblk1[8].enemy_draw/address0_1[9]
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.020    10.500 r  drawcon/genblk3[3].genblk1[8].enemy_draw/address0/P[1]
                         net (fo=2, routed)           0.805    11.305    genblk2[3].genblk1[8].enemy/address_reg[11][1]
    SLICE_X13Y102        LUT3 (Prop_lut3_I2_O)        0.124    11.429 r  genblk2[3].genblk1[8].enemy/address[3]_i_4__51/O
                         net (fo=1, routed)           0.000    11.429    genblk2[3].genblk1[8].enemy/address[3]_i_4__51_n_1
    SLICE_X13Y102        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    11.979 r  genblk2[3].genblk1[8].enemy/address_reg[3]_i_1__51/CO[3]
                         net (fo=1, routed)           0.000    11.979    genblk2[3].genblk1[8].enemy/address_reg[3]_i_1__51_n_1
    SLICE_X13Y103        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.093 r  genblk2[3].genblk1[8].enemy/address_reg[7]_i_1__51/CO[3]
                         net (fo=1, routed)           0.000    12.093    genblk2[3].genblk1[8].enemy/address_reg[7]_i_1__51_n_1
    SLICE_X13Y104        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    12.406 r  genblk2[3].genblk1[8].enemy/address_reg[11]_i_2__39/O[3]
                         net (fo=1, routed)           0.000    12.406    drawcon/genblk3[3].genblk1[8].enemy_draw/address_reg[11]_4[11]
    SLICE_X13Y104        FDRE                                         r  drawcon/genblk3[3].genblk1[8].enemy_draw/address_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.511    13.497    drawcon/genblk3[3].genblk1[8].enemy_draw/clk_out1
    SLICE_X13Y104        FDRE                                         r  drawcon/genblk3[3].genblk1[8].enemy_draw/address_reg[11]/C
                         clock pessimism             -0.001    13.496    
                         clock uncertainty           -0.195    13.301    
    SLICE_X13Y104        FDRE (Setup_fdre_C_D)        0.062    13.363    drawcon/genblk3[3].genblk1[8].enemy_draw/address_reg[11]
  -------------------------------------------------------------------
                         required time                         13.363    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  0.957    

Slack (MET) :             0.973ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.979ns  (logic 6.665ns (60.704%)  route 4.314ns (39.296%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 13.698 - 11.983 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.618     1.620    drawcon/genblk3[3].genblk1[7].enemy_draw/clk_out1
    SLICE_X50Y69         FDRE                                         r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=120, routed)         2.840     4.978    drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y[1]
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.102 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_10__7/O
                         net (fo=1, routed)           0.000     5.102    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_10__7_n_1
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.635 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__8/CO[3]
                         net (fo=1, routed)           0.000     5.635    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__8_n_1
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.752 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.752    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__8_n_1
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.075 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_1__8/O[1]
                         net (fo=1, routed)           0.685     6.760    drawcon/genblk3[1].genblk1[9].enemy_draw/A[9]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.783 r  drawcon/genblk3[1].genblk1[9].enemy_draw/address0/P[1]
                         net (fo=2, routed)           0.790    11.573    genblk2[1].genblk1[9].enemy/address_reg[11][1]
    SLICE_X75Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.697 r  genblk2[1].genblk1[9].enemy/address[3]_i_4__20/O
                         net (fo=1, routed)           0.000    11.697    genblk2[1].genblk1[9].enemy/address[3]_i_4__20_n_1
    SLICE_X75Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.247 r  genblk2[1].genblk1[9].enemy/address_reg[3]_i_1__20/CO[3]
                         net (fo=1, routed)           0.000    12.247    genblk2[1].genblk1[9].enemy/address_reg[3]_i_1__20_n_1
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  genblk2[1].genblk1[9].enemy/address_reg[7]_i_1__20/CO[3]
                         net (fo=1, routed)           0.000    12.361    genblk2[1].genblk1[9].enemy/address_reg[7]_i_1__20_n_1
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.600 r  genblk2[1].genblk1[9].enemy/address_reg[11]_i_2__8/O[2]
                         net (fo=1, routed)           0.000    12.600    drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[11]_4[10]
    SLICE_X75Y30         FDRE                                         r  drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.712    13.698    drawcon/genblk3[1].genblk1[9].enemy_draw/clk_out1
    SLICE_X75Y30         FDRE                                         r  drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[10]/C
                         clock pessimism              0.007    13.705    
                         clock uncertainty           -0.195    13.511    
    SLICE_X75Y30         FDRE (Setup_fdre_C_D)        0.062    13.573    drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[10]
  -------------------------------------------------------------------
                         required time                         13.573    
                         arrival time                         -12.600    
  -------------------------------------------------------------------
                         slack                                  0.973    

Slack (MET) :             0.985ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.899ns  (logic 6.651ns (61.023%)  route 4.248ns (38.977%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.600ns = ( 13.584 - 11.983 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.618     1.620    drawcon/genblk3[3].genblk1[7].enemy_draw/clk_out1
    SLICE_X50Y69         FDRE                                         r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=120, routed)         2.635     4.773    drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y[1]
    SLICE_X80Y40         LUT2 (Prop_lut2_I0_O)        0.124     4.897 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_9__20/O
                         net (fo=1, routed)           0.000     4.897    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_9__20_n_1
    SLICE_X80Y40         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.430 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__21/CO[3]
                         net (fo=1, routed)           0.000     5.430    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__21_n_1
    SLICE_X80Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.547 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__21/CO[3]
                         net (fo=1, routed)           0.000     5.547    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__21_n_1
    SLICE_X80Y42         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.870 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_1__21/O[1]
                         net (fo=1, routed)           0.530     6.401    drawcon/genblk3[2].genblk1[6].enemy_draw/A[9]
    DSP48_X2Y17          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.424 r  drawcon/genblk3[2].genblk1[6].enemy_draw/address0/P[1]
                         net (fo=2, routed)           1.083    11.507    genblk2[2].genblk1[6].enemy/address_reg[11][1]
    SLICE_X78Y53         LUT3 (Prop_lut3_I2_O)        0.124    11.631 r  genblk2[2].genblk1[6].enemy/address[3]_i_4__33/O
                         net (fo=1, routed)           0.000    11.631    genblk2[2].genblk1[6].enemy/address[3]_i_4__33_n_1
    SLICE_X78Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.164 r  genblk2[2].genblk1[6].enemy/address_reg[3]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000    12.164    genblk2[2].genblk1[6].enemy/address_reg[3]_i_1__33_n_1
    SLICE_X78Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.281 r  genblk2[2].genblk1[6].enemy/address_reg[7]_i_1__33/CO[3]
                         net (fo=1, routed)           0.000    12.281    genblk2[2].genblk1[6].enemy/address_reg[7]_i_1__33_n_1
    SLICE_X78Y55         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    12.520 r  genblk2[2].genblk1[6].enemy/address_reg[11]_i_2__21/O[2]
                         net (fo=1, routed)           0.000    12.520    drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[11]_4[10]
    SLICE_X78Y55         FDRE                                         r  drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.597    13.584    drawcon/genblk3[2].genblk1[6].enemy_draw/clk_out1
    SLICE_X78Y55         FDRE                                         r  drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[10]/C
                         clock pessimism              0.007    13.591    
                         clock uncertainty           -0.195    13.396    
    SLICE_X78Y55         FDRE (Setup_fdre_C_D)        0.109    13.505    drawcon/genblk3[2].genblk1[6].enemy_draw/address_reg[10]
  -------------------------------------------------------------------
                         required time                         13.505    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                  0.985    

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.963ns  (logic 6.649ns (60.647%)  route 4.314ns (39.353%))
  Logic Levels:           9  (CARRY4=6 DSP48E1=1 LUT2=1 LUT3=1)
  Clock Path Skew:        0.102ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.715ns = ( 13.698 - 11.983 ) 
    Source Clock Delay      (SCD):    1.620ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.618     1.620    drawcon/genblk3[3].genblk1[7].enemy_draw/clk_out1
    SLICE_X50Y69         FDRE                                         r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y69         FDRE (Prop_fdre_C_Q)         0.518     2.138 r  drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y_reg[1]/Q
                         net (fo=120, routed)         2.840     4.978    drawcon/genblk3[3].genblk1[7].enemy_draw/next_pixel_y[1]
    SLICE_X80Y31         LUT2 (Prop_lut2_I0_O)        0.124     5.102 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_10__7/O
                         net (fo=1, routed)           0.000     5.102    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_10__7_n_1
    SLICE_X80Y31         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.635 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__8/CO[3]
                         net (fo=1, routed)           0.000     5.635    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_3__8_n_1
    SLICE_X80Y32         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.752 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__8/CO[3]
                         net (fo=1, routed)           0.000     5.752    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__8_n_1
    SLICE_X80Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.075 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_1__8/O[1]
                         net (fo=1, routed)           0.685     6.760    drawcon/genblk3[1].genblk1[9].enemy_draw/A[9]
    DSP48_X2Y13          DSP48E1 (Prop_dsp48e1_A[9]_P[1])
                                                      4.023    10.783 r  drawcon/genblk3[1].genblk1[9].enemy_draw/address0/P[1]
                         net (fo=2, routed)           0.790    11.573    genblk2[1].genblk1[9].enemy/address_reg[11][1]
    SLICE_X75Y28         LUT3 (Prop_lut3_I2_O)        0.124    11.697 r  genblk2[1].genblk1[9].enemy/address[3]_i_4__20/O
                         net (fo=1, routed)           0.000    11.697    genblk2[1].genblk1[9].enemy/address[3]_i_4__20_n_1
    SLICE_X75Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    12.247 r  genblk2[1].genblk1[9].enemy/address_reg[3]_i_1__20/CO[3]
                         net (fo=1, routed)           0.000    12.247    genblk2[1].genblk1[9].enemy/address_reg[3]_i_1__20_n_1
    SLICE_X75Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.361 r  genblk2[1].genblk1[9].enemy/address_reg[7]_i_1__20/CO[3]
                         net (fo=1, routed)           0.000    12.361    genblk2[1].genblk1[9].enemy/address_reg[7]_i_1__20_n_1
    SLICE_X75Y30         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    12.584 r  genblk2[1].genblk1[9].enemy/address_reg[11]_i_2__8/O[0]
                         net (fo=1, routed)           0.000    12.584    drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[11]_4[8]
    SLICE_X75Y30         FDRE                                         r  drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.712    13.698    drawcon/genblk3[1].genblk1[9].enemy_draw/clk_out1
    SLICE_X75Y30         FDRE                                         r  drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[8]/C
                         clock pessimism              0.007    13.705    
                         clock uncertainty           -0.195    13.511    
    SLICE_X75Y30         FDRE (Setup_fdre_C_D)        0.062    13.573    drawcon/genblk3[1].genblk1[9].enemy_draw/address_reg[8]
  -------------------------------------------------------------------
                         required time                         13.573    
                         arrival time                         -12.584    
  -------------------------------------------------------------------
                         slack                                  0.989    

Slack (MET) :             0.990ns  (required time - arrival time)
  Source:                 drawcon/next_pixel_y_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[2].enemy_draw/address_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            11.983ns  (clk_out1_clk_wiz_0 rise@11.983ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        10.975ns  (logic 6.447ns (58.745%)  route 4.528ns (41.255%))
  Logic Levels:           8  (CARRY4=5 DSP48E1=1 LUT2=2)
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.677ns = ( 13.660 - 11.983 ) 
    Source Clock Delay      (SCD):    1.617ns
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.195ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.383ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.615     1.617    drawcon/clk_out1
    SLICE_X49Y72         FDRE                                         r  drawcon/next_pixel_y_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y72         FDRE (Prop_fdre_C_Q)         0.456     2.073 r  drawcon/next_pixel_y_reg[5]/Q
                         net (fo=128, routed)         2.716     4.789    drawcon/genblk3[1].genblk1[2].enemy_draw/background_address10[1]
    SLICE_X78Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.913 r  drawcon/genblk3[1].genblk1[2].enemy_draw/address0_i_8__0/O
                         net (fo=1, routed)           0.000     4.913    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_6[1]
    SLICE_X78Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     5.446 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__1/CO[3]
                         net (fo=1, routed)           0.000     5.446    drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_2__1_n_1
    SLICE_X78Y43         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.685 r  drawcon/genblk3[3].genblk1[7].enemy_draw/address0_i_1__1/O[2]
                         net (fo=2, routed)           0.828     6.514    drawcon/genblk3[1].genblk1[2].enemy_draw/A[10]
    DSP48_X2Y18          DSP48E1 (Prop_dsp48e1_A[10]_P[0])
                                                      4.018    10.532 r  drawcon/genblk3[1].genblk1[2].enemy_draw/address0/P[0]
                         net (fo=1, routed)           0.983    11.515    genblk2[1].genblk1[2].enemy/address_reg[11][0]
    SLICE_X70Y44         LUT2 (Prop_lut2_I1_O)        0.124    11.639 r  genblk2[1].genblk1[2].enemy/address[3]_i_5__1/O
                         net (fo=1, routed)           0.000    11.639    genblk2[1].genblk1[2].enemy/address[3]_i_5__1_n_1
    SLICE_X70Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    12.152 r  genblk2[1].genblk1[2].enemy/address_reg[3]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000    12.152    genblk2[1].genblk1[2].enemy/address_reg[3]_i_1__13_n_1
    SLICE_X70Y45         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    12.269 r  genblk2[1].genblk1[2].enemy/address_reg[7]_i_1__13/CO[3]
                         net (fo=1, routed)           0.000    12.269    genblk2[1].genblk1[2].enemy/address_reg[7]_i_1__13_n_1
    SLICE_X70Y46         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    12.592 r  genblk2[1].genblk1[2].enemy/address_reg[11]_i_2__1/O[1]
                         net (fo=1, routed)           0.000    12.592    drawcon/genblk3[1].genblk1[2].enemy_draw/address_reg[11]_4[9]
    SLICE_X70Y46         FDRE                                         r  drawcon/genblk3[1].genblk1[2].enemy_draw/address_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     11.983    11.983 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    11.983 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683    13.666    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     9.972 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923    11.895    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.986 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        1.674    13.660    drawcon/genblk3[1].genblk1[2].enemy_draw/clk_out1
    SLICE_X70Y46         FDRE                                         r  drawcon/genblk3[1].genblk1[2].enemy_draw/address_reg[9]/C
                         clock pessimism              0.007    13.667    
                         clock uncertainty           -0.195    13.473    
    SLICE_X70Y46         FDRE (Setup_fdre_C_D)        0.109    13.582    drawcon/genblk3[1].genblk1[2].enemy_draw/address_reg[9]
  -------------------------------------------------------------------
                         required time                         13.582    
                         arrival time                         -12.592    
  -------------------------------------------------------------------
                         slack                                  0.990    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 drawcon/genblk3[1].genblk1[15].enemy_draw/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[1].genblk1[15].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.141ns (28.949%)  route 0.346ns (71.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.248ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.909ns
    Source Clock Delay      (SCD):    0.656ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.654     0.656    drawcon/genblk3[1].genblk1[15].enemy_draw/clk_out1
    SLICE_X79Y47         FDRE                                         r  drawcon/genblk3[1].genblk1[15].enemy_draw/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y47         FDRE (Prop_fdre_C_Q)         0.141     0.797 r  drawcon/genblk3[1].genblk1[15].enemy_draw/address_reg[9]/Q
                         net (fo=2, routed)           0.346     1.143    drawcon/genblk3[1].genblk1[15].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y10         RAMB36E1                                     r  drawcon/genblk3[1].genblk1[15].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.907     0.909    drawcon/genblk3[1].genblk1[15].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X2Y10         RAMB36E1                                     r  drawcon/genblk3[1].genblk1[15].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.005     0.904    
    RAMB36_X2Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.087    drawcon/genblk3[1].genblk1[15].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.087    
                         arrival time                           1.143    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 drawcon/genblk2[2].genblk1[2].bullet_draw/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.294%)  route 0.157ns (52.706%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.914ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.598     0.600    drawcon/genblk2[2].genblk1[2].bullet_draw/clk_out1
    SLICE_X81Y105        FDRE                                         r  drawcon/genblk2[2].genblk1[2].bullet_draw/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDRE (Prop_fdre_C_Q)         0.141     0.741 r  drawcon/genblk2[2].genblk1[2].bullet_draw/address_reg[2]/Q
                         net (fo=2, routed)           0.157     0.898    drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y42         RAMB18E1                                     r  drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.912     0.914    drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y42         RAMB18E1                                     r  drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.256     0.658    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.183     0.841    drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.841    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 drawcon/genblk2[2].genblk1[2].bullet_draw/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.071%)  route 0.159ns (52.929%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.598     0.600    drawcon/genblk2[2].genblk1[2].bullet_draw/clk_out1
    SLICE_X81Y106        FDRE                                         r  drawcon/genblk2[2].genblk1[2].bullet_draw/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y106        FDRE (Prop_fdre_C_Q)         0.141     0.741 r  drawcon/genblk2[2].genblk1[2].bullet_draw/address_reg[5]/Q
                         net (fo=2, routed)           0.159     0.899    drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[5]
    RAMB18_X3Y42         RAMB18E1                                     r  drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.911     0.913    drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y42         RAMB18E1                                     r  drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.256     0.657    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     0.840    drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 drawcon/genblk2[2].genblk1[2].bullet_draw/address_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.141ns (47.048%)  route 0.159ns (52.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.913ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.598     0.600    drawcon/genblk2[2].genblk1[2].bullet_draw/clk_out1
    SLICE_X81Y105        FDRE                                         r  drawcon/genblk2[2].genblk1[2].bullet_draw/address_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y105        FDRE (Prop_fdre_C_Q)         0.141     0.741 r  drawcon/genblk2[2].genblk1[2].bullet_draw/address_reg[2]/Q
                         net (fo=2, routed)           0.159     0.899    drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X3Y42         RAMB18E1                                     r  drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.911     0.913    drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X3Y42         RAMB18E1                                     r  drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism             -0.256     0.657    
    RAMB18_X3Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.840    drawcon/genblk2[2].genblk1[2].bullet_draw/bullet_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -0.840    
                         arrival time                           0.899    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.141ns (47.361%)  route 0.157ns (52.639%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.554     0.556    drawcon/genblk3[2].genblk1[2].enemy_draw/clk_out1
    SLICE_X63Y73         FDRE                                         r  drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[11]/Q
                         net (fo=2, routed)           0.157     0.853    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y14         RAMB36E1                                     r  drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.864     0.866    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.611    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     0.794    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.554     0.556    drawcon/genblk3[2].genblk1[2].enemy_draw/clk_out1
    SLICE_X63Y73         FDRE                                         r  drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y73         FDRE (Prop_fdre_C_Q)         0.141     0.697 r  drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[9]/Q
                         net (fo=2, routed)           0.158     0.854    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[9]
    RAMB36_X1Y14         RAMB36E1                                     r  drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.864     0.866    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.611    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     0.794    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.854    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.454%)  route 0.156ns (52.546%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.556     0.558    drawcon/genblk3[2].genblk1[2].enemy_draw/clk_out1
    SLICE_X63Y72         FDRE                                         r  drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[5]/Q
                         net (fo=2, routed)           0.156     0.855    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[5]
    RAMB36_X1Y14         RAMB36E1                                     r  drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.864     0.866    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.611    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.794    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.855    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.556     0.558    drawcon/genblk3[2].genblk1[2].enemy_draw/clk_out1
    SLICE_X63Y71         FDRE                                         r  drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y71         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[1]/Q
                         net (fo=2, routed)           0.158     0.856    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[1]
    RAMB36_X1Y14         RAMB36E1                                     r  drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.864     0.866    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.611    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.183     0.794    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.856    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 drawcon/genblk3[3].genblk1[10].enemy_draw/address_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[3].genblk1[10].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.555ns  (logic 0.164ns (29.565%)  route 0.391ns (70.435%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.885ns
    Source Clock Delay      (SCD):    0.576ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.574     0.576    drawcon/genblk3[3].genblk1[10].enemy_draw/clk_out1
    SLICE_X14Y99         FDRE                                         r  drawcon/genblk3[3].genblk1[10].enemy_draw/address_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y99         FDRE (Prop_fdre_C_Q)         0.164     0.740 r  drawcon/genblk3[3].genblk1[10].enemy_draw/address_reg[4]/Q
                         net (fo=2, routed)           0.391     1.130    drawcon/genblk3[3].genblk1[10].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y42         RAMB18E1                                     r  drawcon/genblk3[3].genblk1[10].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.883     0.885    drawcon/genblk3[3].genblk1[10].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y42         RAMB18E1                                     r  drawcon/genblk3[3].genblk1[10].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     0.885    
    RAMB18_X0Y42         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.068    drawcon/genblk3[3].genblk1[10].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.130    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.063ns  (arrival time - required time)
  Source:                 drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Destination:            drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.992ns period=11.983ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.136%)  route 0.158ns (52.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.866ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.556     0.558    drawcon/genblk3[2].genblk1[2].enemy_draw/clk_out1
    SLICE_X63Y72         FDRE                                         r  drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y72         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  drawcon/genblk3[2].genblk1[2].enemy_draw/address_reg[6]/Q
                         net (fo=2, routed)           0.158     0.857    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/addra[6]
    RAMB36_X1Y14         RAMB36E1                                     r  drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout1_buf/O
                         net (fo=1933, routed)        0.864     0.866    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y14         RAMB36E1                                     r  drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.255     0.611    
    RAMB36_X1Y14         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     0.794    drawcon/genblk3[2].genblk1[2].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.857    
  -------------------------------------------------------------------
                         slack                                  0.063    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.992 }
Period(ns):         11.983
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.983      9.407      RAMB18_X0Y0      drawcon/genblk3[1].genblk1[10].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.983      9.407      RAMB18_X0Y0      drawcon/genblk3[1].genblk1[10].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.983      9.407      RAMB18_X1Y22     drawcon/genblk3[1].genblk1[14].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.983      9.407      RAMB18_X1Y22     drawcon/genblk3[1].genblk1[14].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.983      9.407      RAMB18_X1Y12     drawcon/genblk3[1].genblk1[3].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.983      9.407      RAMB18_X1Y12     drawcon/genblk3[1].genblk1[3].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.983      9.407      RAMB18_X1Y14     drawcon/genblk3[1].genblk1[7].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.983      9.407      RAMB18_X1Y14     drawcon/genblk3[1].genblk1[7].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         11.983      9.407      RAMB18_X3Y32     drawcon/genblk3[2].genblk1[10].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         11.983      9.407      RAMB18_X3Y32     drawcon/genblk3[2].genblk1[10].enemy_draw/enemy1_sprite/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       11.983      201.377    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.992       5.492      SLICE_X64Y149    drawcon/genblk1[2].cannon_draw/cannon_rgb_reg[10]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.992       5.492      SLICE_X64Y149    drawcon/genblk1[2].cannon_draw/cannon_rgb_reg[11]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.992       5.492      SLICE_X64Y149    drawcon/genblk1[2].cannon_draw/cannon_rgb_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y66     drawcon/genblk3[1].genblk1[7].enemy_draw/address_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y66     drawcon/genblk3[1].genblk1[7].enemy_draw/address_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y65     drawcon/genblk3[1].genblk1[7].enemy_draw/address_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y65     drawcon/genblk3[1].genblk1[7].enemy_draw/address_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y65     drawcon/genblk3[1].genblk1[7].enemy_draw/address_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y65     drawcon/genblk3[1].genblk1[7].enemy_draw/address_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X58Y66     drawcon/genblk3[1].genblk1[7].enemy_draw/address_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X14Y51     drawcon/genblk3[1].genblk1[10].enemy_draw/address_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X14Y53     drawcon/genblk3[1].genblk1[10].enemy_draw/address_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X14Y53     drawcon/genblk3[1].genblk1[10].enemy_draw/address_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X14Y51     drawcon/genblk3[1].genblk1[10].enemy_draw/address_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X14Y51     drawcon/genblk3[1].genblk1[10].enemy_draw/address_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X14Y51     drawcon/genblk3[1].genblk1[10].enemy_draw/address_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X14Y52     drawcon/genblk3[1].genblk1[10].enemy_draw/address_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X14Y52     drawcon/genblk3[1].genblk1[10].enemy_draw/address_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X14Y52     drawcon/genblk3[1].genblk1[10].enemy_draw/address_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.992       5.492      SLICE_X14Y52     drawcon/genblk3[1].genblk1[10].enemy_draw/address_reg[7]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack      207.548ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.790ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             207.548ns  (required time - arrival time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.240ns  (logic 0.828ns (25.553%)  route 2.412ns (74.447%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 213.086 - 211.570 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.632     1.634    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.814     2.905    logclk_reg__0[6]
    SLICE_X45Y93         LUT4 (Prop_lut4_I3_O)        0.124     3.029 r  logclk[0]_i_6/O
                         net (fo=1, routed)           0.363     3.392    logclk[0]_i_6_n_1
    SLICE_X45Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.516 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.292     3.808    logclk[0]_i_4_n_1
    SLICE_X45Y94         LUT5 (Prop_lut5_I1_O)        0.124     3.932 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.943     4.875    clear
    SLICE_X44Y95         FDRE                                         r  logclk_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.512   213.086    prelogclk
    SLICE_X44Y95         FDRE                                         r  logclk_reg[16]/C
                         clock pessimism              0.095   213.181    
                         clock uncertainty           -0.329   212.852    
    SLICE_X44Y95         FDRE (Setup_fdre_C_R)       -0.429   212.423    logclk_reg[16]
  -------------------------------------------------------------------
                         required time                        212.423    
                         arrival time                          -4.875    
  -------------------------------------------------------------------
                         slack                                207.548    

Slack (MET) :             207.789ns  (required time - arrival time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.828ns (27.619%)  route 2.170ns (72.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 213.085 - 211.570 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.632     1.634    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.814     2.905    logclk_reg__0[6]
    SLICE_X45Y93         LUT4 (Prop_lut4_I3_O)        0.124     3.029 r  logclk[0]_i_6/O
                         net (fo=1, routed)           0.363     3.392    logclk[0]_i_6_n_1
    SLICE_X45Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.516 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.292     3.808    logclk[0]_i_4_n_1
    SLICE_X45Y94         LUT5 (Prop_lut5_I1_O)        0.124     3.932 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.700     4.632    clear
    SLICE_X44Y91         FDRE                                         r  logclk_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   213.085    prelogclk
    SLICE_X44Y91         FDRE                                         r  logclk_reg[0]/C
                         clock pessimism              0.095   213.180    
                         clock uncertainty           -0.329   212.851    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.429   212.422    logclk_reg[0]
  -------------------------------------------------------------------
                         required time                        212.422    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                207.789    

Slack (MET) :             207.789ns  (required time - arrival time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.828ns (27.619%)  route 2.170ns (72.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 213.085 - 211.570 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.632     1.634    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.814     2.905    logclk_reg__0[6]
    SLICE_X45Y93         LUT4 (Prop_lut4_I3_O)        0.124     3.029 r  logclk[0]_i_6/O
                         net (fo=1, routed)           0.363     3.392    logclk[0]_i_6_n_1
    SLICE_X45Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.516 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.292     3.808    logclk[0]_i_4_n_1
    SLICE_X45Y94         LUT5 (Prop_lut5_I1_O)        0.124     3.932 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.700     4.632    clear
    SLICE_X44Y91         FDRE                                         r  logclk_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   213.085    prelogclk
    SLICE_X44Y91         FDRE                                         r  logclk_reg[1]/C
                         clock pessimism              0.095   213.180    
                         clock uncertainty           -0.329   212.851    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.429   212.422    logclk_reg[1]
  -------------------------------------------------------------------
                         required time                        212.422    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                207.789    

Slack (MET) :             207.789ns  (required time - arrival time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.828ns (27.619%)  route 2.170ns (72.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 213.085 - 211.570 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.632     1.634    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.814     2.905    logclk_reg__0[6]
    SLICE_X45Y93         LUT4 (Prop_lut4_I3_O)        0.124     3.029 r  logclk[0]_i_6/O
                         net (fo=1, routed)           0.363     3.392    logclk[0]_i_6_n_1
    SLICE_X45Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.516 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.292     3.808    logclk[0]_i_4_n_1
    SLICE_X45Y94         LUT5 (Prop_lut5_I1_O)        0.124     3.932 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.700     4.632    clear
    SLICE_X44Y91         FDRE                                         r  logclk_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   213.085    prelogclk
    SLICE_X44Y91         FDRE                                         r  logclk_reg[2]/C
                         clock pessimism              0.095   213.180    
                         clock uncertainty           -0.329   212.851    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.429   212.422    logclk_reg[2]
  -------------------------------------------------------------------
                         required time                        212.422    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                207.789    

Slack (MET) :             207.789ns  (required time - arrival time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.998ns  (logic 0.828ns (27.619%)  route 2.170ns (72.381%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 213.085 - 211.570 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.095ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.632     1.634    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.814     2.905    logclk_reg__0[6]
    SLICE_X45Y93         LUT4 (Prop_lut4_I3_O)        0.124     3.029 r  logclk[0]_i_6/O
                         net (fo=1, routed)           0.363     3.392    logclk[0]_i_6_n_1
    SLICE_X45Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.516 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.292     3.808    logclk[0]_i_4_n_1
    SLICE_X45Y94         LUT5 (Prop_lut5_I1_O)        0.124     3.932 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.700     4.632    clear
    SLICE_X44Y91         FDRE                                         r  logclk_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   213.085    prelogclk
    SLICE_X44Y91         FDRE                                         r  logclk_reg[3]/C
                         clock pessimism              0.095   213.180    
                         clock uncertainty           -0.329   212.851    
    SLICE_X44Y91         FDRE (Setup_fdre_C_R)       -0.429   212.422    logclk_reg[3]
  -------------------------------------------------------------------
                         required time                        212.422    
                         arrival time                          -4.632    
  -------------------------------------------------------------------
                         slack                                207.789    

Slack (MET) :             207.828ns  (required time - arrival time)
  Source:                 logclk_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.475ns  (logic 0.923ns (26.559%)  route 2.552ns (73.441%))
  Logic Levels:           2  (BUFG=1 CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.515ns = ( 213.086 - 211.570 ) 
    Source Clock Delay      (SCD):    1.635ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.633     1.635    prelogclk
    SLICE_X44Y95         FDRE                                         r  logclk_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y95         FDRE (Prop_fdre_C_Q)         0.456     2.091 r  logclk_reg[16]/Q
                         net (fo=3, routed)           0.761     2.852    logclk_reg[16]__0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     2.948 r  logclk_reg_BUFG[16]_inst/O
                         net (fo=4908, routed)        1.792     4.740    logclk_reg_BUFG[16]
    SLICE_X44Y95         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.371     5.111 r  logclk_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     5.111    logclk_reg[16]_i_1_n_8
    SLICE_X44Y95         FDRE                                         r  logclk_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.512   213.086    prelogclk
    SLICE_X44Y95         FDRE                                         r  logclk_reg[16]/C
                         clock pessimism              0.120   213.206    
                         clock uncertainty           -0.329   212.877    
    SLICE_X44Y95         FDRE (Setup_fdre_C_D)        0.062   212.939    logclk_reg[16]
  -------------------------------------------------------------------
                         required time                        212.939    
                         arrival time                          -5.111    
  -------------------------------------------------------------------
                         slack                                207.828    

Slack (MET) :             207.854ns  (required time - arrival time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.828ns (27.983%)  route 2.131ns (72.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 213.085 - 211.570 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.632     1.634    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.814     2.905    logclk_reg__0[6]
    SLICE_X45Y93         LUT4 (Prop_lut4_I3_O)        0.124     3.029 r  logclk[0]_i_6/O
                         net (fo=1, routed)           0.363     3.392    logclk[0]_i_6_n_1
    SLICE_X45Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.516 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.292     3.808    logclk[0]_i_4_n_1
    SLICE_X45Y94         LUT5 (Prop_lut5_I1_O)        0.124     3.932 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.661     4.593    clear
    SLICE_X44Y92         FDRE                                         r  logclk_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   213.085    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[4]/C
                         clock pessimism              0.120   213.205    
                         clock uncertainty           -0.329   212.876    
    SLICE_X44Y92         FDRE (Setup_fdre_C_R)       -0.429   212.447    logclk_reg[4]
  -------------------------------------------------------------------
                         required time                        212.447    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                207.854    

Slack (MET) :             207.854ns  (required time - arrival time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.828ns (27.983%)  route 2.131ns (72.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 213.085 - 211.570 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.632     1.634    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.814     2.905    logclk_reg__0[6]
    SLICE_X45Y93         LUT4 (Prop_lut4_I3_O)        0.124     3.029 r  logclk[0]_i_6/O
                         net (fo=1, routed)           0.363     3.392    logclk[0]_i_6_n_1
    SLICE_X45Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.516 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.292     3.808    logclk[0]_i_4_n_1
    SLICE_X45Y94         LUT5 (Prop_lut5_I1_O)        0.124     3.932 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.661     4.593    clear
    SLICE_X44Y92         FDRE                                         r  logclk_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   213.085    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[5]/C
                         clock pessimism              0.120   213.205    
                         clock uncertainty           -0.329   212.876    
    SLICE_X44Y92         FDRE (Setup_fdre_C_R)       -0.429   212.447    logclk_reg[5]
  -------------------------------------------------------------------
                         required time                        212.447    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                207.854    

Slack (MET) :             207.854ns  (required time - arrival time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.828ns (27.983%)  route 2.131ns (72.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 213.085 - 211.570 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.632     1.634    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.814     2.905    logclk_reg__0[6]
    SLICE_X45Y93         LUT4 (Prop_lut4_I3_O)        0.124     3.029 r  logclk[0]_i_6/O
                         net (fo=1, routed)           0.363     3.392    logclk[0]_i_6_n_1
    SLICE_X45Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.516 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.292     3.808    logclk[0]_i_4_n_1
    SLICE_X45Y94         LUT5 (Prop_lut5_I1_O)        0.124     3.932 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.661     4.593    clear
    SLICE_X44Y92         FDRE                                         r  logclk_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   213.085    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[6]/C
                         clock pessimism              0.120   213.205    
                         clock uncertainty           -0.329   212.876    
    SLICE_X44Y92         FDRE (Setup_fdre_C_R)       -0.429   212.447    logclk_reg[6]
  -------------------------------------------------------------------
                         required time                        212.447    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                207.854    

Slack (MET) :             207.854ns  (required time - arrival time)
  Source:                 logclk_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            211.570ns  (clk_out2_clk_wiz_0 rise@211.570ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.959ns  (logic 0.828ns (27.983%)  route 2.131ns (72.017%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.514ns = ( 213.085 - 211.570 ) 
    Source Clock Delay      (SCD):    1.634ns
    Clock Pessimism Removal (CPR):    0.120ns
  Clock Uncertainty:      0.329ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.654ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.809     1.809    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.922    -2.112 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.018    -0.094    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.632     1.634    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y92         FDRE (Prop_fdre_C_Q)         0.456     2.090 r  logclk_reg[6]/Q
                         net (fo=2, routed)           0.814     2.905    logclk_reg__0[6]
    SLICE_X45Y93         LUT4 (Prop_lut4_I3_O)        0.124     3.029 r  logclk[0]_i_6/O
                         net (fo=1, routed)           0.363     3.392    logclk[0]_i_6_n_1
    SLICE_X45Y93         LUT6 (Prop_lut6_I2_O)        0.124     3.516 r  logclk[0]_i_4/O
                         net (fo=1, routed)           0.292     3.808    logclk[0]_i_4_n_1
    SLICE_X45Y94         LUT5 (Prop_lut5_I1_O)        0.124     3.932 r  logclk[0]_i_1/O
                         net (fo=17, routed)          0.661     4.593    clear
    SLICE_X44Y92         FDRE                                         r  logclk_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                    211.570   211.570 r  
    BUFGCTRL_X0Y16       BUFG                         0.000   211.570 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         1.683   213.253    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.694   209.559 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.923   211.482    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091   211.573 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          1.511   213.085    prelogclk
    SLICE_X44Y92         FDRE                                         r  logclk_reg[7]/C
                         clock pessimism              0.120   213.205    
                         clock uncertainty           -0.329   212.876    
    SLICE_X44Y92         FDRE (Setup_fdre_C_R)       -0.429   212.447    logclk_reg[7]
  -------------------------------------------------------------------
                         required time                        212.447    
                         arrival time                          -4.593    
  -------------------------------------------------------------------
                         slack                                207.854    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 logclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     0.567    prelogclk
    SLICE_X44Y91         FDRE                                         r  logclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  logclk_reg[2]/Q
                         net (fo=1, routed)           0.121     0.829    logclk_reg_n_1_[2]
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.940 r  logclk_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     0.940    logclk_reg[0]_i_2_n_6
    SLICE_X44Y91         FDRE                                         r  logclk_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835     0.837    prelogclk
    SLICE_X44Y91         FDRE                                         r  logclk_reg[2]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.105     0.672    logclk_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 logclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566     0.568    prelogclk
    SLICE_X44Y93         FDRE                                         r  logclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  logclk_reg[10]/Q
                         net (fo=2, routed)           0.133     0.841    logclk_reg__0[10]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.952 r  logclk_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.952    logclk_reg[8]_i_1_n_6
    SLICE_X44Y93         FDRE                                         r  logclk_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.836     0.838    prelogclk
    SLICE_X44Y93         FDRE                                         r  logclk_reg[10]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.105     0.673    logclk_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 logclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566     0.568    prelogclk
    SLICE_X44Y94         FDRE                                         r  logclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  logclk_reg[14]/Q
                         net (fo=2, routed)           0.133     0.841    logclk_reg__0[14]
    SLICE_X44Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.952 r  logclk_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.952    logclk_reg[12]_i_1_n_6
    SLICE_X44Y94         FDRE                                         r  logclk_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.836     0.838    prelogclk
    SLICE_X44Y94         FDRE                                         r  logclk_reg[14]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X44Y94         FDRE (Hold_fdre_C_D)         0.105     0.673    logclk_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.952    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 logclk_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     0.567    prelogclk
    SLICE_X44Y91         FDRE                                         r  logclk_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  logclk_reg[2]/Q
                         net (fo=1, routed)           0.121     0.829    logclk_reg_n_1_[2]
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.973 r  logclk_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.973    logclk_reg[0]_i_2_n_5
    SLICE_X44Y91         FDRE                                         r  logclk_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835     0.837    prelogclk
    SLICE_X44Y91         FDRE                                         r  logclk_reg[3]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.105     0.672    logclk_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.973    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 logclk_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566     0.568    prelogclk
    SLICE_X44Y93         FDRE                                         r  logclk_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  logclk_reg[10]/Q
                         net (fo=2, routed)           0.133     0.841    logclk_reg__0[10]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.985 r  logclk_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.985    logclk_reg[8]_i_1_n_5
    SLICE_X44Y93         FDRE                                         r  logclk_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.836     0.838    prelogclk
    SLICE_X44Y93         FDRE                                         r  logclk_reg[11]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.105     0.673    logclk_reg[11]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 logclk_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566     0.568    prelogclk
    SLICE_X44Y94         FDRE                                         r  logclk_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  logclk_reg[14]/Q
                         net (fo=2, routed)           0.133     0.841    logclk_reg__0[14]
    SLICE_X44Y94         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     0.985 r  logclk_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.985    logclk_reg[12]_i_1_n_5
    SLICE_X44Y94         FDRE                                         r  logclk_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.836     0.838    prelogclk
    SLICE_X44Y94         FDRE                                         r  logclk_reg[15]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X44Y94         FDRE (Hold_fdre_C_D)         0.105     0.673    logclk_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.985    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 logclk_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.425ns  (logic 0.251ns (59.102%)  route 0.174ns (40.898%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     0.567    prelogclk
    SLICE_X44Y91         FDRE                                         r  logclk_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 r  logclk_reg[1]/Q
                         net (fo=1, routed)           0.174     0.881    logclk_reg_n_1_[1]
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     0.991 r  logclk_reg[0]_i_2/O[1]
                         net (fo=1, routed)           0.000     0.991    logclk_reg[0]_i_2_n_7
    SLICE_X44Y91         FDRE                                         r  logclk_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835     0.837    prelogclk
    SLICE_X44Y91         FDRE                                         r  logclk_reg[1]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.105     0.672    logclk_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 logclk_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.565     0.567    prelogclk
    SLICE_X44Y91         FDRE                                         r  logclk_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y91         FDRE (Prop_fdre_C_Q)         0.141     0.708 f  logclk_reg[0]/Q
                         net (fo=1, routed)           0.173     0.880    logclk_reg_n_1_[0]
    SLICE_X44Y91         LUT1 (Prop_lut1_I0_O)        0.045     0.925 r  logclk[0]_i_5/O
                         net (fo=1, routed)           0.000     0.925    logclk[0]_i_5_n_1
    SLICE_X44Y91         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.995 r  logclk_reg[0]_i_2/O[0]
                         net (fo=1, routed)           0.000     0.995    logclk_reg[0]_i_2_n_8
    SLICE_X44Y91         FDRE                                         r  logclk_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.835     0.837    prelogclk
    SLICE_X44Y91         FDRE                                         r  logclk_reg[0]/C
                         clock pessimism             -0.270     0.567    
    SLICE_X44Y91         FDRE (Hold_fdre_C_D)         0.105     0.672    logclk_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.995    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 logclk_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.793%)  route 0.191ns (43.207%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566     0.568    prelogclk
    SLICE_X44Y94         FDRE                                         r  logclk_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y94         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  logclk_reg[13]/Q
                         net (fo=2, routed)           0.191     0.900    logclk_reg__0[13]
    SLICE_X44Y94         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.010 r  logclk_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.010    logclk_reg[12]_i_1_n_7
    SLICE_X44Y94         FDRE                                         r  logclk_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.836     0.838    prelogclk
    SLICE_X44Y94         FDRE                                         r  logclk_reg[13]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X44Y94         FDRE (Hold_fdre_C_D)         0.105     0.673    logclk_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 logclk_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Destination:            logclk_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@105.785ns period=211.570ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.772%)  route 0.191ns (43.228%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.838ns
    Source Clock Delay      (SCD):    0.568ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.624     0.624    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.296    -0.672 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.648    -0.024    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.566     0.568    prelogclk
    SLICE_X44Y93         FDRE                                         r  logclk_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y93         FDRE (Prop_fdre_C_Q)         0.141     0.709 r  logclk_reg[9]/Q
                         net (fo=2, routed)           0.191     0.900    logclk_reg__0[9]
    SLICE_X44Y93         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.110     1.010 r  logclk_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.010    logclk_reg[8]_i_1_n_7
    SLICE_X44Y93         FDRE                                         r  logclk_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=168, routed)         0.898     0.898    clock_wizard/inst/clk_in1
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.625    -0.727 r  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.700    -0.027    clock_wizard/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029     0.002 r  clock_wizard/inst/clkout2_buf/O
                         net (fo=17, routed)          0.836     0.838    prelogclk
    SLICE_X44Y93         FDRE                                         r  logclk_reg[9]/C
                         clock pessimism             -0.270     0.568    
    SLICE_X44Y93         FDRE (Hold_fdre_C_D)         0.105     0.673    logclk_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           1.010    
  -------------------------------------------------------------------
                         slack                                  0.337    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 105.785 }
Period(ns):         211.570
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         211.570     209.415    BUFGCTRL_X0Y3    clock_wizard/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         211.570     210.321    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X44Y91     logclk_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X44Y93     logclk_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X44Y93     logclk_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X44Y94     logclk_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X44Y94     logclk_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X44Y94     logclk_reg[14]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X44Y94     logclk_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         211.570     210.570    SLICE_X44Y95     logclk_reg[16]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       211.570     1.790      MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y91     logclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y91     logclk_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y91     logclk_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y91     logclk_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y92     logclk_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y92     logclk_reg[5]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y92     logclk_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y92     logclk_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y91     logclk_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y93     logclk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y93     logclk_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y93     logclk_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y94     logclk_reg[12]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y94     logclk_reg[13]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y94     logclk_reg[14]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y94     logclk_reg[15]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y95     logclk_reg[16]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y93     logclk_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y93     logclk_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         105.785     105.285    SLICE_X44Y91     logclk_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { clock_wizard/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y5    clock_wizard/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y0  clock_wizard/inst/mmcm_adv_inst/CLKFBOUT



