{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1601006071088 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1601006071103 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 25 06:54:30 2020 " "Processing started: Fri Sep 25 06:54:30 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1601006071103 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601006071103 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Ex2 -c Ex2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Ex2 -c Ex2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601006071103 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1601006072382 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1601006072382 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex2.v 1 1 " "Found 1 design units, including 1 entities, in source file ex2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ex2 " "Found entity 1: Ex2" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1601006086380 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1601006086380 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 Ex2.v(14) " "Verilog HDL Procedural Assignment error at Ex2.v(14): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601006086396 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1 Ex2.v(15) " "Verilog HDL Procedural Assignment error at Ex2.v(15): object \"HEX1\" on left-hand side of assignment must have a variable data type" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 15 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601006086396 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX2 Ex2.v(16) " "Verilog HDL Procedural Assignment error at Ex2.v(16): object \"HEX2\" on left-hand side of assignment must have a variable data type" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601006086396 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX3 Ex2.v(17) " "Verilog HDL Procedural Assignment error at Ex2.v(17): object \"HEX3\" on left-hand side of assignment must have a variable data type" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 17 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601006086396 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX4 Ex2.v(18) " "Verilog HDL Procedural Assignment error at Ex2.v(18): object \"HEX4\" on left-hand side of assignment must have a variable data type" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601006086396 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX5 Ex2.v(19) " "Verilog HDL Procedural Assignment error at Ex2.v(19): object \"HEX5\" on left-hand side of assignment must have a variable data type" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 19 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601006086396 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX0 Ex2.v(22) " "Verilog HDL Procedural Assignment error at Ex2.v(22): object \"HEX0\" on left-hand side of assignment must have a variable data type" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 22 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601006086396 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX1 Ex2.v(23) " "Verilog HDL Procedural Assignment error at Ex2.v(23): object \"HEX1\" on left-hand side of assignment must have a variable data type" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 23 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601006086396 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX2 Ex2.v(24) " "Verilog HDL Procedural Assignment error at Ex2.v(24): object \"HEX2\" on left-hand side of assignment must have a variable data type" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 24 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601006086396 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX3 Ex2.v(25) " "Verilog HDL Procedural Assignment error at Ex2.v(25): object \"HEX3\" on left-hand side of assignment must have a variable data type" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 25 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601006086396 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX4 Ex2.v(26) " "Verilog HDL Procedural Assignment error at Ex2.v(26): object \"HEX4\" on left-hand side of assignment must have a variable data type" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 26 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601006086396 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "HEX5 Ex2.v(27) " "Verilog HDL Procedural Assignment error at Ex2.v(27): object \"HEX5\" on left-hand side of assignment must have a variable data type" {  } { { "Ex2.v" "" { Text "C:/Files/Programming/Verilog and FPGA/Lessons/Week 4/Ex2/Ex2.v" 27 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1601006086396 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 12 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 12 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4712 " "Peak virtual memory: 4712 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1601006086554 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Sep 25 06:54:46 2020 " "Processing ended: Fri Sep 25 06:54:46 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1601006086554 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1601006086554 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1601006086554 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601006086554 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 14 s 1  " "Quartus Prime Full Compilation was unsuccessful. 14 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1601006087179 ""}
