Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat May 22 21:09:42 2021
| Host         : AN-GUANGYAN running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file cpu_top_control_sets_placed.rpt
| Design       : cpu_top
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    24 |
|    Minimum number of control sets                        |    24 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    71 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    24 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     3 |
| >= 8 to < 10       |     7 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              21 |            8 |
| No           | No                    | Yes                    |              13 |            7 |
| No           | Yes                   | No                     |              42 |           17 |
| Yes          | No                    | No                     |              13 |            4 |
| Yes          | No                    | Yes                    |             174 |           53 |
| Yes          | Yes                   | No                     |              26 |            6 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|               Clock Signal               |                                                    Enable Signal                                                    |                                                       Set/Reset Signal                                                       | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  clock_IBUF                              |                                                                                                                     |                                                                                                                              |                1 |              1 |         1.00 |
|  u_upg/inst/upg_inst/rdStat_BUFG         |                                                                                                                     | upg_rst                                                                                                                      |                2 |              2 |         1.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_upg/inst/upg_inst/s_axi_wdata                                                                                     |                                                                                                                              |                2 |              3 |         1.50 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                      | u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                  |                1 |              4 |         4.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        |                                                                                                                              |                1 |              4 |         4.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_upg/inst/upg_inst/s_axi_wdata                                                                                     | u_upg/inst/upg_inst/s_axi_wdata[6]_i_1_n_0                                                                                   |                1 |              4 |         4.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                     | u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                3 |              6 |         2.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                     | u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_TX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                2 |              6 |         3.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/fifo_wr                           |                                                                                                                              |                1 |              7 |         7.00 |
|  u_upg/inst/upg_inst/rdStat_BUFG         | u_upg/inst/upg_inst/s_axi_aresetn0                                                                                  | upg_rst                                                                                                                      |                4 |              8 |         2.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                     | u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                3 |              8 |         2.67 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i                               | u_upg/inst/upg_inst/axi_uart_inst/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/rst                                                  |                2 |              8 |         4.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/UARTLITE_RX_I/SRL_FIFO_I/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/fifo_wr |                                                                                                                              |                1 |              8 |         8.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_upg/inst/upg_inst/msg_indx[7]_i_1_n_0                                                                             | upg_rst                                                                                                                      |                4 |              8 |         2.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_upg/inst/upg_inst/uart_rdat                                                                                       |                                                                                                                              |                1 |              8 |         8.00 |
|  u_upg/inst/upg_inst/rdStat_BUFG         | u_upg/inst/upg_inst/byte_len[7]_i_1_n_0                                                                             | upg_rst                                                                                                                      |                4 |              9 |         2.25 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_upg/inst/upg_inst/axi_uart_inst/U0/UARTLITE_CORE_I/BAUD_RATE_I/en_16x_Baud                                        | upg_rst                                                                                                                      |                2 |             10 |         5.00 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_upg/inst/upg_inst/rwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                      |                5 |             16 |         3.20 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG | u_upg/inst/upg_inst/wwait_cnt[15]_i_1_n_0                                                                           | upg_rst                                                                                                                      |                5 |             16 |         3.20 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                     |                                                                                                                              |                7 |             20 |         2.86 |
|  u_upg/inst/upg_inst/rdStat_BUFG         | u_upg/inst/upg_inst/byte_cnt                                                                                        | upg_rst                                                                                                                      |                9 |             32 |         3.56 |
|  u_upg/inst/upg_inst/upg_clk_i_IBUF_BUFG |                                                                                                                     | upg_rst                                                                                                                      |               14 |             33 |         2.36 |
|  u_upg/inst/upg_inst/rdStat_BUFG         | u_upg/inst/upg_inst/byte_num                                                                                        | upg_rst                                                                                                                      |               10 |             36 |         3.60 |
|  u_upg/inst/upg_inst/rdStat_BUFG         | u_upg/inst/upg_inst/wr_byte_num_done                                                                                | upg_rst                                                                                                                      |               12 |             49 |         4.08 |
+------------------------------------------+---------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


