<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="pt">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.8"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>RP2040 OLED SSD1306: Código-Fonte de m0plus.h</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">RP2040 OLED SSD1306
   </div>
   <div id="projectbrief">Driver/Exemplos para display OLED SSD1306 no RP2040</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Gerado por Doxygen 1.9.8 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Localizar');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function() { init_codefold(0); });
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('hardware__regs_2include_2hardware_2regs_2m0plus_8h_source.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Carregando...</div>
<div class="SRStatus" id="Searching">Procurando...</div>
<div class="SRStatus" id="NoMatches">Nenhuma entrada encontrada</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hardware_regs/include/hardware/regs/m0plus.h</div></div>
</div><!--header-->
<div class="contents">
<a href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html">Ir para a documentação deste ficheiro.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">// THIS HEADER FILE IS AUTOMATICALLY GENERATED -- DO NOT EDIT</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="comment">// Register block : M0PLUS</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="comment">// Version        : 1</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="comment">// Bus type       : ahbl</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="preprocessor">#ifndef _HARDWARE_REGS_M0PLUS_H</span></div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span><span class="preprocessor">#define _HARDWARE_REGS_M0PLUS_H</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment">// Register    : M0PLUS_SYST_CSR</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span><span class="comment">// Description : Use the SysTick Control and Status Register to enable the</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">//               SysTick features.</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac863b3735472a55fe31ebf9419bc0210">   19</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_OFFSET _u(0x0000e010)</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a055830e7d790b33842bf3fbc9ef7d1f9">   20</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_BITS   _u(0x00010007)</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9af0f467e43d66d043cb6204e7d84f7a">   21</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment">// Field       : M0PLUS_SYST_CSR_COUNTFLAG</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment">// Description : Returns 1 if timer counted to 0 since last time this was read.</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment">//               Clears on read by application or debugger.</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af02e1c1e94d27bbbc1530c606e020d64">   26</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_COUNTFLAG_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1190a273e13cdefdac2d2f9c424fc86c">   27</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_COUNTFLAG_BITS   _u(0x00010000)</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aeb595bde145d9ea694e5ee66a6f12955">   28</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_COUNTFLAG_MSB    _u(16)</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9ef44f912ef2ef2d10005c9747829cf0">   29</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_COUNTFLAG_LSB    _u(16)</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a732efe303160532335a081caf71aed8c">   30</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_COUNTFLAG_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span><span class="comment">// Field       : M0PLUS_SYST_CSR_CLKSOURCE</span></div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">// Description : SysTick clock source. Always reads as one if SYST_CALIB reports</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">//               NOREF.</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment">//               Selects the SysTick timer clock source:</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment">//               0 = External reference clock.</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment">//               1 = Processor clock.</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad17892567b91c04a8f4b537df258aa0b">   38</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_CLKSOURCE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1d8c3ed3c23a10c8aea2ce36f2fb9113">   39</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_CLKSOURCE_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae29fcd2619b65438d8d95e2036e03a67">   40</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_CLKSOURCE_MSB    _u(2)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af4f7a592a0c7bda4c3897d9aab663391">   41</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_CLKSOURCE_LSB    _u(2)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a847662477f90f4ffbd1bb6e04f41eec5">   42</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_CLKSOURCE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span><span class="comment">// Field       : M0PLUS_SYST_CSR_TICKINT</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">// Description : Enables SysTick exception request:</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment">//               0 = Counting down to zero does not assert the SysTick exception</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment">//               request.</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment">//               1 = Counting down to zero to asserts the SysTick exception</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment">//               request.</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a98b14d73616a8027defbdf165fdc75ee">   50</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_TICKINT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab9dc55a1adbf90c94e452089057c00a4">   51</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_TICKINT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3708159386f6349bb540b89066ab6b62">   52</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_TICKINT_MSB    _u(1)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a91642f2e8c11b76de250dcdf5c9f5d6a">   53</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_TICKINT_LSB    _u(1)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac0524e5b7d2304e12043917f4752372f">   54</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_TICKINT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">// Field       : M0PLUS_SYST_CSR_ENABLE</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment">// Description : Enable SysTick counter:</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment">//               0 = Counter disabled.</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment">//               1 = Counter enabled.</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a59a369155809a5ea08c1197edf5a0b97">   60</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ada5d9003773f2ded91114dd6f9beae80">   61</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_ENABLE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa5ce6f9508fc9afa7b8e8bc890ca780b">   62</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_ENABLE_MSB    _u(0)</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2fe8ae9379d88a692344a9a743b9884f">   63</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_ENABLE_LSB    _u(0)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a78720aac570327a166299f034ba321fe">   64</a></span><span class="preprocessor">#define M0PLUS_SYST_CSR_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">// Register    : M0PLUS_SYST_RVR</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span><span class="comment">// Description : Use the SysTick Reload Value Register to specify the start</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">//               value to load into the current value register when the counter</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">//               reaches 0. It can be any value between 0 and 0x00FFFFFF. A</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment">//               start value of 0 is possible, but has no effect because the</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">//               SysTick interrupt and COUNTFLAG are activated when counting</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">//               from 1 to 0. The reset value of this register is UNKNOWN.</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">//               To generate a multi-shot timer with a period of N processor</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">//               clock cycles, use a RELOAD value of N-1. For example, if the</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span><span class="comment">//               SysTick interrupt is required every 100 clock pulses, set</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno">   76</span><span class="comment">//               RELOAD to 99.</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a733a9ec9a1ff380dc12f771f9393b8c2">   77</a></span><span class="preprocessor">#define M0PLUS_SYST_RVR_OFFSET _u(0x0000e014)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aee4c72d31552b829f4627c0e353626dd">   78</a></span><span class="preprocessor">#define M0PLUS_SYST_RVR_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa49d65dbf51e1934b8e26bf183be710c">   79</a></span><span class="preprocessor">#define M0PLUS_SYST_RVR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment">// Field       : M0PLUS_SYST_RVR_RELOAD</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment">// Description : Value to load into the SysTick Current Value Register when the</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment">//               counter reaches 0.</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aadf2652d8d9eca583881c4bb11098267">   84</a></span><span class="preprocessor">#define M0PLUS_SYST_RVR_RELOAD_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a49d360c4fdfed60305174fb0f980928a">   85</a></span><span class="preprocessor">#define M0PLUS_SYST_RVR_RELOAD_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9f355ebdd5b891bde3340ce00856b034">   86</a></span><span class="preprocessor">#define M0PLUS_SYST_RVR_RELOAD_MSB    _u(23)</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4cf2c5c6666fbbf0a8f2563c8f291277">   87</a></span><span class="preprocessor">#define M0PLUS_SYST_RVR_RELOAD_LSB    _u(0)</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a58ffc15fe24b18516de19a404b242d58">   88</a></span><span class="preprocessor">#define M0PLUS_SYST_RVR_RELOAD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno">   89</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno">   90</span><span class="comment">// Register    : M0PLUS_SYST_CVR</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno">   91</span><span class="comment">// Description : Use the SysTick Current Value Register to find the current</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span><span class="comment">//               value in the register. The reset value of this register is</span></div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">//               UNKNOWN.</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac26ad559bfb93dfed4effe60f2e6ecea">   94</a></span><span class="preprocessor">#define M0PLUS_SYST_CVR_OFFSET _u(0x0000e018)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab06e4dea7b0ada2f1761ba2c70485887">   95</a></span><span class="preprocessor">#define M0PLUS_SYST_CVR_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1680b47fbf46335279e20d8e662141ff">   96</a></span><span class="preprocessor">#define M0PLUS_SYST_CVR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span><span class="comment">// Field       : M0PLUS_SYST_CVR_CURRENT</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">// Description : Reads return the current value of the SysTick counter. This</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment">//               register is write-clear. Writing to it with any value clears</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment">//               the register to 0. Clearing this register also clears the</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span><span class="comment">//               COUNTFLAG bit of the SysTick Control and Status Register.</span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab3c149f4c17a231b94414ec6ab6c0fd3">  103</a></span><span class="preprocessor">#define M0PLUS_SYST_CVR_CURRENT_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a07ccf2e77ef50502373fa451a011b6d6">  104</a></span><span class="preprocessor">#define M0PLUS_SYST_CVR_CURRENT_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1897a68a854903df93c7575f31ce6c11">  105</a></span><span class="preprocessor">#define M0PLUS_SYST_CVR_CURRENT_MSB    _u(23)</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a32b412e83074d68ed652ae310716040e">  106</a></span><span class="preprocessor">#define M0PLUS_SYST_CVR_CURRENT_LSB    _u(0)</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a19274f111a9d622045470fc19ce9e43c">  107</a></span><span class="preprocessor">#define M0PLUS_SYST_CVR_CURRENT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span><span class="comment">// Register    : M0PLUS_SYST_CALIB</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span><span class="comment">// Description : Use the SysTick Calibration Value Register to enable software</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno">  111</span><span class="comment">//               to scale to any required speed using divide and multiply.</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7bdb9d258c1b28e1b0f24515f31080e6">  112</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_OFFSET _u(0x0000e01c)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad28e3d510b67307c6c5a01fcac7855c5">  113</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_BITS   _u(0xc0ffffff)</span></div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4e17fff0ecbfa4168aac4fae80db06a9">  114</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment">// Field       : M0PLUS_SYST_CALIB_NOREF</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment">// Description : If reads as 1, the Reference clock is not provided - the</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment">//               CLKSOURCE bit of the SysTick Control and Status register will</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="comment">//               be forced to 1 and cannot be cleared to 0.</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac95b1ac9c3850df12bac5622e05cb621">  120</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_NOREF_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac3e780a431d6363e9a13de810ce8cc05">  121</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_NOREF_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aae4ca71d6cb99bfbb4ab7eaa36068ca8">  122</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_NOREF_MSB    _u(31)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adf568c794b6084bb6dda78fc955346f7">  123</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_NOREF_LSB    _u(31)</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a83b762d8f86bffedbaecf5c6a0606bf0">  124</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_NOREF_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment">// Field       : M0PLUS_SYST_CALIB_SKEW</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment">// Description : If reads as 1, the calibration value for 10ms is inexact (due</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment">//               to clock frequency).</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad3660f577a4f400846335e0e8e9eeb9b">  129</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_SKEW_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa7f74de0d58a9cca3572424ea65decfc">  130</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_SKEW_BITS   _u(0x40000000)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a53f5212786f9407d1251e51f561c27e2">  131</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_SKEW_MSB    _u(30)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6ee9c147cd6f25ecd2929c75eb456309">  132</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_SKEW_LSB    _u(30)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4816c58488fa8be206996a618df03010">  133</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_SKEW_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment">// Field       : M0PLUS_SYST_CALIB_TENMS</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment">// Description : An optional Reload value to be used for 10ms (100Hz) timing,</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment">//               subject to system clock skew errors. If the value reads as 0,</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment">//               the calibration value is not known.</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5259daf3824648a30315d068edca891c">  139</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_TENMS_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#abbfd069e2fd11ceb6681395f6bdf0b19">  140</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_TENMS_BITS   _u(0x00ffffff)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a931f76eb6416316c3e76c9aeee5b6e56">  141</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_TENMS_MSB    _u(23)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a12d2847e46edc2cd909b95553d1f6334">  142</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_TENMS_LSB    _u(0)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aef1a8c42841f0577f71a4b8ae10d5ce2">  143</a></span><span class="preprocessor">#define M0PLUS_SYST_CALIB_TENMS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment">// Register    : M0PLUS_NVIC_ISER</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment">// Description : Use the Interrupt Set-Enable Register to enable interrupts and</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment">//               determine which interrupts are currently enabled.</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment">//               If a pending interrupt is enabled, the NVIC activates the</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment">//               interrupt based on its priority. If an interrupt is not</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment">//               enabled, asserting its interrupt signal changes the interrupt</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment">//               state to pending, but the NVIC never activates the interrupt,</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno">  152</span><span class="comment">//               regardless of its priority.</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7002370e7bfe001c67871f6252cbd701">  153</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISER_OFFSET _u(0x0000e100)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a88566e26076da417cac27350241a8f0c">  154</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISER_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#afef1c46f3b1d21f154773de52a29109a">  155</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISER_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">// Field       : M0PLUS_NVIC_ISER_SETENA</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment">// Description : Interrupt set-enable bits.</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment">//               Write:</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment">//               0 = No effect.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment">//               1 = Enable interrupt.</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span><span class="comment">//               Read:</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span><span class="comment">//               0 = Interrupt disabled.</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">//               1 = Interrupt enabled.</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adf28b5101f7209869a6aa630b842765d">  165</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISER_SETENA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa3b2dfdafa4240e9c992ccebb14308b6">  166</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISER_SETENA_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2d854cb26ef3131b4a868c66072ea465">  167</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISER_SETENA_MSB    _u(31)</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa3e424d1caf302135403b5ce8baeb3ee">  168</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISER_SETENA_LSB    _u(0)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a0ec2cef15fd7778a5fb7ba46144a3032">  169</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISER_SETENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment">// Register    : M0PLUS_NVIC_ICER</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment">// Description : Use the Interrupt Clear-Enable Registers to disable interrupts</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment">//               and determine which interrupts are currently enabled.</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a037a3098316906ad8913fdcfdda811ed">  174</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICER_OFFSET _u(0x0000e180)</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a124656bea66ea9c0f869127a9c21099f">  175</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICER_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#acf78b1a4cc220773885c7d04cf26daac">  176</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICER_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">// Field       : M0PLUS_NVIC_ICER_CLRENA</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span><span class="comment">// Description : Interrupt clear-enable bits.</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span><span class="comment">//               Write:</span></div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">//               0 = No effect.</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment">//               1 = Disable interrupt.</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment">//               Read:</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">//               0 = Interrupt disabled.</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment">//               1 = Interrupt enabled.</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a97843bd2f4accedd722b24a60d13414f">  186</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICER_CLRENA_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a0dcd1d73e44060adb4660885117b6201">  187</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICER_CLRENA_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad19ae8fde8c9b7b2cf41788db0100bcb">  188</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICER_CLRENA_MSB    _u(31)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a19125c2860091ae3e71a86e3e1fd27c1">  189</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICER_CLRENA_LSB    _u(0)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6d72c9007b09c054e4d5366a7d742990">  190</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICER_CLRENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment">// Register    : M0PLUS_NVIC_ISPR</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment">// Description : The NVIC_ISPR forces interrupts into the pending state, and</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment">//               shows which interrupts are pending.</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1f0fc5282e4458f170fce0683f17f421">  195</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISPR_OFFSET _u(0x0000e200)</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4c669ba2521b34fb59c6fb829eb7c423">  196</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISPR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae3ffa0acf3a3e22b29c4d5bf698594bc">  197</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISPR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span><span class="comment">// Field       : M0PLUS_NVIC_ISPR_SETPEND</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span><span class="comment">// Description : Interrupt set-pending bits.</span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">//               Write:</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment">//               0 = No effect.</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">//               1 = Changes interrupt state to pending.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment">//               Read:</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment">//               0 = Interrupt is not pending.</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span><span class="comment">//               1 = Interrupt is pending.</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">//               Note: Writing 1 to the NVIC_ISPR bit corresponding to:</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment">//               An interrupt that is pending has no effect.</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span><span class="comment">//               A disabled interrupt sets the state of that interrupt to</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span><span class="comment">//               pending.</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#afa53ef272711c4b83a46b28fd144674f">  211</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISPR_SETPEND_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a27caf4daeae4c55430c16a51fea79c1e">  212</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISPR_SETPEND_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa3ef3f5fb0c14fe4601a0b874dedf495">  213</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISPR_SETPEND_MSB    _u(31)</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a986cb170e70bf044bd7338665dd62dbe">  214</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISPR_SETPEND_LSB    _u(0)</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a48c3479402d8bda4728c9314bcac5e26">  215</a></span><span class="preprocessor">#define M0PLUS_NVIC_ISPR_SETPEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment">// Register    : M0PLUS_NVIC_ICPR</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">// Description : Use the Interrupt Clear-Pending Register to clear pending</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment">//               interrupts and determine which interrupts are currently</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment">//               pending.</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adec423fce69d1d1dc4afe15453a55a16">  221</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICPR_OFFSET _u(0x0000e280)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a138b936d7304559f6487796fc01e2970">  222</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICPR_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa11c3a7ece8d7ed99e2aff37768429ef">  223</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICPR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment">// Field       : M0PLUS_NVIC_ICPR_CLRPEND</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">// Description : Interrupt clear-pending bits.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">//               Write:</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">//               0 = No effect.</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment">//               1 = Removes pending state and interrupt.</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment">//               Read:</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment">//               0 = Interrupt is not pending.</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span><span class="comment">//               1 = Interrupt is pending.</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aedba9d70e20e1ed91e45569f12b613ec">  233</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICPR_CLRPEND_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa27e3ba20a616497869e6e7e98222e01">  234</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICPR_CLRPEND_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1b8ef40ebb5f9c7977be8a02d0fac0af">  235</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICPR_CLRPEND_MSB    _u(31)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a19884ebace2093cc9e1c0bca0d81b409">  236</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICPR_CLRPEND_LSB    _u(0)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a45d6585e31da9e404a7430ac52885533">  237</a></span><span class="preprocessor">#define M0PLUS_NVIC_ICPR_CLRPEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment">// Register    : M0PLUS_NVIC_IPR0</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment">// Description : Use the Interrupt Priority Registers to assign a priority from</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment">//               0 to 3 to each of the available interrupts. 0 is the highest</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment">//               priority, and 3 is the lowest.</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">//               Note: Writing 1 to an NVIC_ICPR bit does not affect the active</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment">//               state of the corresponding interrupt.</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment">//               These registers are only word-accessible</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af41a4eddddf3bd8e0c12878fa17bec41">  246</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_OFFSET _u(0x0000e400)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad81bbd95850ebad34d3fd0b6d7000a68">  247</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_BITS   _u(0xc0c0c0c0)</span></div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad8a9aca88652e8a6d9183c0f4972e34a">  248</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment">// Field       : M0PLUS_NVIC_IPR0_IP_3</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment">// Description : Priority of interrupt 3</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a83ec25211c374fd82f952e75afffad83">  252</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_3_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adeea95c925d6924b67b019d242cd527b">  253</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_3_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ada5cd992b92d157bc96bac77a8080824">  254</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_3_MSB    _u(31)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae5405c0d05a180d3b2b6dbde2ee3f3ea">  255</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_3_LSB    _u(30)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad4dd4f5dc9480363a8795effd2e4648d">  256</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_3_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span><span class="comment">// Field       : M0PLUS_NVIC_IPR0_IP_2</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">// Description : Priority of interrupt 2</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#abc0ad9a5d848a1518cecfe13af4efea2">  260</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_2_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a81309d2c5bbb2d106245f28007d9ee8f">  261</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_2_BITS   _u(0x00c00000)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a8c9d30fe7dde4018edf1e138f129db8d">  262</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_2_MSB    _u(23)</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9ccc0072b692619945418b5d0874e460">  263</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_2_LSB    _u(22)</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae0b4781134092a0da993d0a39fe43c67">  264</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_2_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment">// Field       : M0PLUS_NVIC_IPR0_IP_1</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment">// Description : Priority of interrupt 1</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a406642b02d677c937ab896d10bf1d6db">  268</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_1_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a74f5791ab617eb17e963cce228f6bc1e">  269</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_1_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a530f143cea27ce7b9cfd22cf7fd58d7f">  270</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_1_MSB    _u(15)</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac85b6cab7baa1329e41bf33586785c5a">  271</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_1_LSB    _u(14)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a692f45d20e7ab7c966c98c4a6b5e29aa">  272</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_1_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment">// Field       : M0PLUS_NVIC_IPR0_IP_0</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment">// Description : Priority of interrupt 0</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a149781a1c5a2d4f66050926502cf0886">  276</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_0_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4b70d74aeae89a7eb4655607be475147">  277</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_0_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a0ade481cc7ae412d38351364a872e902">  278</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_0_MSB    _u(7)</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6c7e03681adaede381c66792b7da8842">  279</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_0_LSB    _u(6)</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7759834ebe465b250855f922ff66a728">  280</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR0_IP_0_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment">// Register    : M0PLUS_NVIC_IPR1</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment">// Description : Use the Interrupt Priority Registers to assign a priority from</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment">//               0 to 3 to each of the available interrupts. 0 is the highest</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span><span class="comment">//               priority, and 3 is the lowest.</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5fb128b9401df839c31470a04976e64d">  286</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_OFFSET _u(0x0000e404)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a43a8a26718f5f22ceab7690002fcc277">  287</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_BITS   _u(0xc0c0c0c0)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a09f6900bea431466a02b59e466d492d9">  288</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">// Field       : M0PLUS_NVIC_IPR1_IP_7</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment">// Description : Priority of interrupt 7</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a362103dc127bd8313bd0279bce3dfa49">  292</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_7_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a24aabbea0e5c7b89ca5bdeb8acb12089">  293</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_7_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad7a2f9e224cfd633f2941c8a4baa53cd">  294</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_7_MSB    _u(31)</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4fe91ae1fe27edddfbdc2ada0201b224">  295</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_7_LSB    _u(30)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a299ac0172eeb4ca6275696a0f76cde97">  296</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_7_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">// Field       : M0PLUS_NVIC_IPR1_IP_6</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">// Description : Priority of interrupt 6</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a57c5623b6422f5ea7c8ae6734956a1bd">  300</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_6_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7b6ec00b42de886d7dd42fb2e5300a4d">  301</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_6_BITS   _u(0x00c00000)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a669a1088908c7f44b3c7acb4ea2829ed">  302</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_6_MSB    _u(23)</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a624b6f50e1d56a20bbb026cd00b6815d">  303</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_6_LSB    _u(22)</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab36606054f37e8f878824cba96c95c11">  304</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_6_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="comment">// Field       : M0PLUS_NVIC_IPR1_IP_5</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span><span class="comment">// Description : Priority of interrupt 5</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7bffc56767b3ff33d810add5a8e1aa3b">  308</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_5_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae7e6b0cc6e04a6c6f3eec991b1f86624">  309</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_5_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a8556d24b206224981c1e13ada7077b0a">  310</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_5_MSB    _u(15)</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#abaaa48c0025293fea554ed7c2c94628a">  311</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_5_LSB    _u(14)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a501601c5a498ca95d92ac0e00c20c1dd">  312</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_5_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment">// Field       : M0PLUS_NVIC_IPR1_IP_4</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span><span class="comment">// Description : Priority of interrupt 4</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#acd5b10443ca2401cfb787a0aaeb78ae5">  316</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_4_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a03ea720a24efe1375106a0be3740480f">  317</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_4_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a46c270c8219cb852aa8f46d28b7e5bf1">  318</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_4_MSB    _u(7)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a08f23774e00597df346d08dd987e8636">  319</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_4_LSB    _u(6)</span></div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2af3f51485fdd7c4f6580a99ac1a91e7">  320</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR1_IP_4_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment">// Register    : M0PLUS_NVIC_IPR2</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment">// Description : Use the Interrupt Priority Registers to assign a priority from</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment">//               0 to 3 to each of the available interrupts. 0 is the highest</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span><span class="comment">//               priority, and 3 is the lowest.</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a11e6bc487ca7f143700b8feb6b90ed73">  326</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_OFFSET _u(0x0000e408)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad51fe43c59e52a007ef3ec444dd4e261">  327</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_BITS   _u(0xc0c0c0c0)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac53932a4494b53f72d07511f52a46790">  328</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">// Field       : M0PLUS_NVIC_IPR2_IP_11</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment">// Description : Priority of interrupt 11</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#acf9b9d4991090c949ce87bb87e8704e7">  332</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_11_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad78cb98e61ec9205a7ff799939920634">  333</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_11_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4b8e828825f1fdc4245ac2d6b6d12b35">  334</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_11_MSB    _u(31)</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a85858680aba3433da87c7a7b8133b292">  335</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_11_LSB    _u(30)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac70617f11f48ae87890fb202e550625d">  336</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_11_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span><span class="comment">// Field       : M0PLUS_NVIC_IPR2_IP_10</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span><span class="comment">// Description : Priority of interrupt 10</span></div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a33d4b9fedec1a323dfc19adb62a442cd">  340</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_10_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af728302677f777a4c4e71b76e2c1353a">  341</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_10_BITS   _u(0x00c00000)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af2810f2add1f92681b56ec8cf4dc4e88">  342</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_10_MSB    _u(23)</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae8b6002c4122d87d235f77637f8c14b4">  343</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_10_LSB    _u(22)</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aff9a98e61263954762a3d8e4738b762b">  344</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_10_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">// Field       : M0PLUS_NVIC_IPR2_IP_9</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span><span class="comment">// Description : Priority of interrupt 9</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af685f0e276f0d9358902f99d26a66bab">  348</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_9_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9f58cc84fe7dab7364717e5a7b488636">  349</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_9_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae786ca1688ada695cf22689fb9b1d544">  350</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_9_MSB    _u(15)</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a133b91be8a5d7b3cc3160be6805cf541">  351</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_9_LSB    _u(14)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adefc9187b0ecfbe5d8e93e08d83de080">  352</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_9_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment">// Field       : M0PLUS_NVIC_IPR2_IP_8</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span><span class="comment">// Description : Priority of interrupt 8</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a8a862814949d09f5f796005fd7549bde">  356</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_8_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a12f1bfcf2d2087704f48891b2777607f">  357</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_8_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab175964b742bb6398549c23b25348fa1">  358</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_8_MSB    _u(7)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a637d4dade0d8227f694ad36aa64d92f8">  359</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_8_LSB    _u(6)</span></div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad7d813c7bef5c79f23156e0599458af8">  360</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR2_IP_8_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment">// Register    : M0PLUS_NVIC_IPR3</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment">// Description : Use the Interrupt Priority Registers to assign a priority from</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment">//               0 to 3 to each of the available interrupts. 0 is the highest</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno">  365</span><span class="comment">//               priority, and 3 is the lowest.</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a8a77f303d1b04c277d3ad78f34eb1e5f">  366</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_OFFSET _u(0x0000e40c)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4757f9937a3c65c6799223507142324a">  367</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_BITS   _u(0xc0c0c0c0)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a93e4fc075865bce377c3e8fd6e670863">  368</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">// Field       : M0PLUS_NVIC_IPR3_IP_15</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment">// Description : Priority of interrupt 15</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5d9c89c4235c5e164454e105c754dd45">  372</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_15_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a90e691c589db252d7a6f32980b69a633">  373</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_15_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5c0e4e41abaeeaf04aab134362832f81">  374</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_15_MSB    _u(31)</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#afe22d9d39ebd61f89a1c7e72741927d4">  375</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_15_LSB    _u(30)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab52275e5bc12ecd44f39561e1f73f9dd">  376</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_15_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno">  377</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno">  378</span><span class="comment">// Field       : M0PLUS_NVIC_IPR3_IP_14</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span><span class="comment">// Description : Priority of interrupt 14</span></div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adfdb1bfae6a520640b59b8ef43e85f22">  380</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_14_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a922d93731d40e9088fa587d4b1708b35">  381</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_14_BITS   _u(0x00c00000)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a623d6a8db045955b4d5237527f8bbb3f">  382</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_14_MSB    _u(23)</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa0b3182d92aed9fce6a0e483031b1338">  383</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_14_LSB    _u(22)</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a73ecb8db179d3caf2d84c04535868963">  384</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_14_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span><span class="comment">// Field       : M0PLUS_NVIC_IPR3_IP_13</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span><span class="comment">// Description : Priority of interrupt 13</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#afed2523f39e0d43008b6571068c7da66">  388</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_13_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab229ae5340992b4daa3ff99741d71ac8">  389</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_13_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a43b6bc755c63c072bea310487bf2babc">  390</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_13_MSB    _u(15)</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a03772a78b2072d29834221e773b41dc7">  391</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_13_LSB    _u(14)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab75e0d21c09e0a5b5d71ed7feca677a5">  392</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_13_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment">// Field       : M0PLUS_NVIC_IPR3_IP_12</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span><span class="comment">// Description : Priority of interrupt 12</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4160c2623ee4f81140c2da53c7f03007">  396</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_12_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a0d6a823936f8d726d07744d29c0736e4">  397</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_12_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a290a03c997fc0dc95342842903ee11b2">  398</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_12_MSB    _u(7)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa504a3f519ff71536b7df0420753c144">  399</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_12_LSB    _u(6)</span></div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aad61f04f938e790360fbb7456612cdef">  400</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR3_IP_12_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment">// Register    : M0PLUS_NVIC_IPR4</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment">// Description : Use the Interrupt Priority Registers to assign a priority from</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment">//               0 to 3 to each of the available interrupts. 0 is the highest</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno">  405</span><span class="comment">//               priority, and 3 is the lowest.</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3cacbba5e5652ce35fe1b5410e46ab18">  406</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_OFFSET _u(0x0000e410)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a40591f63767a165104d34aa9687af262">  407</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_BITS   _u(0xc0c0c0c0)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5dd3cdadbfee48fc7383176e1d8ec60d">  408</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">// Field       : M0PLUS_NVIC_IPR4_IP_19</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment">// Description : Priority of interrupt 19</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af3b97d210499f571b641a10439138ef8">  412</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_19_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3f29759bab36a595c3f24385369c6799">  413</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_19_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6c0d90d6753af232d97d2403d8f6948f">  414</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_19_MSB    _u(31)</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a03435996c738fe6d654fddd91540b89d">  415</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_19_LSB    _u(30)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a255d9e32d9b408d49442ee6c68574de1">  416</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_19_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span><span class="comment">// Field       : M0PLUS_NVIC_IPR4_IP_18</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span><span class="comment">// Description : Priority of interrupt 18</span></div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6c8de683338d83397936b528469978a0">  420</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_18_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6f55f246cfc95c3e173debf05ba0d337">  421</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_18_BITS   _u(0x00c00000)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a8bb49aa0337150692eead038624b0862">  422</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_18_MSB    _u(23)</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3dcf0c2acec8039cc88961d4e3a7da41">  423</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_18_LSB    _u(22)</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac324a69c558d7c71cf3b2f726ec28f45">  424</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_18_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span><span class="comment">// Field       : M0PLUS_NVIC_IPR4_IP_17</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span><span class="comment">// Description : Priority of interrupt 17</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a58f7d478e06a45f552ffaacf6e356cfb">  428</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_17_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1c9f96496f83b033c0274b71ef64524b">  429</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_17_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a8f8fd989c87878d961b78784402fc547">  430</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_17_MSB    _u(15)</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2ba9e8377696aea1dc84677c6fb46bdb">  431</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_17_LSB    _u(14)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9f48f663d7844ef6784ddb982e4bab7f">  432</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_17_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment">// Field       : M0PLUS_NVIC_IPR4_IP_16</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span><span class="comment">// Description : Priority of interrupt 16</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6d4f0f8c9bacbe2db0035be49cb56c3b">  436</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_16_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a51b9235cc51f759d447d3092095624a3">  437</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_16_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae8957601245aea3595084f6c456e5d93">  438</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_16_MSB    _u(7)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1723e4e0ce12733067c7b66220854145">  439</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_16_LSB    _u(6)</span></div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aaa7fdeb5f73929812380f342b0bc5672">  440</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR4_IP_16_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment">// Register    : M0PLUS_NVIC_IPR5</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment">// Description : Use the Interrupt Priority Registers to assign a priority from</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment">//               0 to 3 to each of the available interrupts. 0 is the highest</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span><span class="comment">//               priority, and 3 is the lowest.</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab4359dad6da1f6fb64dfad8581f651ed">  446</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_OFFSET _u(0x0000e414)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a310fc64f5ba05ec91313abbc9626b20a">  447</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_BITS   _u(0xc0c0c0c0)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa3653bdfed79e6b2421013397b3b91a2">  448</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">// Field       : M0PLUS_NVIC_IPR5_IP_23</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment">// Description : Priority of interrupt 23</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a0332a270d658532e13877baa8d866fdc">  452</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_23_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a12a2a86e32d27e2014851e43f7a4ae9d">  453</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_23_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a033d4edb5c5a6c5b07454fd94c6881b4">  454</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_23_MSB    _u(31)</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa4d7e4fd0c56ee72dd7718c5f93d9068">  455</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_23_LSB    _u(30)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a93aa0d57a363d53fdaee655cf50aed0c">  456</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_23_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span><span class="comment">// Field       : M0PLUS_NVIC_IPR5_IP_22</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span><span class="comment">// Description : Priority of interrupt 22</span></div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa6941cc0a21505e26aabe5830368cc1c">  460</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_22_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adc8171eba1b046cc413e54da5c02bdef">  461</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_22_BITS   _u(0x00c00000)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a708a05d5a4a258bc4ccd903325cc1de9">  462</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_22_MSB    _u(23)</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a65fd4ad4100ecd9e02fe6d7a79080cc6">  463</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_22_LSB    _u(22)</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a289e311819f4a6c0417636eac466f172">  464</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_22_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span><span class="comment">// Field       : M0PLUS_NVIC_IPR5_IP_21</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span><span class="comment">// Description : Priority of interrupt 21</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a63ee4b2d3618daa32b66fd953e6b5324">  468</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_21_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a26216d18473ff8d990c1ca7ec08c9592">  469</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_21_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af023b459e8369c5cfcdaab20d2fb9e69">  470</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_21_MSB    _u(15)</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa172db9dfb7022fa77e12bb65e53a8d6">  471</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_21_LSB    _u(14)</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2ce176ae2f2297335e40b4e16e08e4ae">  472</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_21_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment">// Field       : M0PLUS_NVIC_IPR5_IP_20</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment">// Description : Priority of interrupt 20</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a01ee99aa73fc2ce3bce9a0063f17cf7c">  476</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_20_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a211fb9738648977f85220cfad4ab8fa1">  477</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_20_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#afa77fc044e19ebde763ad4e21b64ba56">  478</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_20_MSB    _u(7)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae45ad9e1e32d9bb9aadbea93b482569d">  479</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_20_LSB    _u(6)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa81988066cb88b27b572f0ee462c5b6e">  480</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR5_IP_20_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment">// Register    : M0PLUS_NVIC_IPR6</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment">// Description : Use the Interrupt Priority Registers to assign a priority from</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment">//               0 to 3 to each of the available interrupts. 0 is the highest</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment">//               priority, and 3 is the lowest.</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3df13e31826e43a52267c9f34de9f7a6">  486</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_OFFSET _u(0x0000e418)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3b7888ef14fc8d66511618b6db209488">  487</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_BITS   _u(0xc0c0c0c0)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3e32914b9cc965dfadf1dffa7e357358">  488</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span><span class="comment">// Field       : M0PLUS_NVIC_IPR6_IP_27</span></div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">// Description : Priority of interrupt 27</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adbcd4a1967f49e86db2699ebbcef23d2">  492</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_27_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a0fc23bd6dae83b2fab50845cad95b81b">  493</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_27_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af5dad647d2559319c62af0b473e72622">  494</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_27_MSB    _u(31)</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a28d84ede0c11e991aeb1a96c5660c92e">  495</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_27_LSB    _u(30)</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adb13544c6a67011507e3bf4ed986c857">  496</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_27_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span><span class="comment">// Field       : M0PLUS_NVIC_IPR6_IP_26</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span><span class="comment">// Description : Priority of interrupt 26</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7599230d297c0c34039a679030a1f14b">  500</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_26_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af82af82284e773f61c377a46cbf3ba2b">  501</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_26_BITS   _u(0x00c00000)</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a333bfb2022b016dd2dc791534f447cf0">  502</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_26_MSB    _u(23)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3beed3deb26c2dc527a2671fb06b9502">  503</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_26_LSB    _u(22)</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab3f5b8e6a1a1ec6679f3ff383fbb64f6">  504</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_26_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span><span class="comment">// Field       : M0PLUS_NVIC_IPR6_IP_25</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span><span class="comment">// Description : Priority of interrupt 25</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa8101d8fd75b6c088b07411368ecbdd9">  508</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_25_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a488d188518fb52ffc8b35d396cbaeecf">  509</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_25_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9e43ab9607896c93c0f388eed9462cf4">  510</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_25_MSB    _u(15)</span></div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a313d19271bd0f204347f557c8241dcaa">  511</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_25_LSB    _u(14)</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac138c17086be14a54dd82872fa2bf7ce">  512</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_25_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment">// Field       : M0PLUS_NVIC_IPR6_IP_24</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment">// Description : Priority of interrupt 24</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae213f253239a586a7a53c89d7524ba46">  516</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_24_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae228f471a97daf78bf04372ed8c3c598">  517</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_24_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a73c4da482a1144f2559e5419ec3771de">  518</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_24_MSB    _u(7)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6079b192a7e311e3803cbaaa0f8ae13c">  519</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_24_LSB    _u(6)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7adf16d5badded909c0b3d3de202f901">  520</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR6_IP_24_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment">// Register    : M0PLUS_NVIC_IPR7</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment">// Description : Use the Interrupt Priority Registers to assign a priority from</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment">//               0 to 3 to each of the available interrupts. 0 is the highest</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment">//               priority, and 3 is the lowest.</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aeaf4801a886ed1802c99f1fe94f112a1">  526</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_OFFSET _u(0x0000e41c)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aed73fba70d12c657cd973f10862d159f">  527</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_BITS   _u(0xc0c0c0c0)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4d9a096f3ba912ca3053215cd7d29b0f">  528</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span><span class="comment">// Field       : M0PLUS_NVIC_IPR7_IP_31</span></div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">// Description : Priority of interrupt 31</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a63bbee6b03b10d6a9d35a9d4b416b929">  532</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_31_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2fd123318a870f2192b57a279cdc20b1">  533</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_31_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a41967f1c6f53fe6d0d7ec2c40e8dddf1">  534</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_31_MSB    _u(31)</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a711ccd93d7c59ba5e64a527b80cd949e">  535</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_31_LSB    _u(30)</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a63946548476ace2d6c31dab54b1ca08b">  536</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_31_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span><span class="comment">// Field       : M0PLUS_NVIC_IPR7_IP_30</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span><span class="comment">// Description : Priority of interrupt 30</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5b6b3c34d10870c512cc6832ac10aeea">  540</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_30_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa28cd297cb3357c49ddb7d3840128cf0">  541</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_30_BITS   _u(0x00c00000)</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3787ee91a7dd8a7305525c51c826f463">  542</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_30_MSB    _u(23)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7b6309de46cf3bb9bb52d92dac0d4519">  543</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_30_LSB    _u(22)</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a93243e926343d68ccf102dfbcd06f980">  544</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_30_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno">  546</span><span class="comment">// Field       : M0PLUS_NVIC_IPR7_IP_29</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno">  547</span><span class="comment">// Description : Priority of interrupt 29</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad878988831245870e1b7bcdca4be14ce">  548</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_29_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7a1822b5ed0432bb8417d1cd6dfc2fc5">  549</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_29_BITS   _u(0x0000c000)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a490e7ca32c27c66857fd152c7b34b70a">  550</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_29_MSB    _u(15)</span></div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae9fdce3a9e0d113018e0ffaa32c220cc">  551</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_29_LSB    _u(14)</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac0948f1112870a9746ebb47c4ab6d86c">  552</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_29_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment">// Field       : M0PLUS_NVIC_IPR7_IP_28</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment">// Description : Priority of interrupt 28</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a13e822b6baae70367b00d75343d08ee0">  556</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_28_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4490fa24732e2210cb27dd083e67ab92">  557</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_28_BITS   _u(0x000000c0)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6465124aacb296da21db010e3223a620">  558</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_28_MSB    _u(7)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae3b2a06d88d15c1a63ac23e4e7de5af0">  559</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_28_LSB    _u(6)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad8787c8d045eec4a385a8314e065cdf2">  560</a></span><span class="preprocessor">#define M0PLUS_NVIC_IPR7_IP_28_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment">// Register    : M0PLUS_CPUID</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment">// Description : Read the CPU ID Base Register to determine: the ID number of</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment">//               the processor core, the version number of the processor core,</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment">//               the implementation details of the processor core.</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#afdd03a051be6fe34ad0d56f9c5531599">  566</a></span><span class="preprocessor">#define M0PLUS_CPUID_OFFSET _u(0x0000ed00)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4cca44e970333f9744552be245b73fbf">  567</a></span><span class="preprocessor">#define M0PLUS_CPUID_BITS   _u(0xffffffff)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a30c738151cbda1d35e285849c26e9cf1">  568</a></span><span class="preprocessor">#define M0PLUS_CPUID_RESET  _u(0x410cc601)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span><span class="comment">// Field       : M0PLUS_CPUID_IMPLEMENTER</span></div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">// Description : Implementor code: 0x41 = ARM</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa22e5977cf4c133a422dc35d81b97fd2">  572</a></span><span class="preprocessor">#define M0PLUS_CPUID_IMPLEMENTER_RESET  _u(0x41)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ade7baea383388fa3afb27eadf122cadd">  573</a></span><span class="preprocessor">#define M0PLUS_CPUID_IMPLEMENTER_BITS   _u(0xff000000)</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a394f36a0aa226ddd3309d03e476bd4be">  574</a></span><span class="preprocessor">#define M0PLUS_CPUID_IMPLEMENTER_MSB    _u(31)</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aca9bc4ae7b9033e581ee85e794cc7e44">  575</a></span><span class="preprocessor">#define M0PLUS_CPUID_IMPLEMENTER_LSB    _u(24)</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7c680d75a7e4ced1d9a09d0851823c14">  576</a></span><span class="preprocessor">#define M0PLUS_CPUID_IMPLEMENTER_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span><span class="comment">// Field       : M0PLUS_CPUID_VARIANT</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span><span class="comment">// Description : Major revision number n in the rnpm revision status:</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span><span class="comment">//               0x0 = Revision 0.</span></div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a36b922f54954d82bcfe6e9c179e471ef">  581</a></span><span class="preprocessor">#define M0PLUS_CPUID_VARIANT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a94b9a92d0c825c554fabb794a60c310b">  582</a></span><span class="preprocessor">#define M0PLUS_CPUID_VARIANT_BITS   _u(0x00f00000)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa31061eb20e1df1f6df87e64cec135ba">  583</a></span><span class="preprocessor">#define M0PLUS_CPUID_VARIANT_MSB    _u(23)</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4cac971936eeb5f9dfd7eada80cfcb14">  584</a></span><span class="preprocessor">#define M0PLUS_CPUID_VARIANT_LSB    _u(20)</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac0044a11cb32836fb7f75aa63cafca4a">  585</a></span><span class="preprocessor">#define M0PLUS_CPUID_VARIANT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno">  586</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno">  587</span><span class="comment">// Field       : M0PLUS_CPUID_ARCHITECTURE</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno">  588</span><span class="comment">// Description : Constant that defines the architecture of the processor:</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno">  589</span><span class="comment">//               0xC = ARMv6-M architecture.</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae2f8dd8c3fde5e58edcad2839932cf56">  590</a></span><span class="preprocessor">#define M0PLUS_CPUID_ARCHITECTURE_RESET  _u(0xc)</span></div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2f96b7f18959d53c123bb5ffc8ad8ec8">  591</a></span><span class="preprocessor">#define M0PLUS_CPUID_ARCHITECTURE_BITS   _u(0x000f0000)</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9dda89f17a1a72fef2972a58546f719d">  592</a></span><span class="preprocessor">#define M0PLUS_CPUID_ARCHITECTURE_MSB    _u(19)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab4929db90d06a29af75979a444827612">  593</a></span><span class="preprocessor">#define M0PLUS_CPUID_ARCHITECTURE_LSB    _u(16)</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#afc614ceb8a986171e636851ae325cdf5">  594</a></span><span class="preprocessor">#define M0PLUS_CPUID_ARCHITECTURE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span><span class="comment">// Field       : M0PLUS_CPUID_PARTNO</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span><span class="comment">// Description : Number of processor within family: 0xC60 = Cortex-M0+</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6787152e49f4c5bc63bfc2eda998e7e3">  598</a></span><span class="preprocessor">#define M0PLUS_CPUID_PARTNO_RESET  _u(0xc60)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae0ab4f3b03478993547b9f5690a20579">  599</a></span><span class="preprocessor">#define M0PLUS_CPUID_PARTNO_BITS   _u(0x0000fff0)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#acf784ec53cde1d4d10d567f61742d76c">  600</a></span><span class="preprocessor">#define M0PLUS_CPUID_PARTNO_MSB    _u(15)</span></div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a16f8a30ae5d972504812fbf2ed75d7d4">  601</a></span><span class="preprocessor">#define M0PLUS_CPUID_PARTNO_LSB    _u(4)</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a50d8496cf9df683c0031678926e2050f">  602</a></span><span class="preprocessor">#define M0PLUS_CPUID_PARTNO_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment">// Field       : M0PLUS_CPUID_REVISION</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment">// Description : Minor revision number m in the rnpm revision status:</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span><span class="comment">//               0x1 = Patch 1.</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad42e98e4619c2d772099b010820d134b">  607</a></span><span class="preprocessor">#define M0PLUS_CPUID_REVISION_RESET  _u(0x1)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9d39488f86698c8b1123bc2d061285c4">  608</a></span><span class="preprocessor">#define M0PLUS_CPUID_REVISION_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a54252aec71a0aee50d86f00a543ce442">  609</a></span><span class="preprocessor">#define M0PLUS_CPUID_REVISION_MSB    _u(3)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a15fa159d33ec398ef053411de95878a6">  610</a></span><span class="preprocessor">#define M0PLUS_CPUID_REVISION_LSB    _u(0)</span></div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac4cc0ca872714e4cefa9223b520612e9">  611</a></span><span class="preprocessor">#define M0PLUS_CPUID_REVISION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment">// Register    : M0PLUS_ICSR</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment">// Description : Use the Interrupt Control State Register to set a pending Non-</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment">//               Maskable Interrupt (NMI), set or clear a pending PendSV, set or</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span><span class="comment">//               clear a pending SysTick, check for pending exceptions, check</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span><span class="comment">//               the vector number of the highest priority pended exception,</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span><span class="comment">//               check the vector number of the active exception.</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1994965431fd54870fae35cde77bf8c7">  619</a></span><span class="preprocessor">#define M0PLUS_ICSR_OFFSET _u(0x0000ed04)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aec04b7d5cbc8a228c2fb69d1f5dc12db">  620</a></span><span class="preprocessor">#define M0PLUS_ICSR_BITS   _u(0x9edff1ff)</span></div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad0976b6df04ea31af8237c7bdd6609a4">  621</a></span><span class="preprocessor">#define M0PLUS_ICSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment">// Field       : M0PLUS_ICSR_NMIPENDSET</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment">// Description : Setting this bit will activate an NMI. Since NMI is the highest</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment">//               priority exception, it will activate as soon as it is</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno">  626</span><span class="comment">//               registered.</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno">  627</span><span class="comment">//               NMI set-pending bit.</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno">  628</span><span class="comment">//               Write:</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno">  629</span><span class="comment">//               0 = No effect.</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span><span class="comment">//               1 = Changes NMI exception state to pending.</span></div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">//               Read:</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">//               0 = NMI exception is not pending.</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment">//               1 = NMI exception is pending.</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment">//               Because NMI is the highest-priority exception, normally the</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment">//               processor enters the NMI</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment">//               exception handler as soon as it detects a write of 1 to this</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span><span class="comment">//               bit. Entering the handler then clears</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span><span class="comment">//               this bit to 0. This means a read of this bit by the NMI</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span><span class="comment">//               exception handler returns 1 only if the</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span><span class="comment">//               NMI signal is reasserted while the processor is executing that</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span><span class="comment">//               handler.</span></div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a085e72eb4c2577beb777a95d870d6279">  642</a></span><span class="preprocessor">#define M0PLUS_ICSR_NMIPENDSET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1284e08a9e1d363451755d85cf67cf62">  643</a></span><span class="preprocessor">#define M0PLUS_ICSR_NMIPENDSET_BITS   _u(0x80000000)</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3a85786b8ed7f170e3139dad0cfe33fc">  644</a></span><span class="preprocessor">#define M0PLUS_ICSR_NMIPENDSET_MSB    _u(31)</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2136180145bd444225b63a4f017064f7">  645</a></span><span class="preprocessor">#define M0PLUS_ICSR_NMIPENDSET_LSB    _u(31)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad4874f33f87373050803e3149978f071">  646</a></span><span class="preprocessor">#define M0PLUS_ICSR_NMIPENDSET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">// Field       : M0PLUS_ICSR_PENDSVSET</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno">  649</span><span class="comment">// Description : PendSV set-pending bit.</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno">  650</span><span class="comment">//               Write:</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno">  651</span><span class="comment">//               0 = No effect.</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno">  652</span><span class="comment">//               1 = Changes PendSV exception state to pending.</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span><span class="comment">//               Read:</span></div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span><span class="comment">//               0 = PendSV exception is not pending.</span></div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="comment">//               1 = PendSV exception is pending.</span></div>
<div class="line"><a id="l00656" name="l00656"></a><span class="lineno">  656</span><span class="comment">//               Writing 1 to this bit is the only way to set the PendSV</span></div>
<div class="line"><a id="l00657" name="l00657"></a><span class="lineno">  657</span><span class="comment">//               exception state to pending.</span></div>
<div class="line"><a id="l00658" name="l00658"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6ce145209c369f392160054e83b63cf7">  658</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSVSET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00659" name="l00659"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a23d9f9485d6bfc7a45fefc89f1f4c789">  659</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSVSET_BITS   _u(0x10000000)</span></div>
<div class="line"><a id="l00660" name="l00660"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac637a712996f1f661ad201c9b2c81dba">  660</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSVSET_MSB    _u(28)</span></div>
<div class="line"><a id="l00661" name="l00661"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#afd4448c96057b3969a9e9fd87c3d26ed">  661</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSVSET_LSB    _u(28)</span></div>
<div class="line"><a id="l00662" name="l00662"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aef574af7fdd8810b712dad37af83caba">  662</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSVSET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00663" name="l00663"></a><span class="lineno">  663</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00664" name="l00664"></a><span class="lineno">  664</span><span class="comment">// Field       : M0PLUS_ICSR_PENDSVCLR</span></div>
<div class="line"><a id="l00665" name="l00665"></a><span class="lineno">  665</span><span class="comment">// Description : PendSV clear-pending bit.</span></div>
<div class="line"><a id="l00666" name="l00666"></a><span class="lineno">  666</span><span class="comment">//               Write:</span></div>
<div class="line"><a id="l00667" name="l00667"></a><span class="lineno">  667</span><span class="comment">//               0 = No effect.</span></div>
<div class="line"><a id="l00668" name="l00668"></a><span class="lineno">  668</span><span class="comment">//               1 = Removes the pending state from the PendSV exception.</span></div>
<div class="line"><a id="l00669" name="l00669"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#abe599620b4cd418c9de1274cf853faad">  669</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSVCLR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00670" name="l00670"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7ac26c3b7796d97e4a9c95518c0b87f1">  670</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSVCLR_BITS   _u(0x08000000)</span></div>
<div class="line"><a id="l00671" name="l00671"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af39512319a03639c8862ce59eaa3eab1">  671</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSVCLR_MSB    _u(27)</span></div>
<div class="line"><a id="l00672" name="l00672"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a04a00e9d16ff4d7ecd24553c85c7ebc0">  672</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSVCLR_LSB    _u(27)</span></div>
<div class="line"><a id="l00673" name="l00673"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aae6ccca5e40afaa91b43e908865758de">  673</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSVCLR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00674" name="l00674"></a><span class="lineno">  674</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00675" name="l00675"></a><span class="lineno">  675</span><span class="comment">// Field       : M0PLUS_ICSR_PENDSTSET</span></div>
<div class="line"><a id="l00676" name="l00676"></a><span class="lineno">  676</span><span class="comment">// Description : SysTick exception set-pending bit.</span></div>
<div class="line"><a id="l00677" name="l00677"></a><span class="lineno">  677</span><span class="comment">//               Write:</span></div>
<div class="line"><a id="l00678" name="l00678"></a><span class="lineno">  678</span><span class="comment">//               0 = No effect.</span></div>
<div class="line"><a id="l00679" name="l00679"></a><span class="lineno">  679</span><span class="comment">//               1 = Changes SysTick exception state to pending.</span></div>
<div class="line"><a id="l00680" name="l00680"></a><span class="lineno">  680</span><span class="comment">//               Read:</span></div>
<div class="line"><a id="l00681" name="l00681"></a><span class="lineno">  681</span><span class="comment">//               0 = SysTick exception is not pending.</span></div>
<div class="line"><a id="l00682" name="l00682"></a><span class="lineno">  682</span><span class="comment">//               1 = SysTick exception is pending.</span></div>
<div class="line"><a id="l00683" name="l00683"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7d4b45e21b832c9f7b1275252b789ec8">  683</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSTSET_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00684" name="l00684"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a601f884234e5ed1704b71bb1effb12d7">  684</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSTSET_BITS   _u(0x04000000)</span></div>
<div class="line"><a id="l00685" name="l00685"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5afcabd12f05854d4f8543a127c6146b">  685</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSTSET_MSB    _u(26)</span></div>
<div class="line"><a id="l00686" name="l00686"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac40aeae4a7b51ee51c171f3f050efb64">  686</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSTSET_LSB    _u(26)</span></div>
<div class="line"><a id="l00687" name="l00687"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a0e47c1a58d5fd19581011b3454255b0d">  687</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSTSET_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00688" name="l00688"></a><span class="lineno">  688</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00689" name="l00689"></a><span class="lineno">  689</span><span class="comment">// Field       : M0PLUS_ICSR_PENDSTCLR</span></div>
<div class="line"><a id="l00690" name="l00690"></a><span class="lineno">  690</span><span class="comment">// Description : SysTick exception clear-pending bit.</span></div>
<div class="line"><a id="l00691" name="l00691"></a><span class="lineno">  691</span><span class="comment">//               Write:</span></div>
<div class="line"><a id="l00692" name="l00692"></a><span class="lineno">  692</span><span class="comment">//               0 = No effect.</span></div>
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno">  693</span><span class="comment">//               1 = Removes the pending state from the SysTick exception.</span></div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span><span class="comment">//               This bit is WO. On a register read its value is Unknown.</span></div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#acf51776eb1b06fd8d618bd0aa211e7aa">  695</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSTCLR_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a740094402209abd0359a8e584efe1c0d">  696</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSTCLR_BITS   _u(0x02000000)</span></div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a788714db61e4e4fbd5dbd63748b70cfd">  697</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSTCLR_MSB    _u(25)</span></div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae1947bfc51bcddd1e5a1b37ca9c4ed35">  698</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSTCLR_LSB    _u(25)</span></div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af615059ad8e352e779fdc1c2c9d1eb26">  699</a></span><span class="preprocessor">#define M0PLUS_ICSR_PENDSTCLR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span><span class="comment">// Field       : M0PLUS_ICSR_ISRPREEMPT</span></div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span><span class="comment">// Description : The system can only access this bit when the core is halted. It</span></div>
<div class="line"><a id="l00703" name="l00703"></a><span class="lineno">  703</span><span class="comment">//               indicates that a pending interrupt is to be taken in the next</span></div>
<div class="line"><a id="l00704" name="l00704"></a><span class="lineno">  704</span><span class="comment">//               running cycle. If C_MASKINTS is clear in the Debug Halting</span></div>
<div class="line"><a id="l00705" name="l00705"></a><span class="lineno">  705</span><span class="comment">//               Control and Status Register, the interrupt is serviced.</span></div>
<div class="line"><a id="l00706" name="l00706"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ace607f95d55b1aff50c6c52fcbe985be">  706</a></span><span class="preprocessor">#define M0PLUS_ICSR_ISRPREEMPT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00707" name="l00707"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a15b5baac54250d5fb1f131873c20fcdc">  707</a></span><span class="preprocessor">#define M0PLUS_ICSR_ISRPREEMPT_BITS   _u(0x00800000)</span></div>
<div class="line"><a id="l00708" name="l00708"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#afbee4b21eb6db222ccce710f69279973">  708</a></span><span class="preprocessor">#define M0PLUS_ICSR_ISRPREEMPT_MSB    _u(23)</span></div>
<div class="line"><a id="l00709" name="l00709"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa39c5a08b93e8d098088e78110c51df1">  709</a></span><span class="preprocessor">#define M0PLUS_ICSR_ISRPREEMPT_LSB    _u(23)</span></div>
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2069e79dc00c552dbea41f5cb1adcb20">  710</a></span><span class="preprocessor">#define M0PLUS_ICSR_ISRPREEMPT_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span><span class="comment">// Field       : M0PLUS_ICSR_ISRPENDING</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span><span class="comment">// Description : External interrupt pending flag</span></div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a0f1e8fbbb28d4d8a04b2e0b83cd1db67">  714</a></span><span class="preprocessor">#define M0PLUS_ICSR_ISRPENDING_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a598718e9ca9d60e0e3b2e60ea012fdf5">  715</a></span><span class="preprocessor">#define M0PLUS_ICSR_ISRPENDING_BITS   _u(0x00400000)</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a0d8b96ed645932d3b26e002a0e710617">  716</a></span><span class="preprocessor">#define M0PLUS_ICSR_ISRPENDING_MSB    _u(22)</span></div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad6364e3397f8facc9e7fafb79b96a343">  717</a></span><span class="preprocessor">#define M0PLUS_ICSR_ISRPENDING_LSB    _u(22)</span></div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a652c6cb2733feeef93d299d7743fa600">  718</a></span><span class="preprocessor">#define M0PLUS_ICSR_ISRPENDING_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span><span class="comment">// Field       : M0PLUS_ICSR_VECTPENDING</span></div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span><span class="comment">// Description : Indicates the exception number for the highest priority pending</span></div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span><span class="comment">//               exception: 0 = no pending exceptions. Non zero = The pending</span></div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span><span class="comment">//               state includes the effect of memory-mapped enable and mask</span></div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span><span class="comment">//               registers. It does not include the PRIMASK special-purpose</span></div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span><span class="comment">//               register qualifier.</span></div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aefc67a8acbfd8f34070429dbbbd1ade7">  726</a></span><span class="preprocessor">#define M0PLUS_ICSR_VECTPENDING_RESET  _u(0x000)</span></div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#acd5c7c506b74bd8edd6c5233cf8cda6b">  727</a></span><span class="preprocessor">#define M0PLUS_ICSR_VECTPENDING_BITS   _u(0x001ff000)</span></div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aebc43f3ab72fbc6f3d2c676769fbf148">  728</a></span><span class="preprocessor">#define M0PLUS_ICSR_VECTPENDING_MSB    _u(20)</span></div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a70226f2d38a42a11c9845a13b30c8da4">  729</a></span><span class="preprocessor">#define M0PLUS_ICSR_VECTPENDING_LSB    _u(12)</span></div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab6f417644259f1e105413de5ed505412">  730</a></span><span class="preprocessor">#define M0PLUS_ICSR_VECTPENDING_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span><span class="comment">// Field       : M0PLUS_ICSR_VECTACTIVE</span></div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span><span class="comment">// Description : Active exception number field. Reset clears the VECTACTIVE</span></div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span><span class="comment">//               field.</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae1a2d40ba434ad384304c26dd9767957">  735</a></span><span class="preprocessor">#define M0PLUS_ICSR_VECTACTIVE_RESET  _u(0x000)</span></div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a64d021f8adbc72364d454445bd2380a4">  736</a></span><span class="preprocessor">#define M0PLUS_ICSR_VECTACTIVE_BITS   _u(0x000001ff)</span></div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a97a82c90b9260d46dcc2a1fb376c66fb">  737</a></span><span class="preprocessor">#define M0PLUS_ICSR_VECTACTIVE_MSB    _u(8)</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aed48954a712eac31804fdc829899ff6c">  738</a></span><span class="preprocessor">#define M0PLUS_ICSR_VECTACTIVE_LSB    _u(0)</span></div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4957eaf0e5d4e9013d4a2adbf6cd888e">  739</a></span><span class="preprocessor">#define M0PLUS_ICSR_VECTACTIVE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span><span class="comment">// Register    : M0PLUS_VTOR</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span><span class="comment">// Description : The VTOR holds the vector table offset address.</span></div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adee08420618f5da8a125250b061cf2a1">  743</a></span><span class="preprocessor">#define M0PLUS_VTOR_OFFSET _u(0x0000ed08)</span></div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a00efd11b46a349a62c75fc99af159ae6">  744</a></span><span class="preprocessor">#define M0PLUS_VTOR_BITS   _u(0xffffff00)</span></div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a985a77b2772cfa40d4017ad17f458904">  745</a></span><span class="preprocessor">#define M0PLUS_VTOR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span><span class="comment">// Field       : M0PLUS_VTOR_TBLOFF</span></div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span><span class="comment">// Description : Bits [31:8] of the indicate the vector table offset address.</span></div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#abddd18bc2ecaa49c92ee088904e82706">  749</a></span><span class="preprocessor">#define M0PLUS_VTOR_TBLOFF_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac3fe0c792abcb70c5c844cfe0e7190c5">  750</a></span><span class="preprocessor">#define M0PLUS_VTOR_TBLOFF_BITS   _u(0xffffff00)</span></div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9a9ee343b9ab4ee98b5e4d9dd9f95042">  751</a></span><span class="preprocessor">#define M0PLUS_VTOR_TBLOFF_MSB    _u(31)</span></div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#abedc40d8bb7a5f130c6f8d917c81e956">  752</a></span><span class="preprocessor">#define M0PLUS_VTOR_TBLOFF_LSB    _u(8)</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6e72112e9e2412205a98f70177b683e4">  753</a></span><span class="preprocessor">#define M0PLUS_VTOR_TBLOFF_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span><span class="comment">// Register    : M0PLUS_AIRCR</span></div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span><span class="comment">// Description : Use the Application Interrupt and Reset Control Register to:</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span><span class="comment">//               determine data endianness, clear all active state information</span></div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span><span class="comment">//               from debug halt mode, request a system reset.</span></div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab6b0850c1049cfae31da456ad68ae406">  759</a></span><span class="preprocessor">#define M0PLUS_AIRCR_OFFSET _u(0x0000ed0c)</span></div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a45deb7b9467d1b637fda0577c623c637">  760</a></span><span class="preprocessor">#define M0PLUS_AIRCR_BITS   _u(0xffff8006)</span></div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3b5c3acd8e590505022170b87cca0214">  761</a></span><span class="preprocessor">#define M0PLUS_AIRCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span><span class="comment">// Field       : M0PLUS_AIRCR_VECTKEY</span></div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span><span class="comment">// Description : Register key:</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span><span class="comment">//               Reads as Unknown</span></div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span><span class="comment">//               On writes, write 0x05FA to VECTKEY, otherwise the write is</span></div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span><span class="comment">//               ignored.</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a32d64f07287447bc49fc2dbc410f6709">  768</a></span><span class="preprocessor">#define M0PLUS_AIRCR_VECTKEY_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a31debd641d3f721721dcb99c7bf693bf">  769</a></span><span class="preprocessor">#define M0PLUS_AIRCR_VECTKEY_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae332cd8617728ef0782a8de32db7b456">  770</a></span><span class="preprocessor">#define M0PLUS_AIRCR_VECTKEY_MSB    _u(31)</span></div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa8cc0c0cf54532e2501fbc4a0f805a58">  771</a></span><span class="preprocessor">#define M0PLUS_AIRCR_VECTKEY_LSB    _u(16)</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a656a788dd473dd062a2cd75a43dc680e">  772</a></span><span class="preprocessor">#define M0PLUS_AIRCR_VECTKEY_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span><span class="comment">// Field       : M0PLUS_AIRCR_ENDIANESS</span></div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span><span class="comment">// Description : Data endianness implemented:</span></div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span><span class="comment">//               0 = Little-endian.</span></div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a8d4053f374b5d1265770812329616875">  777</a></span><span class="preprocessor">#define M0PLUS_AIRCR_ENDIANESS_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2bf055e3f27b86323f09cfd5a2a71462">  778</a></span><span class="preprocessor">#define M0PLUS_AIRCR_ENDIANESS_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae08460abdae8eb0eb8ae193bd0366205">  779</a></span><span class="preprocessor">#define M0PLUS_AIRCR_ENDIANESS_MSB    _u(15)</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a6841468316a149a7efa6c35735e3c6d1">  780</a></span><span class="preprocessor">#define M0PLUS_AIRCR_ENDIANESS_LSB    _u(15)</span></div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a68d61b828ea3a110a4ab3cccb85a0e1c">  781</a></span><span class="preprocessor">#define M0PLUS_AIRCR_ENDIANESS_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span><span class="comment">// Field       : M0PLUS_AIRCR_SYSRESETREQ</span></div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span><span class="comment">// Description : Writing 1 to this bit causes the SYSRESETREQ signal to the</span></div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span><span class="comment">//               outer system to be asserted to request a reset. The intention</span></div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span><span class="comment">//               is to force a large system reset of all major components except</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span><span class="comment">//               for debug. The C_HALT bit in the DHCSR is cleared as a result</span></div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span><span class="comment">//               of the system reset requested. The debugger does not lose</span></div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span><span class="comment">//               contact with the device.</span></div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1358a457a3b51fc2f3bd677f7f8053c4">  790</a></span><span class="preprocessor">#define M0PLUS_AIRCR_SYSRESETREQ_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af2b767fcd5a9be7068bd6b0694539ae8">  791</a></span><span class="preprocessor">#define M0PLUS_AIRCR_SYSRESETREQ_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#abbd73fafa3931bbb38f000d95fc56dfc">  792</a></span><span class="preprocessor">#define M0PLUS_AIRCR_SYSRESETREQ_MSB    _u(2)</span></div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae65f0e456470f48fa89b80a2dbe25f6f">  793</a></span><span class="preprocessor">#define M0PLUS_AIRCR_SYSRESETREQ_LSB    _u(2)</span></div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae546242b69408e01e9756acaaf408ed2">  794</a></span><span class="preprocessor">#define M0PLUS_AIRCR_SYSRESETREQ_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00795" name="l00795"></a><span class="lineno">  795</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00796" name="l00796"></a><span class="lineno">  796</span><span class="comment">// Field       : M0PLUS_AIRCR_VECTCLRACTIVE</span></div>
<div class="line"><a id="l00797" name="l00797"></a><span class="lineno">  797</span><span class="comment">// Description : Clears all active state information for fixed and configurable</span></div>
<div class="line"><a id="l00798" name="l00798"></a><span class="lineno">  798</span><span class="comment">//               exceptions. This bit: is self-clearing, can only be set by the</span></div>
<div class="line"><a id="l00799" name="l00799"></a><span class="lineno">  799</span><span class="comment">//               DAP when the core is halted.  When set: clears all active</span></div>
<div class="line"><a id="l00800" name="l00800"></a><span class="lineno">  800</span><span class="comment">//               exception status of the processor, forces a return to Thread</span></div>
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno">  801</span><span class="comment">//               mode, forces an IPSR of 0. A debugger must re-initialize the</span></div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span><span class="comment">//               stack.</span></div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3c4baf6e857cc8c4ffb7ec0d260ab631">  803</a></span><span class="preprocessor">#define M0PLUS_AIRCR_VECTCLRACTIVE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7e84fea521c483d39d0d2b332abe7056">  804</a></span><span class="preprocessor">#define M0PLUS_AIRCR_VECTCLRACTIVE_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa2d748d93810867d6314d25281e2b8d6">  805</a></span><span class="preprocessor">#define M0PLUS_AIRCR_VECTCLRACTIVE_MSB    _u(1)</span></div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a35ba60d54943e8669eaa490b49c3edac">  806</a></span><span class="preprocessor">#define M0PLUS_AIRCR_VECTCLRACTIVE_LSB    _u(1)</span></div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac37c29e6311b3e3ff9a3fc70e6dcccf7">  807</a></span><span class="preprocessor">#define M0PLUS_AIRCR_VECTCLRACTIVE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span><span class="comment">// Register    : M0PLUS_SCR</span></div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span><span class="comment">// Description : System Control Register. Use the System Control Register for</span></div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span><span class="comment">//               power-management functions: signal to the system when the</span></div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span><span class="comment">//               processor can enter a low power state, control how the</span></div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span><span class="comment">//               processor enters and exits low power states.</span></div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac3d26065c853e788cc620173bf439a69">  814</a></span><span class="preprocessor">#define M0PLUS_SCR_OFFSET _u(0x0000ed10)</span></div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9ce45944557c35ef87cfee813119a2ba">  815</a></span><span class="preprocessor">#define M0PLUS_SCR_BITS   _u(0x00000016)</span></div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa45ac1625f4e8f4c3532c5a5ed596ad5">  816</a></span><span class="preprocessor">#define M0PLUS_SCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span><span class="comment">// Field       : M0PLUS_SCR_SEVONPEND</span></div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span><span class="comment">// Description : Send Event on Pending bit:</span></div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span><span class="comment">//               0 = Only enabled interrupts or events can wakeup the processor,</span></div>
<div class="line"><a id="l00821" name="l00821"></a><span class="lineno">  821</span><span class="comment">//               disabled interrupts are excluded.</span></div>
<div class="line"><a id="l00822" name="l00822"></a><span class="lineno">  822</span><span class="comment">//               1 = Enabled events and all interrupts, including disabled</span></div>
<div class="line"><a id="l00823" name="l00823"></a><span class="lineno">  823</span><span class="comment">//               interrupts, can wakeup the processor.</span></div>
<div class="line"><a id="l00824" name="l00824"></a><span class="lineno">  824</span><span class="comment">//               When an event or interrupt becomes pending, the event signal</span></div>
<div class="line"><a id="l00825" name="l00825"></a><span class="lineno">  825</span><span class="comment">//               wakes up the processor from WFE. If the</span></div>
<div class="line"><a id="l00826" name="l00826"></a><span class="lineno">  826</span><span class="comment">//               processor is not waiting for an event, the event is registered</span></div>
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno">  827</span><span class="comment">//               and affects the next WFE.</span></div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span><span class="comment">//               The processor also wakes up on execution of an SEV instruction</span></div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span><span class="comment">//               or an external event.</span></div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a045dda3b701621a43efb5ca8fc911bf8">  830</a></span><span class="preprocessor">#define M0PLUS_SCR_SEVONPEND_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a394aa11b62cf9fd941d9603359ac2a22">  831</a></span><span class="preprocessor">#define M0PLUS_SCR_SEVONPEND_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad31af64957e4bb79c2170ac71c47418c">  832</a></span><span class="preprocessor">#define M0PLUS_SCR_SEVONPEND_MSB    _u(4)</span></div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1e28eb7dcf674ea93e415e5eb3ac13a9">  833</a></span><span class="preprocessor">#define M0PLUS_SCR_SEVONPEND_LSB    _u(4)</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af0a4173ecd4c125d3ec2c2b48781a1c6">  834</a></span><span class="preprocessor">#define M0PLUS_SCR_SEVONPEND_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span><span class="comment">// Field       : M0PLUS_SCR_SLEEPDEEP</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span><span class="comment">// Description : Controls whether the processor uses sleep or deep sleep as its</span></div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span><span class="comment">//               low power mode:</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span><span class="comment">//               0 = Sleep.</span></div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span><span class="comment">//               1 = Deep sleep.</span></div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a38ad6c9daea4d334f78d70afc549bd91">  841</a></span><span class="preprocessor">#define M0PLUS_SCR_SLEEPDEEP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a49e402e8d302d51b42579c5e4ddd2031">  842</a></span><span class="preprocessor">#define M0PLUS_SCR_SLEEPDEEP_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l00843" name="l00843"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aada92b60ad19aaf5f493b89ccb4d60ea">  843</a></span><span class="preprocessor">#define M0PLUS_SCR_SLEEPDEEP_MSB    _u(2)</span></div>
<div class="line"><a id="l00844" name="l00844"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae95467f844dbce6fd6e507630c0750f4">  844</a></span><span class="preprocessor">#define M0PLUS_SCR_SLEEPDEEP_LSB    _u(2)</span></div>
<div class="line"><a id="l00845" name="l00845"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1c01d3a004342c44936c3668a937c471">  845</a></span><span class="preprocessor">#define M0PLUS_SCR_SLEEPDEEP_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00846" name="l00846"></a><span class="lineno">  846</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00847" name="l00847"></a><span class="lineno">  847</span><span class="comment">// Field       : M0PLUS_SCR_SLEEPONEXIT</span></div>
<div class="line"><a id="l00848" name="l00848"></a><span class="lineno">  848</span><span class="comment">// Description : Indicates sleep-on-exit when returning from Handler mode to</span></div>
<div class="line"><a id="l00849" name="l00849"></a><span class="lineno">  849</span><span class="comment">//               Thread mode:</span></div>
<div class="line"><a id="l00850" name="l00850"></a><span class="lineno">  850</span><span class="comment">//               0 = Do not sleep when returning to Thread mode.</span></div>
<div class="line"><a id="l00851" name="l00851"></a><span class="lineno">  851</span><span class="comment">//               1 = Enter sleep, or deep sleep, on return from an ISR to Thread</span></div>
<div class="line"><a id="l00852" name="l00852"></a><span class="lineno">  852</span><span class="comment">//               mode.</span></div>
<div class="line"><a id="l00853" name="l00853"></a><span class="lineno">  853</span><span class="comment">//               Setting this bit to 1 enables an interrupt driven application</span></div>
<div class="line"><a id="l00854" name="l00854"></a><span class="lineno">  854</span><span class="comment">//               to avoid returning to an empty main application.</span></div>
<div class="line"><a id="l00855" name="l00855"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aca4a72be93ae39ce346e76f9e7cca9f2">  855</a></span><span class="preprocessor">#define M0PLUS_SCR_SLEEPONEXIT_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00856" name="l00856"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#acbbd5ccb61162215b7a1958a3e5b456d">  856</a></span><span class="preprocessor">#define M0PLUS_SCR_SLEEPONEXIT_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l00857" name="l00857"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa450830e756c0669ed998c0587781be3">  857</a></span><span class="preprocessor">#define M0PLUS_SCR_SLEEPONEXIT_MSB    _u(1)</span></div>
<div class="line"><a id="l00858" name="l00858"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a76171537cce53096f503ebfa6df7d874">  858</a></span><span class="preprocessor">#define M0PLUS_SCR_SLEEPONEXIT_LSB    _u(1)</span></div>
<div class="line"><a id="l00859" name="l00859"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aae59fbef4d35d18668c1d8489aad88ae">  859</a></span><span class="preprocessor">#define M0PLUS_SCR_SLEEPONEXIT_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00860" name="l00860"></a><span class="lineno">  860</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00861" name="l00861"></a><span class="lineno">  861</span><span class="comment">// Register    : M0PLUS_CCR</span></div>
<div class="line"><a id="l00862" name="l00862"></a><span class="lineno">  862</span><span class="comment">// Description : The Configuration and Control Register permanently enables</span></div>
<div class="line"><a id="l00863" name="l00863"></a><span class="lineno">  863</span><span class="comment">//               stack alignment and causes unaligned accesses to result in a</span></div>
<div class="line"><a id="l00864" name="l00864"></a><span class="lineno">  864</span><span class="comment">//               Hard Fault.</span></div>
<div class="line"><a id="l00865" name="l00865"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa27df5e52fa80c2857a1cc2f868ea99d">  865</a></span><span class="preprocessor">#define M0PLUS_CCR_OFFSET _u(0x0000ed14)</span></div>
<div class="line"><a id="l00866" name="l00866"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a087c1a09943a66dfa8509e6f6f5d6db2">  866</a></span><span class="preprocessor">#define M0PLUS_CCR_BITS   _u(0x00000208)</span></div>
<div class="line"><a id="l00867" name="l00867"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a116d40d6aa297c570b7db00cf813efb4">  867</a></span><span class="preprocessor">#define M0PLUS_CCR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00868" name="l00868"></a><span class="lineno">  868</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00869" name="l00869"></a><span class="lineno">  869</span><span class="comment">// Field       : M0PLUS_CCR_STKALIGN</span></div>
<div class="line"><a id="l00870" name="l00870"></a><span class="lineno">  870</span><span class="comment">// Description : Always reads as one, indicates 8-byte stack alignment on</span></div>
<div class="line"><a id="l00871" name="l00871"></a><span class="lineno">  871</span><span class="comment">//               exception entry. On exception entry, the processor uses bit[9]</span></div>
<div class="line"><a id="l00872" name="l00872"></a><span class="lineno">  872</span><span class="comment">//               of the stacked PSR to indicate the stack alignment. On return</span></div>
<div class="line"><a id="l00873" name="l00873"></a><span class="lineno">  873</span><span class="comment">//               from the exception it uses this stacked bit to restore the</span></div>
<div class="line"><a id="l00874" name="l00874"></a><span class="lineno">  874</span><span class="comment">//               correct stack alignment.</span></div>
<div class="line"><a id="l00875" name="l00875"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a25fc2a8a54829b2c05b4b0bf1a61f271">  875</a></span><span class="preprocessor">#define M0PLUS_CCR_STKALIGN_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00876" name="l00876"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a82406793a480c3d014c35782c8003bfb">  876</a></span><span class="preprocessor">#define M0PLUS_CCR_STKALIGN_BITS   _u(0x00000200)</span></div>
<div class="line"><a id="l00877" name="l00877"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9387820edc18006eb275958829da999b">  877</a></span><span class="preprocessor">#define M0PLUS_CCR_STKALIGN_MSB    _u(9)</span></div>
<div class="line"><a id="l00878" name="l00878"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aefb5e0e8558cb06e15529bed02cd9936">  878</a></span><span class="preprocessor">#define M0PLUS_CCR_STKALIGN_LSB    _u(9)</span></div>
<div class="line"><a id="l00879" name="l00879"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aae07b111c561cdb150898f89e0b9e142">  879</a></span><span class="preprocessor">#define M0PLUS_CCR_STKALIGN_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00880" name="l00880"></a><span class="lineno">  880</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00881" name="l00881"></a><span class="lineno">  881</span><span class="comment">// Field       : M0PLUS_CCR_UNALIGN_TRP</span></div>
<div class="line"><a id="l00882" name="l00882"></a><span class="lineno">  882</span><span class="comment">// Description : Always reads as one, indicates that all unaligned accesses</span></div>
<div class="line"><a id="l00883" name="l00883"></a><span class="lineno">  883</span><span class="comment">//               generate a HardFault.</span></div>
<div class="line"><a id="l00884" name="l00884"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad3c9017732ad53ab95ef9dd3d89e3443">  884</a></span><span class="preprocessor">#define M0PLUS_CCR_UNALIGN_TRP_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00885" name="l00885"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a44e1ddbede263cbe42d83a2782df3ae6">  885</a></span><span class="preprocessor">#define M0PLUS_CCR_UNALIGN_TRP_BITS   _u(0x00000008)</span></div>
<div class="line"><a id="l00886" name="l00886"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4b8b228c57acc173ae7517002f6207d0">  886</a></span><span class="preprocessor">#define M0PLUS_CCR_UNALIGN_TRP_MSB    _u(3)</span></div>
<div class="line"><a id="l00887" name="l00887"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae957bb5de1117b07e2a785b5e60fc6fe">  887</a></span><span class="preprocessor">#define M0PLUS_CCR_UNALIGN_TRP_LSB    _u(3)</span></div>
<div class="line"><a id="l00888" name="l00888"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac4714a3809be46e2e82cae3c11809db0">  888</a></span><span class="preprocessor">#define M0PLUS_CCR_UNALIGN_TRP_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00889" name="l00889"></a><span class="lineno">  889</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00890" name="l00890"></a><span class="lineno">  890</span><span class="comment">// Register    : M0PLUS_SHPR2</span></div>
<div class="line"><a id="l00891" name="l00891"></a><span class="lineno">  891</span><span class="comment">// Description : System handlers are a special class of exception handler that</span></div>
<div class="line"><a id="l00892" name="l00892"></a><span class="lineno">  892</span><span class="comment">//               can have their priority set to any of the priority levels. Use</span></div>
<div class="line"><a id="l00893" name="l00893"></a><span class="lineno">  893</span><span class="comment">//               the System Handler Priority Register 2 to set the priority of</span></div>
<div class="line"><a id="l00894" name="l00894"></a><span class="lineno">  894</span><span class="comment">//               SVCall.</span></div>
<div class="line"><a id="l00895" name="l00895"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a457e63bc551b4840643e9fb423cdef82">  895</a></span><span class="preprocessor">#define M0PLUS_SHPR2_OFFSET _u(0x0000ed1c)</span></div>
<div class="line"><a id="l00896" name="l00896"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a41f610c3a22aa220a4ea3d5e8b55cb38">  896</a></span><span class="preprocessor">#define M0PLUS_SHPR2_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00897" name="l00897"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5e96c46941c85a641cd433930b66ae23">  897</a></span><span class="preprocessor">#define M0PLUS_SHPR2_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00898" name="l00898"></a><span class="lineno">  898</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno">  899</span><span class="comment">// Field       : M0PLUS_SHPR2_PRI_11</span></div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span><span class="comment">// Description : Priority of system handler 11, SVCall</span></div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adc8e5a7e4c00d1021744d1361c310665">  901</a></span><span class="preprocessor">#define M0PLUS_SHPR2_PRI_11_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a85219c658b82f4288ee0d2a64e0fb9ad">  902</a></span><span class="preprocessor">#define M0PLUS_SHPR2_PRI_11_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9ea48d94c49f03196df649aefcae6c29">  903</a></span><span class="preprocessor">#define M0PLUS_SHPR2_PRI_11_MSB    _u(31)</span></div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab495eab8e4c52cba7bc5a304b2457f5c">  904</a></span><span class="preprocessor">#define M0PLUS_SHPR2_PRI_11_LSB    _u(30)</span></div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9288bfcdd7218fabb8590b5df73e13d5">  905</a></span><span class="preprocessor">#define M0PLUS_SHPR2_PRI_11_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span><span class="comment">// Register    : M0PLUS_SHPR3</span></div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span><span class="comment">// Description : System handlers are a special class of exception handler that</span></div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span><span class="comment">//               can have their priority set to any of the priority levels. Use</span></div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span><span class="comment">//               the System Handler Priority Register 3 to set the priority of</span></div>
<div class="line"><a id="l00911" name="l00911"></a><span class="lineno">  911</span><span class="comment">//               PendSV and SysTick.</span></div>
<div class="line"><a id="l00912" name="l00912"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae446990b2852f4467ea94197164f3a3d">  912</a></span><span class="preprocessor">#define M0PLUS_SHPR3_OFFSET _u(0x0000ed20)</span></div>
<div class="line"><a id="l00913" name="l00913"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a18453e71c0f15b79d5b8723c25c21f86">  913</a></span><span class="preprocessor">#define M0PLUS_SHPR3_BITS   _u(0xc0c00000)</span></div>
<div class="line"><a id="l00914" name="l00914"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a289f2b817a57a61d1a76f4b833488ddd">  914</a></span><span class="preprocessor">#define M0PLUS_SHPR3_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00915" name="l00915"></a><span class="lineno">  915</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00916" name="l00916"></a><span class="lineno">  916</span><span class="comment">// Field       : M0PLUS_SHPR3_PRI_15</span></div>
<div class="line"><a id="l00917" name="l00917"></a><span class="lineno">  917</span><span class="comment">// Description : Priority of system handler 15, SysTick</span></div>
<div class="line"><a id="l00918" name="l00918"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae6b936f2f65858b0e37ed864f97f0458">  918</a></span><span class="preprocessor">#define M0PLUS_SHPR3_PRI_15_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2c417529be6c9cb1c3eda3cf5c112223">  919</a></span><span class="preprocessor">#define M0PLUS_SHPR3_PRI_15_BITS   _u(0xc0000000)</span></div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab8bd4799a12440c43bf3691648f2801a">  920</a></span><span class="preprocessor">#define M0PLUS_SHPR3_PRI_15_MSB    _u(31)</span></div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad6e80ca807a7e69c9b651973b8940ad1">  921</a></span><span class="preprocessor">#define M0PLUS_SHPR3_PRI_15_LSB    _u(30)</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#abc97b06865f35281123402d2ed0be695">  922</a></span><span class="preprocessor">#define M0PLUS_SHPR3_PRI_15_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span><span class="comment">// Field       : M0PLUS_SHPR3_PRI_14</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span><span class="comment">// Description : Priority of system handler 14, PendSV</span></div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a397c9fab837a4b3ba9064049c6bd3687">  926</a></span><span class="preprocessor">#define M0PLUS_SHPR3_PRI_14_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a059f40925a082457b8720e7b1b7d014a">  927</a></span><span class="preprocessor">#define M0PLUS_SHPR3_PRI_14_BITS   _u(0x00c00000)</span></div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#acd281b068491fcac2e1b0362a066057a">  928</a></span><span class="preprocessor">#define M0PLUS_SHPR3_PRI_14_MSB    _u(23)</span></div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af561c437d8fae4b0766935bb75873a8b">  929</a></span><span class="preprocessor">#define M0PLUS_SHPR3_PRI_14_LSB    _u(22)</span></div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1906e6e2f35996140e102d8c247c0871">  930</a></span><span class="preprocessor">#define M0PLUS_SHPR3_PRI_14_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span><span class="comment">// Register    : M0PLUS_SHCSR</span></div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span><span class="comment">// Description : Use the System Handler Control and State Register to determine</span></div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span><span class="comment">//               or clear the pending status of SVCall.</span></div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2e8f9825e3f029d03a3fba1bae3d4b20">  935</a></span><span class="preprocessor">#define M0PLUS_SHCSR_OFFSET _u(0x0000ed24)</span></div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9c53550dc577934780b79510263d1a03">  936</a></span><span class="preprocessor">#define M0PLUS_SHCSR_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa63a85043fc90b90760c4930f1ac6342">  937</a></span><span class="preprocessor">#define M0PLUS_SHCSR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span><span class="comment">// Field       : M0PLUS_SHCSR_SVCALLPENDED</span></div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span><span class="comment">// Description : Reads as 1 if SVCall is Pending.  Write 1 to set pending</span></div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span><span class="comment">//               SVCall, write 0 to clear pending SVCall.</span></div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a68f1685045ad4a34e9a371343f5f97a6">  942</a></span><span class="preprocessor">#define M0PLUS_SHCSR_SVCALLPENDED_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad3ce6176fbded03e6c3b9ca00026dba9">  943</a></span><span class="preprocessor">#define M0PLUS_SHCSR_SVCALLPENDED_BITS   _u(0x00008000)</span></div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af55fb95b0648ec8e6b41a4066181fd36">  944</a></span><span class="preprocessor">#define M0PLUS_SHCSR_SVCALLPENDED_MSB    _u(15)</span></div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5c2721ec44448c30a33681519965c98c">  945</a></span><span class="preprocessor">#define M0PLUS_SHCSR_SVCALLPENDED_LSB    _u(15)</span></div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a8222357a47b36580b0991a93f4a939cd">  946</a></span><span class="preprocessor">#define M0PLUS_SHCSR_SVCALLPENDED_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span><span class="comment">// Register    : M0PLUS_MPU_TYPE</span></div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span><span class="comment">// Description : Read the MPU Type Register to determine if the processor</span></div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span><span class="comment">//               implements an MPU, and how many regions the MPU supports.</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a35b6d57bd69383fcd9150023c805ab7c">  951</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_OFFSET _u(0x0000ed90)</span></div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a096a6c75dbdb6c92029e06b95f556ed9">  952</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_BITS   _u(0x00ffff01)</span></div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3a86952fd12482592c7f3496c4a3ea37">  953</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_RESET  _u(0x00000800)</span></div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span><span class="comment">// Field       : M0PLUS_MPU_TYPE_IREGION</span></div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span><span class="comment">// Description : Instruction region. Reads as zero as ARMv6-M only supports a</span></div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span><span class="comment">//               unified MPU.</span></div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7e1add4ffcd7cac9ffc7d64e3311e229">  958</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_IREGION_RESET  _u(0x00)</span></div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a03f7ea9247898aa9ffa08bf58d4ae9ad">  959</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_IREGION_BITS   _u(0x00ff0000)</span></div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab8b263f3d39ad14d186f51438f737ac3">  960</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_IREGION_MSB    _u(23)</span></div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab363a9c2672feeee65df41012f1f560b">  961</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_IREGION_LSB    _u(16)</span></div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a85389a1dfe3d162004e6054a8da5dbb1">  962</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_IREGION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span><span class="comment">// Field       : M0PLUS_MPU_TYPE_DREGION</span></div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span><span class="comment">// Description : Number of regions supported by the MPU.</span></div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a8d172e6ecb5e7d8aa9aefdf2877eca92">  966</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_DREGION_RESET  _u(0x08)</span></div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#acc98f5e7855d7bc5a1fdfc9807f1ec8a">  967</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_DREGION_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a13a572a74c05bbf69cc664b328777e92">  968</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_DREGION_MSB    _u(15)</span></div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa1b016e77a2fa28240384755ee8df61d">  969</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_DREGION_LSB    _u(8)</span></div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae3750836d26164d82833dd75fc254c05">  970</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_DREGION_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span><span class="comment">// Field       : M0PLUS_MPU_TYPE_SEPARATE</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span><span class="comment">// Description : Indicates support for separate instruction and data address</span></div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span><span class="comment">//               maps. Reads as 0 as ARMv6-M only supports a unified MPU.</span></div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab1a073462049c983e16ae7655649faff">  975</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_SEPARATE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a84e2fd9cd5b8cb3f156183b67e63dbe1">  976</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_SEPARATE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aed1a705a3a677243847400776a34fcc1">  977</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_SEPARATE_MSB    _u(0)</span></div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a684a37e1e669f00b522822e5164c5e05">  978</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_SEPARATE_LSB    _u(0)</span></div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a13ec764f4bb1635568bfd50dd713ce36">  979</a></span><span class="preprocessor">#define M0PLUS_MPU_TYPE_SEPARATE_ACCESS &quot;RO&quot;</span></div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span><span class="comment">// Register    : M0PLUS_MPU_CTRL</span></div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span><span class="comment">// Description : Use the MPU Control Register to enable and disable the MPU, and</span></div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span><span class="comment">//               to control whether the default memory map is enabled as a</span></div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span><span class="comment">//               background region for privileged accesses, and whether the MPU</span></div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span><span class="comment">//               is enabled for HardFaults and NMIs.</span></div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a952a49450e0dc12aaad8c6a81989c69b">  986</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_OFFSET _u(0x0000ed94)</span></div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a8a61c7eb8b3a431732802df35bd6b21c">  987</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_BITS   _u(0x00000007)</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5c6df1a560cefefd91a07ad0b1c34d85">  988</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span><span class="comment">// Field       : M0PLUS_MPU_CTRL_PRIVDEFENA</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span><span class="comment">// Description : Controls whether the default memory map is enabled as a</span></div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span><span class="comment">//               background region for privileged accesses. This bit is ignored</span></div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span><span class="comment">//               when ENABLE is clear.</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span><span class="comment">//               0 = If the MPU is enabled, disables use of the default memory</span></div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span><span class="comment">//               map. Any memory access to a location not</span></div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span><span class="comment">//               covered by any enabled region causes a fault.</span></div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span><span class="comment">//               1 = If the MPU is enabled, enables use of the default memory</span></div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span><span class="comment">//               map as a background region for privileged software accesses.</span></div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span><span class="comment">//               When enabled, the background region acts as if it is region</span></div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span><span class="comment">//               number -1. Any region that is defined and enabled has priority</span></div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span><span class="comment">//               over this default map.</span></div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5c49b0502fe694cde02458a25c82c79f"> 1002</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_PRIVDEFENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab1afebccb39d4664b0df19efb79592ec"> 1003</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_PRIVDEFENA_BITS   _u(0x00000004)</span></div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4ab6e4184a01b06d76c2810d3bed8b9f"> 1004</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_PRIVDEFENA_MSB    _u(2)</span></div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a836f5aeb7b1347a5b9fb1bd0e56ad97b"> 1005</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_PRIVDEFENA_LSB    _u(2)</span></div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#af37f1aabd338aeac09887fb18424df25"> 1006</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_PRIVDEFENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span><span class="comment">// Field       : M0PLUS_MPU_CTRL_HFNMIENA</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span><span class="comment">// Description : Controls the use of the MPU for HardFaults and NMIs. Setting</span></div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span><span class="comment">//               this bit when ENABLE is clear results in UNPREDICTABLE</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span><span class="comment">//               behaviour.</span></div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span><span class="comment">//               When the MPU is enabled:</span></div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span><span class="comment">//               0 = MPU is disabled during HardFault and NMI handlers,</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span><span class="comment">//               regardless of the value of the ENABLE bit.</span></div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span><span class="comment">//               1 = the MPU is enabled during HardFault and NMI handlers.</span></div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a91629e949bd207f185ba38d9a89da4c4"> 1016</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_HFNMIENA_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aefcccf45e1353f968c08d07e354b3a25"> 1017</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_HFNMIENA_BITS   _u(0x00000002)</span></div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a087a698d3640695cb3121d483a783828"> 1018</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_HFNMIENA_MSB    _u(1)</span></div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae3c2de086b28cd7e793ac13ad912e47b"> 1019</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_HFNMIENA_LSB    _u(1)</span></div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a78959519919b43f6a5e2c16aca366e6d"> 1020</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_HFNMIENA_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span><span class="comment">// Field       : M0PLUS_MPU_CTRL_ENABLE</span></div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span><span class="comment">// Description : Enables the MPU. If the MPU is disabled, privileged and</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span><span class="comment">//               unprivileged accesses use the default memory map.</span></div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span><span class="comment">//               0 = MPU disabled.</span></div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span><span class="comment">//               1 = MPU enabled.</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a768dac73ccc42b864489dc17529624a7"> 1027</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a746fb2486da7aedf28569adca09bd58d"> 1028</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_ENABLE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac4666eef31b5e04f5a5a706a83ed7084"> 1029</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_ENABLE_MSB    _u(0)</span></div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ac77b51a00e92fd6d52880cc998206ec3"> 1030</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_ENABLE_LSB    _u(0)</span></div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ab70badd71c4ac1632d8780ea6407525c"> 1031</a></span><span class="preprocessor">#define M0PLUS_MPU_CTRL_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span><span class="comment">// Register    : M0PLUS_MPU_RNR</span></div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span><span class="comment">// Description : Use the MPU Region Number Register to select the region</span></div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span><span class="comment">//               currently accessed by MPU_RBAR and MPU_RASR.</span></div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a16e72454fd67238e0ae08b4099beb522"> 1036</a></span><span class="preprocessor">#define M0PLUS_MPU_RNR_OFFSET _u(0x0000ed98)</span></div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a748018d1d449b099faad4748420fbcea"> 1037</a></span><span class="preprocessor">#define M0PLUS_MPU_RNR_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a04ffc1de472244ebc404ceca055fe1b8"> 1038</a></span><span class="preprocessor">#define M0PLUS_MPU_RNR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01040" name="l01040"></a><span class="lineno"> 1040</span><span class="comment">// Field       : M0PLUS_MPU_RNR_REGION</span></div>
<div class="line"><a id="l01041" name="l01041"></a><span class="lineno"> 1041</span><span class="comment">// Description : Indicates the MPU region referenced by the MPU_RBAR and</span></div>
<div class="line"><a id="l01042" name="l01042"></a><span class="lineno"> 1042</span><span class="comment">//               MPU_RASR registers.</span></div>
<div class="line"><a id="l01043" name="l01043"></a><span class="lineno"> 1043</span><span class="comment">//               The MPU supports 8 memory regions, so the permitted values of</span></div>
<div class="line"><a id="l01044" name="l01044"></a><span class="lineno"> 1044</span><span class="comment">//               this field are 0-7.</span></div>
<div class="line"><a id="l01045" name="l01045"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#afb0ccac2b8d912bb7a344838f3d121e7"> 1045</a></span><span class="preprocessor">#define M0PLUS_MPU_RNR_REGION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4cba253195825c1476136e166e145831"> 1046</a></span><span class="preprocessor">#define M0PLUS_MPU_RNR_REGION_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a097e9a1bcca8512ae8c041f7b25a4bef"> 1047</a></span><span class="preprocessor">#define M0PLUS_MPU_RNR_REGION_MSB    _u(3)</span></div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#adbc45319a081bfb83906f97299fd241a"> 1048</a></span><span class="preprocessor">#define M0PLUS_MPU_RNR_REGION_LSB    _u(0)</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a00b39a77301f9f92e9e42c35c186bfd6"> 1049</a></span><span class="preprocessor">#define M0PLUS_MPU_RNR_REGION_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span><span class="comment">// Register    : M0PLUS_MPU_RBAR</span></div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span><span class="comment">// Description : Read the MPU Region Base Address Register to determine the base</span></div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span><span class="comment">//               address of the region identified by MPU_RNR. Write to update</span></div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span><span class="comment">//               the base address of said region or that of a specified region,</span></div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span><span class="comment">//               with whose number MPU_RNR will also be updated.</span></div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a140691af7f7359342ac9d4aff1b354e7"> 1056</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_OFFSET _u(0x0000ed9c)</span></div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a59496b33bbf5d95631b387788bc1e3ab"> 1057</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_BITS   _u(0xffffff1f)</span></div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3eca41dd5a3a207822a0237e3790da7f"> 1058</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span><span class="comment">// Field       : M0PLUS_MPU_RBAR_ADDR</span></div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span><span class="comment">// Description : Base address of the region.</span></div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5ecfdb9f0889437a90643a412fef065f"> 1062</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_ADDR_RESET  _u(0x000000)</span></div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9c824ef5909845431434baf888f4465c"> 1063</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_ADDR_BITS   _u(0xffffff00)</span></div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9cacf5bae57acf0d0f7959053e920419"> 1064</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_ADDR_MSB    _u(31)</span></div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#afb6fdcc9a215251b8fe945c5192eaeae"> 1065</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_ADDR_LSB    _u(8)</span></div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1c61718f035695dcec3e3f01052d8d9f"> 1066</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_ADDR_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span><span class="comment">// Field       : M0PLUS_MPU_RBAR_VALID</span></div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span><span class="comment">// Description : On writes, indicates whether the write must update the base</span></div>
<div class="line"><a id="l01070" name="l01070"></a><span class="lineno"> 1070</span><span class="comment">//               address of the region identified by the REGION field, updating</span></div>
<div class="line"><a id="l01071" name="l01071"></a><span class="lineno"> 1071</span><span class="comment">//               the MPU_RNR to indicate this new region.</span></div>
<div class="line"><a id="l01072" name="l01072"></a><span class="lineno"> 1072</span><span class="comment">//               Write:</span></div>
<div class="line"><a id="l01073" name="l01073"></a><span class="lineno"> 1073</span><span class="comment">//               0 = MPU_RNR not changed, and the processor:</span></div>
<div class="line"><a id="l01074" name="l01074"></a><span class="lineno"> 1074</span><span class="comment">//               Updates the base address for the region specified in the</span></div>
<div class="line"><a id="l01075" name="l01075"></a><span class="lineno"> 1075</span><span class="comment">//               MPU_RNR.</span></div>
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"> 1076</span><span class="comment">//               Ignores the value of the REGION field.</span></div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span><span class="comment">//               1 = The processor:</span></div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span><span class="comment">//               Updates the value of the MPU_RNR to the value of the REGION</span></div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span><span class="comment">//               field.</span></div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span><span class="comment">//               Updates the base address for the region specified in the REGION</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span><span class="comment">//               field.</span></div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span><span class="comment">//               Always reads as zero.</span></div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aa211706e922c05dbaaf4ec43b49c5a69"> 1083</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_VALID_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5fdc1752145d9e0d0bf2ec0be5c6fc68"> 1084</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_VALID_BITS   _u(0x00000010)</span></div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a485ef1048f0d678b11497f10cdc7db33"> 1085</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_VALID_MSB    _u(4)</span></div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a37bfba2757e0fbb38b623ea8588db90f"> 1086</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_VALID_LSB    _u(4)</span></div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a1d5502c25d63c22700287df5d7c0ced4"> 1087</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_VALID_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span><span class="comment">// Field       : M0PLUS_MPU_RBAR_REGION</span></div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span><span class="comment">// Description : On writes, specifies the number of the region whose base</span></div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span><span class="comment">//               address to update provided VALID is set written as 1. On reads,</span></div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span><span class="comment">//               returns bits [3:0] of MPU_RNR.</span></div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4589e50a4e5935fde94a0c9f05049fad"> 1093</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_REGION_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a15c19bdbe15ce11d4aa38b64b8708a4d"> 1094</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_REGION_BITS   _u(0x0000000f)</span></div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae3f381e5f16c50027a3ad9a8883a5131"> 1095</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_REGION_MSB    _u(3)</span></div>
<div class="line"><a id="l01096" name="l01096"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a190e8c427dafd13d16644b9e1273fb34"> 1096</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_REGION_LSB    _u(0)</span></div>
<div class="line"><a id="l01097" name="l01097"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4b19ef07e05d1a6927d60f03f0fb357b"> 1097</a></span><span class="preprocessor">#define M0PLUS_MPU_RBAR_REGION_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01098" name="l01098"></a><span class="lineno"> 1098</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01099" name="l01099"></a><span class="lineno"> 1099</span><span class="comment">// Register    : M0PLUS_MPU_RASR</span></div>
<div class="line"><a id="l01100" name="l01100"></a><span class="lineno"> 1100</span><span class="comment">// Description : Use the MPU Region Attribute and Size Register to define the</span></div>
<div class="line"><a id="l01101" name="l01101"></a><span class="lineno"> 1101</span><span class="comment">//               size, access behaviour and memory type of the region identified</span></div>
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"> 1102</span><span class="comment">//               by MPU_RNR, and enable that region.</span></div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5cace041f4d16bee983a83415d3141de"> 1103</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_OFFSET _u(0x0000eda0)</span></div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a5a72ff080f8d96a162bef50c2dd4a971"> 1104</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_BITS   _u(0xffffff3f)</span></div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a8e9c4b2c674cb4175e02b7f1835093d2"> 1105</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_RESET  _u(0x00000000)</span></div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span><span class="comment">// Field       : M0PLUS_MPU_RASR_ATTRS</span></div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span><span class="comment">// Description : The MPU Region Attribute field. Use to define the region</span></div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span><span class="comment">//               attribute control.</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span><span class="comment">//               28 = XN: Instruction access disable bit:</span></div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span><span class="comment">//               0 = Instruction fetches enabled.</span></div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span><span class="comment">//               1 = Instruction fetches disabled.</span></div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span><span class="comment">//               26:24 = AP: Access permission field</span></div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span><span class="comment">//               18 = S: Shareable bit</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span><span class="comment">//               17 = C: Cacheable bit</span></div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span><span class="comment">//               16 = B: Bufferable bit</span></div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a9cc2798cdbd7b219e0a73ebb1b595fd0"> 1117</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_ATTRS_RESET  _u(0x0000)</span></div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a41ec990485ba64ebfd8aece420abdbaa"> 1118</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_ATTRS_BITS   _u(0xffff0000)</span></div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a43d58f87352ee4cddd241151ebe0419c"> 1119</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_ATTRS_MSB    _u(31)</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae3eda9eac1699fb410f4ae800b3e4290"> 1120</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_ATTRS_LSB    _u(16)</span></div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aaf0bf00f71bce373f4403f70f1d1d091"> 1121</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_ATTRS_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01123" name="l01123"></a><span class="lineno"> 1123</span><span class="comment">// Field       : M0PLUS_MPU_RASR_SRD</span></div>
<div class="line"><a id="l01124" name="l01124"></a><span class="lineno"> 1124</span><span class="comment">// Description : Subregion Disable. For regions of 256 bytes or larger, each bit</span></div>
<div class="line"><a id="l01125" name="l01125"></a><span class="lineno"> 1125</span><span class="comment">//               of this field controls whether one of the eight equal</span></div>
<div class="line"><a id="l01126" name="l01126"></a><span class="lineno"> 1126</span><span class="comment">//               subregions is enabled.</span></div>
<div class="line"><a id="l01127" name="l01127"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a66429acae50519d0627ca97da4c18c04"> 1127</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_SRD_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7927f204bfaa459de9c942305adf8016"> 1128</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_SRD_BITS   _u(0x0000ff00)</span></div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ad57c48df4dfa3682ff19048e2a1a63b9"> 1129</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_SRD_MSB    _u(15)</span></div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a2bf4675e4bf60031d3e4e05fe1b21f49"> 1130</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_SRD_LSB    _u(8)</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a283594bb76bc0c72632efffd45af2dbb"> 1131</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_SRD_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span><span class="comment">// Field       : M0PLUS_MPU_RASR_SIZE</span></div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span><span class="comment">// Description : Indicates the region size. Region size in bytes = 2^(SIZE+1).</span></div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span><span class="comment">//               The minimum permitted value is 7 (b00111) = 256Bytes</span></div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a3fa0091716e5017ad8cbe21d14b0e852"> 1136</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_SIZE_RESET  _u(0x00)</span></div>
<div class="line"><a id="l01137" name="l01137"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#afd74911d733a64a3abd35f3cc026c805"> 1137</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_SIZE_BITS   _u(0x0000003e)</span></div>
<div class="line"><a id="l01138" name="l01138"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a079a5f13e19641e62b24486cb32a558b"> 1138</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_SIZE_MSB    _u(5)</span></div>
<div class="line"><a id="l01139" name="l01139"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a65008cea5e1fe18e1ce238cc5d337cdc"> 1139</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_SIZE_LSB    _u(1)</span></div>
<div class="line"><a id="l01140" name="l01140"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a7bd350f2d55b3765935b5c9956004e4f"> 1140</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_SIZE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01141" name="l01141"></a><span class="lineno"> 1141</span><span class="comment">// -----------------------------------------------------------------------------</span></div>
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"> 1142</span><span class="comment">// Field       : M0PLUS_MPU_RASR_ENABLE</span></div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span><span class="comment">// Description : Enables the region.</span></div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a4e5caeb00d67a5533afb36cb20ef63a4"> 1144</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_ENABLE_RESET  _u(0x0)</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a59b85aee1fa39a4942c472228db49acc"> 1145</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_ENABLE_BITS   _u(0x00000001)</span></div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#aaab278069e10c6186c8364b816f089c1"> 1146</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_ENABLE_MSB    _u(0)</span></div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#ae0ddc6c9194d84a7a35a180e9879120c"> 1147</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_ENABLE_LSB    _u(0)</span></div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"><a class="line" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html#a51cdf272227fbcad24dc91dbd7937c08"> 1148</a></span><span class="preprocessor">#define M0PLUS_MPU_RASR_ENABLE_ACCESS &quot;RW&quot;</span></div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span><span class="comment">// =============================================================================</span></div>
<div class="line"><a id="l01150" name="l01150"></a><span class="lineno"> 1150</span><span class="preprocessor">#endif </span><span class="comment">// _HARDWARE_REGS_M0PLUS_H</span></div>
<div class="line"><a id="l01151" name="l01151"></a><span class="lineno"> 1151</span> </div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_4fef79e7177ba769987a8da36c892c5f.html">build</a></li><li class="navelem"><a class="el" href="dir_a57a94e38c03835eed49274b75b0176d.html">_deps</a></li><li class="navelem"><a class="el" href="dir_94ca29bc8fee502b657b271c0f4d7b9f.html">pico_sdk-src</a></li><li class="navelem"><a class="el" href="dir_95c2d016205e82d1735adeeb1baa7b1e.html">src</a></li><li class="navelem"><a class="el" href="dir_4ac589b440aff5baf23efca9e5fad2db.html">rp2040</a></li><li class="navelem"><a class="el" href="dir_06354e3bf814a9a205e28ace252ee3f5.html">hardware_regs</a></li><li class="navelem"><a class="el" href="dir_7bd6dad2f73c9497ac05e0910d6eaf47.html">include</a></li><li class="navelem"><a class="el" href="dir_4fe2fde58e5940b473d8ed5d59c5a430.html">hardware</a></li><li class="navelem"><a class="el" href="dir_92a0b393fa4e0be08b4ff2e0195a4834.html">regs</a></li><li class="navelem"><a class="el" href="hardware__regs_2include_2hardware_2regs_2m0plus_8h.html">m0plus.h</a></li>
    <li class="footer">Gerado por <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.8 </li>
  </ul>
</div>
</body>
</html>
