// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_2.h"
#include "conv_1.h"
#include "soft_max.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "flat.h"
#include "cnn_fpext_32ns_64bAo.h"
#include "cnn_mac_muladd_9sbBo.h"
#include "cnn_mac_muladd_9sbCo.h"
#include "cnn_mac_muladd_13bDo.h"
#include "cnn_dense_1_weighbml.h"
#include "cnn_dense_1_bias_V.h"
#include "cnn_dense_2_weighbnm.h"
#include "cnn_dense_2_bias_V.h"
#include "cnn_dense_out_weibom.h"
#include "cnn_dense_out_biabpm.h"
#include "cnn_dense_array_V.h"
#include "cnn_conv_1_input_V.h"
#include "cnn_conv_1_out_V.h"
#include "cnn_max_pool_1_oubqm.h"
#include "cnn_max_pool_1_oubrm.h"
#include "cnn_max_pool_1_oubun.h"
#include "cnn_conv_2_out_V.h"
#include "cnn_max_pool_2_oubzo.h"
#include "cnn_dense_1_out_V.h"
#include "cnn_dense_2_out_V.h"

namespace ap_rtl {

struct cnn : public sc_module {
    // Port declarations 13
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<10> > cnn_input_address0;
    sc_out< sc_logic > cnn_input_ce0;
    sc_in< sc_lv<32> > cnn_input_q0;
    sc_out< sc_lv<4> > prediction_output_address0;
    sc_out< sc_logic > prediction_output_ce0;
    sc_out< sc_logic > prediction_output_we0;
    sc_out< sc_lv<32> > prediction_output_d0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_dense_1_weighbml* dense_1_weights_V_U;
    cnn_dense_1_bias_V* dense_1_bias_V_U;
    cnn_dense_2_weighbnm* dense_2_weights_V_U;
    cnn_dense_2_bias_V* dense_2_bias_V_U;
    cnn_dense_out_weibom* dense_out_weights_V_U;
    cnn_dense_out_biabpm* dense_out_bias_V_U;
    cnn_dense_array_V* dense_array_V_U;
    cnn_conv_1_input_V* conv_1_input_V_U;
    cnn_conv_1_out_V* conv_1_out_V_U;
    cnn_max_pool_1_oubqm* max_pool_1_out_0_0_U;
    cnn_max_pool_1_oubrm* max_pool_1_out_0_1_U;
    cnn_max_pool_1_oubrm* max_pool_1_out_0_2_U;
    cnn_max_pool_1_oubrm* max_pool_1_out_1_0_U;
    cnn_max_pool_1_oubun* max_pool_1_out_1_1_U;
    cnn_max_pool_1_oubun* max_pool_1_out_1_2_U;
    cnn_max_pool_1_oubrm* max_pool_1_out_2_0_U;
    cnn_max_pool_1_oubun* max_pool_1_out_2_1_U;
    cnn_max_pool_1_oubun* max_pool_1_out_2_2_U;
    cnn_conv_2_out_V* conv_2_out_V_U;
    cnn_max_pool_2_oubzo* max_pool_2_out_V_U;
    cnn_max_pool_2_oubzo* flat_array_V_U;
    cnn_dense_1_out_V* dense_1_out_V_U;
    cnn_dense_2_out_V* dense_2_out_V_U;
    cnn_dense_array_V* prediction_V_U;
    conv_2* grp_conv_2_fu_862;
    conv_1* grp_conv_1_fu_986;
    soft_max* grp_soft_max_fu_996;
    max_pool_1* grp_max_pool_1_fu_1008;
    max_pool_2* grp_max_pool_2_fu_1022;
    flat* grp_flat_fu_1028;
    cnn_fpext_32ns_64bAo<1,2,32,64>* cnn_fpext_32ns_64bAo_U220;
    cnn_mac_muladd_9sbBo<1,1,9,14,22,22>* cnn_mac_muladd_9sbBo_U221;
    cnn_mac_muladd_9sbCo<1,1,9,13,22,22>* cnn_mac_muladd_9sbCo_U222;
    cnn_mac_muladd_13bDo<1,1,13,9,22,22>* cnn_mac_muladd_13bDo_U223;
    sc_signal< sc_lv<32> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<15> > dense_1_weights_V_address0;
    sc_signal< sc_logic > dense_1_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_1_weights_V_q0;
    sc_signal< sc_lv<6> > dense_1_bias_V_address0;
    sc_signal< sc_logic > dense_1_bias_V_ce0;
    sc_signal< sc_lv<6> > dense_1_bias_V_q0;
    sc_signal< sc_lv<11> > dense_2_weights_V_address0;
    sc_signal< sc_logic > dense_2_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_2_weights_V_q0;
    sc_signal< sc_lv<5> > dense_2_bias_V_address0;
    sc_signal< sc_logic > dense_2_bias_V_ce0;
    sc_signal< sc_lv<9> > dense_2_bias_V_q0;
    sc_signal< sc_lv<9> > dense_out_weights_V_address0;
    sc_signal< sc_logic > dense_out_weights_V_ce0;
    sc_signal< sc_lv<9> > dense_out_weights_V_q0;
    sc_signal< sc_lv<4> > dense_out_bias_V_address0;
    sc_signal< sc_logic > dense_out_bias_V_ce0;
    sc_signal< sc_lv<8> > dense_out_bias_V_q0;
    sc_signal< sc_lv<5> > i_fu_1044_p2;
    sc_signal< sc_lv<5> > i_reg_2138;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_1050_p2;
    sc_signal< sc_lv<10> > ix_in_reg_2143;
    sc_signal< sc_lv<1> > icmp_ln23_fu_1038_p2;
    sc_signal< sc_lv<11> > sub_ln203_fu_1080_p2;
    sc_signal< sc_lv<11> > sub_ln203_reg_2148;
    sc_signal< sc_lv<5> > j_fu_1092_p2;
    sc_signal< sc_lv<5> > j_reg_2156;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<11> > add_ln203_11_fu_1102_p2;
    sc_signal< sc_lv<11> > add_ln203_11_reg_2161;
    sc_signal< sc_lv<1> > icmp_ln25_fu_1086_p2;
    sc_signal< sc_lv<10> > add_ln28_fu_1112_p2;
    sc_signal< sc_lv<10> > add_ln28_reg_2171;
    sc_signal< sc_lv<32> > cnn_input_load_reg_2176;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<14> > select_ln603_3_fu_1393_p3;
    sc_signal< sc_lv<14> > select_ln603_3_reg_2182;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<6> > i_1_fu_1411_p2;
    sc_signal< sc_lv<6> > i_1_reg_2190;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_lv<64> > zext_ln14_fu_1417_p1;
    sc_signal< sc_lv<64> > zext_ln14_reg_2195;
    sc_signal< sc_lv<1> > icmp_ln9_fu_1405_p2;
    sc_signal< sc_lv<15> > zext_ln13_fu_1421_p1;
    sc_signal< sc_lv<15> > zext_ln13_reg_2201;
    sc_signal< sc_lv<9> > j_1_fu_1431_p2;
    sc_signal< sc_lv<9> > j_1_reg_2209;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<15> > add_ln1117_94_fu_1442_p2;
    sc_signal< sc_lv<15> > add_ln1117_94_reg_2214;
    sc_signal< sc_lv<1> > icmp_ln13_fu_1425_p2;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<5> > i_2_fu_1530_p2;
    sc_signal< sc_lv<5> > i_2_reg_2242;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<64> > zext_ln14_1_fu_1536_p1;
    sc_signal< sc_lv<64> > zext_ln14_1_reg_2247;
    sc_signal< sc_lv<1> > icmp_ln9_1_fu_1524_p2;
    sc_signal< sc_lv<12> > zext_ln13_4_fu_1540_p1;
    sc_signal< sc_lv<12> > zext_ln13_4_reg_2253;
    sc_signal< sc_lv<6> > j_2_fu_1550_p2;
    sc_signal< sc_lv<6> > j_2_reg_2261;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<1> > icmp_ln13_1_fu_1544_p2;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<4> > d_fu_1673_p2;
    sc_signal< sc_lv<4> > d_reg_2289;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<64> > zext_ln48_fu_1679_p1;
    sc_signal< sc_lv<64> > zext_ln48_reg_2294;
    sc_signal< sc_lv<1> > icmp_ln41_fu_1667_p2;
    sc_signal< sc_lv<9> > zext_ln46_fu_1683_p1;
    sc_signal< sc_lv<9> > zext_ln46_reg_2300;
    sc_signal< sc_lv<5> > f_fu_1693_p2;
    sc_signal< sc_lv<5> > f_reg_2308;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<1> > icmp_ln46_fu_1687_p2;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_lv<4> > i_3_fu_1786_p2;
    sc_signal< sc_lv<4> > i_3_reg_2336;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<64> > zext_ln70_fu_1792_p1;
    sc_signal< sc_lv<64> > zext_ln70_reg_2341;
    sc_signal< sc_lv<1> > icmp_ln69_fu_1780_p2;
    sc_signal< sc_lv<1> > icmp_ln935_fu_1797_p2;
    sc_signal< sc_lv<1> > icmp_ln935_reg_2351;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<1> > p_Result_31_fu_1803_p3;
    sc_signal< sc_lv<1> > p_Result_31_reg_2356;
    sc_signal< sc_lv<14> > tmp_V_9_fu_1817_p3;
    sc_signal< sc_lv<14> > tmp_V_9_reg_2361;
    sc_signal< sc_lv<32> > sub_ln944_fu_1851_p2;
    sc_signal< sc_lv<32> > sub_ln944_reg_2366;
    sc_signal< sc_lv<32> > or_ln_fu_1961_p3;
    sc_signal< sc_lv<32> > or_ln_reg_2372;
    sc_signal< sc_lv<1> > icmp_ln958_fu_1969_p2;
    sc_signal< sc_lv<1> > icmp_ln958_reg_2377;
    sc_signal< sc_lv<8> > trunc_ln943_fu_1975_p1;
    sc_signal< sc_lv<8> > trunc_ln943_reg_2382;
    sc_signal< sc_lv<4> > dense_array_V_address0;
    sc_signal< sc_logic > dense_array_V_ce0;
    sc_signal< sc_logic > dense_array_V_we0;
    sc_signal< sc_lv<14> > dense_array_V_d0;
    sc_signal< sc_lv<14> > dense_array_V_q0;
    sc_signal< sc_lv<10> > conv_1_input_V_address0;
    sc_signal< sc_logic > conv_1_input_V_ce0;
    sc_signal< sc_logic > conv_1_input_V_we0;
    sc_signal< sc_lv<14> > conv_1_input_V_q0;
    sc_signal< sc_lv<12> > conv_1_out_V_address0;
    sc_signal< sc_logic > conv_1_out_V_ce0;
    sc_signal< sc_logic > conv_1_out_V_we0;
    sc_signal< sc_lv<14> > conv_1_out_V_d0;
    sc_signal< sc_lv<14> > conv_1_out_V_q0;
    sc_signal< sc_lv<8> > max_pool_1_out_0_0_address0;
    sc_signal< sc_logic > max_pool_1_out_0_0_ce0;
    sc_signal< sc_logic > max_pool_1_out_0_0_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_0_0_d0;
    sc_signal< sc_lv<14> > max_pool_1_out_0_0_q0;
    sc_signal< sc_logic > max_pool_1_out_0_0_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_0_0_q1;
    sc_signal< sc_lv<7> > max_pool_1_out_0_1_address0;
    sc_signal< sc_logic > max_pool_1_out_0_1_ce0;
    sc_signal< sc_logic > max_pool_1_out_0_1_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_0_1_q0;
    sc_signal< sc_logic > max_pool_1_out_0_1_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_0_1_q1;
    sc_signal< sc_lv<7> > max_pool_1_out_0_2_address0;
    sc_signal< sc_logic > max_pool_1_out_0_2_ce0;
    sc_signal< sc_logic > max_pool_1_out_0_2_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_0_2_q0;
    sc_signal< sc_logic > max_pool_1_out_0_2_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_0_2_q1;
    sc_signal< sc_lv<7> > max_pool_1_out_1_0_address0;
    sc_signal< sc_logic > max_pool_1_out_1_0_ce0;
    sc_signal< sc_logic > max_pool_1_out_1_0_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_1_0_q0;
    sc_signal< sc_logic > max_pool_1_out_1_0_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_1_0_q1;
    sc_signal< sc_lv<7> > max_pool_1_out_1_1_address0;
    sc_signal< sc_logic > max_pool_1_out_1_1_ce0;
    sc_signal< sc_logic > max_pool_1_out_1_1_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_1_1_q0;
    sc_signal< sc_logic > max_pool_1_out_1_1_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_1_1_q1;
    sc_signal< sc_lv<7> > max_pool_1_out_1_2_address0;
    sc_signal< sc_logic > max_pool_1_out_1_2_ce0;
    sc_signal< sc_logic > max_pool_1_out_1_2_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_1_2_q0;
    sc_signal< sc_logic > max_pool_1_out_1_2_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_1_2_q1;
    sc_signal< sc_lv<7> > max_pool_1_out_2_0_address0;
    sc_signal< sc_logic > max_pool_1_out_2_0_ce0;
    sc_signal< sc_logic > max_pool_1_out_2_0_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_2_0_q0;
    sc_signal< sc_logic > max_pool_1_out_2_0_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_2_0_q1;
    sc_signal< sc_lv<7> > max_pool_1_out_2_1_address0;
    sc_signal< sc_logic > max_pool_1_out_2_1_ce0;
    sc_signal< sc_logic > max_pool_1_out_2_1_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_2_1_q0;
    sc_signal< sc_logic > max_pool_1_out_2_1_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_2_1_q1;
    sc_signal< sc_lv<7> > max_pool_1_out_2_2_address0;
    sc_signal< sc_logic > max_pool_1_out_2_2_ce0;
    sc_signal< sc_logic > max_pool_1_out_2_2_we0;
    sc_signal< sc_lv<14> > max_pool_1_out_2_2_q0;
    sc_signal< sc_logic > max_pool_1_out_2_2_ce1;
    sc_signal< sc_lv<14> > max_pool_1_out_2_2_q1;
    sc_signal< sc_lv<11> > conv_2_out_V_address0;
    sc_signal< sc_logic > conv_2_out_V_ce0;
    sc_signal< sc_logic > conv_2_out_V_we0;
    sc_signal< sc_lv<14> > conv_2_out_V_d0;
    sc_signal< sc_lv<14> > conv_2_out_V_q0;
    sc_signal< sc_lv<9> > max_pool_2_out_V_address0;
    sc_signal< sc_logic > max_pool_2_out_V_ce0;
    sc_signal< sc_logic > max_pool_2_out_V_we0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_d0;
    sc_signal< sc_lv<14> > max_pool_2_out_V_q0;
    sc_signal< sc_lv<9> > flat_array_V_address0;
    sc_signal< sc_logic > flat_array_V_ce0;
    sc_signal< sc_logic > flat_array_V_we0;
    sc_signal< sc_lv<14> > flat_array_V_d0;
    sc_signal< sc_lv<14> > flat_array_V_q0;
    sc_signal< sc_lv<6> > dense_1_out_V_address0;
    sc_signal< sc_logic > dense_1_out_V_ce0;
    sc_signal< sc_logic > dense_1_out_V_we0;
    sc_signal< sc_lv<13> > dense_1_out_V_d0;
    sc_signal< sc_lv<13> > dense_1_out_V_q0;
    sc_signal< sc_lv<5> > dense_2_out_V_address0;
    sc_signal< sc_logic > dense_2_out_V_ce0;
    sc_signal< sc_logic > dense_2_out_V_we0;
    sc_signal< sc_lv<13> > dense_2_out_V_d0;
    sc_signal< sc_lv<13> > dense_2_out_V_q0;
    sc_signal< sc_lv<4> > prediction_V_address0;
    sc_signal< sc_logic > prediction_V_ce0;
    sc_signal< sc_logic > prediction_V_we0;
    sc_signal< sc_lv<14> > prediction_V_d0;
    sc_signal< sc_lv<14> > prediction_V_q0;
    sc_signal< sc_logic > grp_conv_2_fu_862_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_862_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_862_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_862_ap_ready;
    sc_signal< sc_lv<8> > grp_conv_2_fu_862_input_0_0_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_0_0_V_ce0;
    sc_signal< sc_lv<8> > grp_conv_2_fu_862_input_0_0_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_0_0_V_ce1;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_0_1_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_0_1_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_0_1_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_0_1_V_ce1;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_0_2_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_0_2_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_0_2_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_0_2_V_ce1;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_1_0_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_1_0_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_1_0_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_1_0_V_ce1;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_1_1_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_1_1_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_1_1_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_1_1_V_ce1;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_1_2_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_1_2_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_1_2_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_1_2_V_ce1;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_2_0_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_2_0_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_2_0_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_2_0_V_ce1;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_2_1_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_2_1_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_2_1_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_2_1_V_ce1;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_2_2_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_2_2_V_ce0;
    sc_signal< sc_lv<7> > grp_conv_2_fu_862_input_2_2_V_address1;
    sc_signal< sc_logic > grp_conv_2_fu_862_input_2_2_V_ce1;
    sc_signal< sc_lv<11> > grp_conv_2_fu_862_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_2_fu_862_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_862_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_2_fu_862_conv_out_V_d0;
    sc_signal< sc_logic > grp_conv_1_fu_986_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_986_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_986_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_986_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_1_fu_986_input_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_986_input_V_ce0;
    sc_signal< sc_lv<12> > grp_conv_1_fu_986_conv_out_V_address0;
    sc_signal< sc_logic > grp_conv_1_fu_986_conv_out_V_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_986_conv_out_V_we0;
    sc_signal< sc_lv<14> > grp_conv_1_fu_986_conv_out_V_d0;
    sc_signal< sc_logic > grp_soft_max_fu_996_ap_start;
    sc_signal< sc_logic > grp_soft_max_fu_996_ap_done;
    sc_signal< sc_logic > grp_soft_max_fu_996_ap_idle;
    sc_signal< sc_logic > grp_soft_max_fu_996_ap_ready;
    sc_signal< sc_lv<4> > grp_soft_max_fu_996_dense_array_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_996_dense_array_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_996_dense_array_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_996_dense_array_V_d0;
    sc_signal< sc_lv<4> > grp_soft_max_fu_996_prediction_V_address0;
    sc_signal< sc_logic > grp_soft_max_fu_996_prediction_V_ce0;
    sc_signal< sc_logic > grp_soft_max_fu_996_prediction_V_we0;
    sc_signal< sc_lv<14> > grp_soft_max_fu_996_prediction_V_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_ap_ready;
    sc_signal< sc_lv<12> > grp_max_pool_1_fu_1008_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_conv_out_V_ce0;
    sc_signal< sc_lv<8> > grp_max_pool_1_fu_1008_max_pool_out_0_0_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_0_0_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_0_0_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_1008_max_pool_out_0_0_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_1008_max_pool_out_0_1_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_0_1_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_0_1_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_1008_max_pool_out_0_1_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_1008_max_pool_out_0_2_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_0_2_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_0_2_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_1008_max_pool_out_0_2_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_1008_max_pool_out_1_0_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_1_0_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_1_0_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_1008_max_pool_out_1_0_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_1008_max_pool_out_1_1_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_1_1_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_1_1_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_1008_max_pool_out_1_1_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_1008_max_pool_out_1_2_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_1_2_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_1_2_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_1008_max_pool_out_1_2_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_1008_max_pool_out_2_0_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_2_0_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_2_0_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_1008_max_pool_out_2_0_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_1008_max_pool_out_2_1_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_2_1_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_2_1_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_1008_max_pool_out_2_1_V_d0;
    sc_signal< sc_lv<7> > grp_max_pool_1_fu_1008_max_pool_out_2_2_V_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_2_2_V_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_max_pool_out_2_2_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_1_fu_1008_max_pool_out_2_2_V_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1022_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_1022_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_1022_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_1022_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_1022_conv_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1022_conv_out_V_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_2_fu_1022_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1022_max_pool_out_V_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_1022_max_pool_out_V_we0;
    sc_signal< sc_lv<14> > grp_max_pool_2_fu_1022_max_pool_out_V_d0;
    sc_signal< sc_logic > grp_flat_fu_1028_ap_start;
    sc_signal< sc_logic > grp_flat_fu_1028_ap_done;
    sc_signal< sc_logic > grp_flat_fu_1028_ap_idle;
    sc_signal< sc_logic > grp_flat_fu_1028_ap_ready;
    sc_signal< sc_lv<9> > grp_flat_fu_1028_max_pool_out_V_address0;
    sc_signal< sc_logic > grp_flat_fu_1028_max_pool_out_V_ce0;
    sc_signal< sc_lv<9> > grp_flat_fu_1028_flat_array_V_address0;
    sc_signal< sc_logic > grp_flat_fu_1028_flat_array_V_ce0;
    sc_signal< sc_logic > grp_flat_fu_1028_flat_array_V_we0;
    sc_signal< sc_lv<14> > grp_flat_fu_1028_flat_array_V_d0;
    sc_signal< sc_lv<10> > ix_in_0_reg_694;
    sc_signal< sc_lv<5> > i_0_reg_706;
    sc_signal< sc_lv<10> > ix_in_1_reg_717;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<5> > j_0_reg_727;
    sc_signal< sc_lv<6> > i_0_i_reg_738;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<14> > p_Val2_22_reg_749;
    sc_signal< sc_lv<9> > j_0_i_reg_761;
    sc_signal< sc_lv<15> > phi_mul_reg_772;
    sc_signal< sc_lv<5> > i_0_i20_reg_783;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<14> > p_Val2_25_reg_794;
    sc_signal< sc_lv<6> > j_0_i25_reg_806;
    sc_signal< sc_lv<4> > d_0_i_reg_817;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<14> > p_Val2_31_reg_828;
    sc_signal< sc_lv<5> > f_0_i_reg_840;
    sc_signal< sc_lv<4> > i24_0_reg_851;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > grp_conv_2_fu_862_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_conv_1_fu_986_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_soft_max_fu_996_ap_start_reg;
    sc_signal< sc_logic > grp_max_pool_1_fu_1008_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_max_pool_2_fu_1022_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_flat_fu_1028_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_lv<64> > zext_ln27_fu_1107_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_1401_p1;
    sc_signal< sc_lv<64> > zext_ln1117_fu_1453_p1;
    sc_signal< sc_lv<64> > zext_ln14_2_fu_1437_p1;
    sc_signal< sc_lv<64> > sext_ln1117_fu_1596_p1;
    sc_signal< sc_lv<64> > zext_ln14_3_fu_1556_p1;
    sc_signal< sc_lv<64> > zext_ln1116_4_fu_1739_p1;
    sc_signal< sc_lv<64> > zext_ln48_1_fu_1699_p1;
    sc_signal< sc_lv<13> > select_ln19_fu_1515_p3;
    sc_signal< sc_lv<13> > select_ln19_1_fu_1658_p3;
    sc_signal< sc_lv<14> > add_ln703_3_fu_1773_p2;
    sc_signal< sc_lv<10> > tmp_s_fu_1056_p3;
    sc_signal< sc_lv<7> > tmp_124_fu_1068_p3;
    sc_signal< sc_lv<11> > zext_ln203_fu_1064_p1;
    sc_signal< sc_lv<11> > zext_ln203_20_fu_1076_p1;
    sc_signal< sc_lv<11> > zext_ln203_21_fu_1098_p1;
    sc_signal< sc_lv<64> > grp_fu_1034_p1;
    sc_signal< sc_lv<64> > ireg_V_fu_1118_p1;
    sc_signal< sc_lv<11> > exp_tmp_V_fu_1134_p4;
    sc_signal< sc_lv<52> > trunc_ln565_fu_1148_p1;
    sc_signal< sc_lv<53> > tmp_fu_1152_p3;
    sc_signal< sc_lv<54> > p_Result_30_fu_1160_p1;
    sc_signal< sc_lv<1> > p_Result_29_fu_1126_p3;
    sc_signal< sc_lv<54> > man_V_1_fu_1164_p2;
    sc_signal< sc_lv<63> > trunc_ln556_fu_1122_p1;
    sc_signal< sc_lv<12> > zext_ln461_fu_1144_p1;
    sc_signal< sc_lv<12> > F2_fu_1184_p2;
    sc_signal< sc_lv<1> > icmp_ln581_fu_1190_p2;
    sc_signal< sc_lv<12> > add_ln581_fu_1196_p2;
    sc_signal< sc_lv<12> > sub_ln581_fu_1202_p2;
    sc_signal< sc_lv<12> > sh_amt_fu_1208_p3;
    sc_signal< sc_lv<54> > man_V_2_fu_1170_p3;
    sc_signal< sc_lv<32> > sext_ln581_fu_1216_p1;
    sc_signal< sc_lv<54> > zext_ln586_fu_1242_p1;
    sc_signal< sc_lv<54> > ashr_ln586_fu_1246_p2;
    sc_signal< sc_lv<32> > bitcast_ln696_fu_1256_p1;
    sc_signal< sc_lv<1> > tmp_131_fu_1259_p3;
    sc_signal< sc_lv<14> > trunc_ln583_fu_1226_p1;
    sc_signal< sc_lv<14> > sext_ln581cast_fu_1275_p1;
    sc_signal< sc_lv<1> > icmp_ln571_fu_1178_p2;
    sc_signal< sc_lv<1> > icmp_ln582_fu_1220_p2;
    sc_signal< sc_lv<1> > xor_ln571_fu_1285_p2;
    sc_signal< sc_lv<1> > or_ln582_fu_1297_p2;
    sc_signal< sc_lv<1> > xor_ln582_fu_1303_p2;
    sc_signal< sc_lv<1> > icmp_ln585_fu_1230_p2;
    sc_signal< sc_lv<1> > and_ln581_fu_1309_p2;
    sc_signal< sc_lv<1> > xor_ln585_fu_1315_p2;
    sc_signal< sc_lv<1> > or_ln581_fu_1333_p2;
    sc_signal< sc_lv<1> > icmp_ln603_fu_1236_p2;
    sc_signal< sc_lv<1> > xor_ln581_fu_1339_p2;
    sc_signal< sc_lv<1> > and_ln603_fu_1345_p2;
    sc_signal< sc_lv<14> > shl_ln604_fu_1279_p2;
    sc_signal< sc_lv<14> > trunc_ln586_fu_1252_p1;
    sc_signal< sc_lv<1> > and_ln585_1_fu_1327_p2;
    sc_signal< sc_lv<1> > and_ln585_fu_1321_p2;
    sc_signal< sc_lv<14> > select_ln588_fu_1267_p3;
    sc_signal< sc_lv<1> > and_ln582_fu_1291_p2;
    sc_signal< sc_lv<1> > or_ln603_fu_1359_p2;
    sc_signal< sc_lv<14> > select_ln603_fu_1351_p3;
    sc_signal< sc_lv<14> > select_ln603_1_fu_1365_p3;
    sc_signal< sc_lv<1> > or_ln603_1_fu_1373_p2;
    sc_signal< sc_lv<1> > or_ln603_2_fu_1387_p2;
    sc_signal< sc_lv<14> > select_ln603_2_fu_1379_p3;
    sc_signal< sc_lv<15> > add_ln1117_fu_1448_p2;
    sc_signal< sc_lv<22> > grp_fu_2088_p3;
    sc_signal< sc_lv<6> > sext_ln1265_fu_1483_p0;
    sc_signal< sc_lv<6> > sext_ln703_fu_1491_p0;
    sc_signal< sc_lv<14> > sext_ln1265_fu_1483_p1;
    sc_signal< sc_lv<13> > sext_ln703_fu_1491_p1;
    sc_signal< sc_lv<13> > trunc_ln703_fu_1487_p1;
    sc_signal< sc_lv<14> > add_ln703_fu_1495_p2;
    sc_signal< sc_lv<1> > tmp_132_fu_1507_p3;
    sc_signal< sc_lv<13> > add_ln203_fu_1501_p2;
    sc_signal< sc_lv<11> > tmp_125_fu_1561_p3;
    sc_signal< sc_lv<7> > tmp_126_fu_1573_p3;
    sc_signal< sc_lv<12> > zext_ln1117_126_fu_1569_p1;
    sc_signal< sc_lv<12> > zext_ln1117_127_fu_1581_p1;
    sc_signal< sc_lv<12> > sub_ln1117_fu_1585_p2;
    sc_signal< sc_lv<12> > add_ln1117_93_fu_1591_p2;
    sc_signal< sc_lv<22> > grp_fu_2097_p3;
    sc_signal< sc_lv<9> > sext_ln1265_2_fu_1626_p0;
    sc_signal< sc_lv<9> > sext_ln703_2_fu_1634_p0;
    sc_signal< sc_lv<14> > sext_ln1265_2_fu_1626_p1;
    sc_signal< sc_lv<13> > sext_ln703_2_fu_1634_p1;
    sc_signal< sc_lv<13> > trunc_ln703_1_fu_1630_p1;
    sc_signal< sc_lv<14> > add_ln703_2_fu_1638_p2;
    sc_signal< sc_lv<1> > tmp_133_fu_1650_p3;
    sc_signal< sc_lv<13> > add_ln203_1_fu_1644_p2;
    sc_signal< sc_lv<8> > tmp_127_fu_1704_p3;
    sc_signal< sc_lv<6> > tmp_128_fu_1716_p3;
    sc_signal< sc_lv<9> > zext_ln1116_3_fu_1724_p1;
    sc_signal< sc_lv<9> > zext_ln1116_fu_1712_p1;
    sc_signal< sc_lv<9> > add_ln1116_fu_1728_p2;
    sc_signal< sc_lv<9> > add_ln1116_2_fu_1734_p2;
    sc_signal< sc_lv<22> > grp_fu_2106_p3;
    sc_signal< sc_lv<14> > sext_ln1265_3_fu_1769_p1;
    sc_signal< sc_lv<14> > tmp_V_fu_1811_p2;
    sc_signal< sc_lv<14> > p_Result_13_fu_1825_p4;
    sc_signal< sc_lv<32> > p_Result_32_fu_1835_p3;
    sc_signal< sc_lv<32> > l_fu_1843_p3;
    sc_signal< sc_lv<32> > lsb_index_fu_1861_p2;
    sc_signal< sc_lv<31> > tmp_135_fu_1867_p4;
    sc_signal< sc_lv<4> > trunc_ln947_fu_1883_p1;
    sc_signal< sc_lv<4> > sub_ln947_fu_1887_p2;
    sc_signal< sc_lv<14> > zext_ln947_fu_1893_p1;
    sc_signal< sc_lv<14> > lshr_ln947_fu_1897_p2;
    sc_signal< sc_lv<14> > p_Result_s_fu_1903_p2;
    sc_signal< sc_lv<1> > icmp_ln947_fu_1877_p2;
    sc_signal< sc_lv<1> > icmp_ln947_1_fu_1909_p2;
    sc_signal< sc_lv<1> > tmp_136_fu_1921_p3;
    sc_signal< sc_lv<14> > trunc_ln944_fu_1857_p1;
    sc_signal< sc_lv<14> > add_ln949_fu_1935_p2;
    sc_signal< sc_lv<1> > p_Result_27_fu_1941_p3;
    sc_signal< sc_lv<1> > xor_ln949_fu_1929_p2;
    sc_signal< sc_lv<1> > and_ln949_fu_1949_p2;
    sc_signal< sc_lv<1> > a_fu_1915_p2;
    sc_signal< sc_lv<1> > or_ln949_fu_1955_p2;
    sc_signal< sc_lv<32> > m_fu_1979_p1;
    sc_signal< sc_lv<32> > add_ln958_fu_1982_p2;
    sc_signal< sc_lv<32> > sub_ln958_fu_1993_p2;
    sc_signal< sc_lv<32> > lshr_ln958_fu_1987_p2;
    sc_signal< sc_lv<32> > shl_ln958_fu_1998_p2;
    sc_signal< sc_lv<32> > m_7_fu_2004_p3;
    sc_signal< sc_lv<32> > m_8_fu_2011_p2;
    sc_signal< sc_lv<31> > m_s_fu_2016_p4;
    sc_signal< sc_lv<1> > tmp_137_fu_2030_p3;
    sc_signal< sc_lv<8> > select_ln964_fu_2038_p3;
    sc_signal< sc_lv<8> > sub_ln964_fu_2046_p2;
    sc_signal< sc_lv<8> > add_ln964_fu_2051_p2;
    sc_signal< sc_lv<32> > m_11_fu_2026_p1;
    sc_signal< sc_lv<9> > tmp_9_fu_2057_p3;
    sc_signal< sc_lv<32> > p_Result_33_fu_2064_p5;
    sc_signal< sc_lv<32> > bitcast_ln739_fu_2076_p1;
    sc_signal< sc_lv<22> > grp_fu_2088_p2;
    sc_signal< sc_lv<13> > grp_fu_2097_p1;
    sc_signal< sc_lv<22> > grp_fu_2097_p2;
    sc_signal< sc_lv<13> > grp_fu_2106_p0;
    sc_signal< sc_lv<22> > grp_fu_2106_p2;
    sc_signal< sc_lv<32> > ap_NS_fsm;
    sc_signal< sc_lv<22> > grp_fu_2097_p10;
    sc_signal< sc_lv<22> > grp_fu_2106_p00;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<32> ap_ST_fsm_state1;
    static const sc_lv<32> ap_ST_fsm_state2;
    static const sc_lv<32> ap_ST_fsm_state3;
    static const sc_lv<32> ap_ST_fsm_state4;
    static const sc_lv<32> ap_ST_fsm_state5;
    static const sc_lv<32> ap_ST_fsm_state6;
    static const sc_lv<32> ap_ST_fsm_state7;
    static const sc_lv<32> ap_ST_fsm_state8;
    static const sc_lv<32> ap_ST_fsm_state9;
    static const sc_lv<32> ap_ST_fsm_state10;
    static const sc_lv<32> ap_ST_fsm_state11;
    static const sc_lv<32> ap_ST_fsm_state12;
    static const sc_lv<32> ap_ST_fsm_state13;
    static const sc_lv<32> ap_ST_fsm_state14;
    static const sc_lv<32> ap_ST_fsm_state15;
    static const sc_lv<32> ap_ST_fsm_state16;
    static const sc_lv<32> ap_ST_fsm_state17;
    static const sc_lv<32> ap_ST_fsm_state18;
    static const sc_lv<32> ap_ST_fsm_state19;
    static const sc_lv<32> ap_ST_fsm_state20;
    static const sc_lv<32> ap_ST_fsm_state21;
    static const sc_lv<32> ap_ST_fsm_state22;
    static const sc_lv<32> ap_ST_fsm_state23;
    static const sc_lv<32> ap_ST_fsm_state24;
    static const sc_lv<32> ap_ST_fsm_state25;
    static const sc_lv<32> ap_ST_fsm_state26;
    static const sc_lv<32> ap_ST_fsm_state27;
    static const sc_lv<32> ap_ST_fsm_state28;
    static const sc_lv<32> ap_ST_fsm_state29;
    static const sc_lv<32> ap_ST_fsm_state30;
    static const sc_lv<32> ap_ST_fsm_state31;
    static const sc_lv<32> ap_ST_fsm_state32;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<14> ap_const_lv14_0;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<15> ap_const_lv15_0;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<13> ap_const_lv13_0;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<32> ap_const_lv32_3F;
    static const sc_lv<32> ap_const_lv32_34;
    static const sc_lv<32> ap_const_lv32_3E;
    static const sc_lv<54> ap_const_lv54_0;
    static const sc_lv<63> ap_const_lv63_0;
    static const sc_lv<12> ap_const_lv12_433;
    static const sc_lv<12> ap_const_lv12_8;
    static const sc_lv<12> ap_const_lv12_FF8;
    static const sc_lv<12> ap_const_lv12_36;
    static const sc_lv<12> ap_const_lv12_E;
    static const sc_lv<14> ap_const_lv14_3FFF;
    static const sc_lv<6> ap_const_lv6_32;
    static const sc_lv<6> ap_const_lv6_1;
    static const sc_lv<9> ap_const_lv9_190;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<15> ap_const_lv15_32;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<5> ap_const_lv5_1E;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<18> ap_const_lv18_3FFFF;
    static const sc_lv<32> ap_const_lv32_FFFFFFE8;
    static const sc_lv<31> ap_const_lv31_0;
    static const sc_lv<4> ap_const_lv4_7;
    static const sc_lv<14> ap_const_lv14_3FE8;
    static const sc_lv<32> ap_const_lv32_FFFFFFE7;
    static const sc_lv<8> ap_const_lv8_7F;
    static const sc_lv<8> ap_const_lv8_7E;
    static const sc_lv<8> ap_const_lv8_6;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_F2_fu_1184_p2();
    void thread_a_fu_1915_p2();
    void thread_add_ln1116_2_fu_1734_p2();
    void thread_add_ln1116_fu_1728_p2();
    void thread_add_ln1117_93_fu_1591_p2();
    void thread_add_ln1117_94_fu_1442_p2();
    void thread_add_ln1117_fu_1448_p2();
    void thread_add_ln203_11_fu_1102_p2();
    void thread_add_ln203_1_fu_1644_p2();
    void thread_add_ln203_fu_1501_p2();
    void thread_add_ln28_fu_1112_p2();
    void thread_add_ln581_fu_1196_p2();
    void thread_add_ln703_2_fu_1638_p2();
    void thread_add_ln703_3_fu_1773_p2();
    void thread_add_ln703_fu_1495_p2();
    void thread_add_ln949_fu_1935_p2();
    void thread_add_ln958_fu_1982_p2();
    void thread_add_ln964_fu_2051_p2();
    void thread_and_ln581_fu_1309_p2();
    void thread_and_ln582_fu_1291_p2();
    void thread_and_ln585_1_fu_1327_p2();
    void thread_and_ln585_fu_1321_p2();
    void thread_and_ln603_fu_1345_p2();
    void thread_and_ln949_fu_1949_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ashr_ln586_fu_1246_p2();
    void thread_bitcast_ln696_fu_1256_p1();
    void thread_bitcast_ln739_fu_2076_p1();
    void thread_cnn_input_address0();
    void thread_cnn_input_ce0();
    void thread_conv_1_input_V_address0();
    void thread_conv_1_input_V_ce0();
    void thread_conv_1_input_V_we0();
    void thread_conv_1_out_V_address0();
    void thread_conv_1_out_V_ce0();
    void thread_conv_1_out_V_d0();
    void thread_conv_1_out_V_we0();
    void thread_conv_2_out_V_address0();
    void thread_conv_2_out_V_ce0();
    void thread_conv_2_out_V_d0();
    void thread_conv_2_out_V_we0();
    void thread_d_fu_1673_p2();
    void thread_dense_1_bias_V_address0();
    void thread_dense_1_bias_V_ce0();
    void thread_dense_1_out_V_address0();
    void thread_dense_1_out_V_ce0();
    void thread_dense_1_out_V_d0();
    void thread_dense_1_out_V_we0();
    void thread_dense_1_weights_V_address0();
    void thread_dense_1_weights_V_ce0();
    void thread_dense_2_bias_V_address0();
    void thread_dense_2_bias_V_ce0();
    void thread_dense_2_out_V_address0();
    void thread_dense_2_out_V_ce0();
    void thread_dense_2_out_V_d0();
    void thread_dense_2_out_V_we0();
    void thread_dense_2_weights_V_address0();
    void thread_dense_2_weights_V_ce0();
    void thread_dense_array_V_address0();
    void thread_dense_array_V_ce0();
    void thread_dense_array_V_d0();
    void thread_dense_array_V_we0();
    void thread_dense_out_bias_V_address0();
    void thread_dense_out_bias_V_ce0();
    void thread_dense_out_weights_V_address0();
    void thread_dense_out_weights_V_ce0();
    void thread_exp_tmp_V_fu_1134_p4();
    void thread_f_fu_1693_p2();
    void thread_flat_array_V_address0();
    void thread_flat_array_V_ce0();
    void thread_flat_array_V_d0();
    void thread_flat_array_V_we0();
    void thread_grp_conv_1_fu_986_ap_start();
    void thread_grp_conv_2_fu_862_ap_start();
    void thread_grp_flat_fu_1028_ap_start();
    void thread_grp_fu_2088_p2();
    void thread_grp_fu_2097_p1();
    void thread_grp_fu_2097_p10();
    void thread_grp_fu_2097_p2();
    void thread_grp_fu_2106_p0();
    void thread_grp_fu_2106_p00();
    void thread_grp_fu_2106_p2();
    void thread_grp_max_pool_1_fu_1008_ap_start();
    void thread_grp_max_pool_2_fu_1022_ap_start();
    void thread_grp_soft_max_fu_996_ap_start();
    void thread_i_1_fu_1411_p2();
    void thread_i_2_fu_1530_p2();
    void thread_i_3_fu_1786_p2();
    void thread_i_fu_1044_p2();
    void thread_icmp_ln13_1_fu_1544_p2();
    void thread_icmp_ln13_fu_1425_p2();
    void thread_icmp_ln23_fu_1038_p2();
    void thread_icmp_ln25_fu_1086_p2();
    void thread_icmp_ln41_fu_1667_p2();
    void thread_icmp_ln46_fu_1687_p2();
    void thread_icmp_ln571_fu_1178_p2();
    void thread_icmp_ln581_fu_1190_p2();
    void thread_icmp_ln582_fu_1220_p2();
    void thread_icmp_ln585_fu_1230_p2();
    void thread_icmp_ln603_fu_1236_p2();
    void thread_icmp_ln69_fu_1780_p2();
    void thread_icmp_ln935_fu_1797_p2();
    void thread_icmp_ln947_1_fu_1909_p2();
    void thread_icmp_ln947_fu_1877_p2();
    void thread_icmp_ln958_fu_1969_p2();
    void thread_icmp_ln9_1_fu_1524_p2();
    void thread_icmp_ln9_fu_1405_p2();
    void thread_ireg_V_fu_1118_p1();
    void thread_ix_in_fu_1050_p2();
    void thread_j_1_fu_1431_p2();
    void thread_j_2_fu_1550_p2();
    void thread_j_fu_1092_p2();
    void thread_l_fu_1843_p3();
    void thread_lsb_index_fu_1861_p2();
    void thread_lshr_ln947_fu_1897_p2();
    void thread_lshr_ln958_fu_1987_p2();
    void thread_m_11_fu_2026_p1();
    void thread_m_7_fu_2004_p3();
    void thread_m_8_fu_2011_p2();
    void thread_m_fu_1979_p1();
    void thread_m_s_fu_2016_p4();
    void thread_man_V_1_fu_1164_p2();
    void thread_man_V_2_fu_1170_p3();
    void thread_max_pool_1_out_0_0_address0();
    void thread_max_pool_1_out_0_0_ce0();
    void thread_max_pool_1_out_0_0_ce1();
    void thread_max_pool_1_out_0_0_d0();
    void thread_max_pool_1_out_0_0_we0();
    void thread_max_pool_1_out_0_1_address0();
    void thread_max_pool_1_out_0_1_ce0();
    void thread_max_pool_1_out_0_1_ce1();
    void thread_max_pool_1_out_0_1_we0();
    void thread_max_pool_1_out_0_2_address0();
    void thread_max_pool_1_out_0_2_ce0();
    void thread_max_pool_1_out_0_2_ce1();
    void thread_max_pool_1_out_0_2_we0();
    void thread_max_pool_1_out_1_0_address0();
    void thread_max_pool_1_out_1_0_ce0();
    void thread_max_pool_1_out_1_0_ce1();
    void thread_max_pool_1_out_1_0_we0();
    void thread_max_pool_1_out_1_1_address0();
    void thread_max_pool_1_out_1_1_ce0();
    void thread_max_pool_1_out_1_1_ce1();
    void thread_max_pool_1_out_1_1_we0();
    void thread_max_pool_1_out_1_2_address0();
    void thread_max_pool_1_out_1_2_ce0();
    void thread_max_pool_1_out_1_2_ce1();
    void thread_max_pool_1_out_1_2_we0();
    void thread_max_pool_1_out_2_0_address0();
    void thread_max_pool_1_out_2_0_ce0();
    void thread_max_pool_1_out_2_0_ce1();
    void thread_max_pool_1_out_2_0_we0();
    void thread_max_pool_1_out_2_1_address0();
    void thread_max_pool_1_out_2_1_ce0();
    void thread_max_pool_1_out_2_1_ce1();
    void thread_max_pool_1_out_2_1_we0();
    void thread_max_pool_1_out_2_2_address0();
    void thread_max_pool_1_out_2_2_ce0();
    void thread_max_pool_1_out_2_2_ce1();
    void thread_max_pool_1_out_2_2_we0();
    void thread_max_pool_2_out_V_address0();
    void thread_max_pool_2_out_V_ce0();
    void thread_max_pool_2_out_V_d0();
    void thread_max_pool_2_out_V_we0();
    void thread_or_ln581_fu_1333_p2();
    void thread_or_ln582_fu_1297_p2();
    void thread_or_ln603_1_fu_1373_p2();
    void thread_or_ln603_2_fu_1387_p2();
    void thread_or_ln603_fu_1359_p2();
    void thread_or_ln949_fu_1955_p2();
    void thread_or_ln_fu_1961_p3();
    void thread_p_Result_13_fu_1825_p4();
    void thread_p_Result_27_fu_1941_p3();
    void thread_p_Result_29_fu_1126_p3();
    void thread_p_Result_30_fu_1160_p1();
    void thread_p_Result_31_fu_1803_p3();
    void thread_p_Result_32_fu_1835_p3();
    void thread_p_Result_33_fu_2064_p5();
    void thread_p_Result_s_fu_1903_p2();
    void thread_prediction_V_address0();
    void thread_prediction_V_ce0();
    void thread_prediction_V_d0();
    void thread_prediction_V_we0();
    void thread_prediction_output_address0();
    void thread_prediction_output_ce0();
    void thread_prediction_output_d0();
    void thread_prediction_output_we0();
    void thread_select_ln19_1_fu_1658_p3();
    void thread_select_ln19_fu_1515_p3();
    void thread_select_ln588_fu_1267_p3();
    void thread_select_ln603_1_fu_1365_p3();
    void thread_select_ln603_2_fu_1379_p3();
    void thread_select_ln603_3_fu_1393_p3();
    void thread_select_ln603_fu_1351_p3();
    void thread_select_ln964_fu_2038_p3();
    void thread_sext_ln1117_fu_1596_p1();
    void thread_sext_ln1265_2_fu_1626_p0();
    void thread_sext_ln1265_2_fu_1626_p1();
    void thread_sext_ln1265_3_fu_1769_p1();
    void thread_sext_ln1265_fu_1483_p0();
    void thread_sext_ln1265_fu_1483_p1();
    void thread_sext_ln203_fu_1401_p1();
    void thread_sext_ln581_fu_1216_p1();
    void thread_sext_ln581cast_fu_1275_p1();
    void thread_sext_ln703_2_fu_1634_p0();
    void thread_sext_ln703_2_fu_1634_p1();
    void thread_sext_ln703_fu_1491_p0();
    void thread_sext_ln703_fu_1491_p1();
    void thread_sh_amt_fu_1208_p3();
    void thread_shl_ln604_fu_1279_p2();
    void thread_shl_ln958_fu_1998_p2();
    void thread_sub_ln1117_fu_1585_p2();
    void thread_sub_ln203_fu_1080_p2();
    void thread_sub_ln581_fu_1202_p2();
    void thread_sub_ln944_fu_1851_p2();
    void thread_sub_ln947_fu_1887_p2();
    void thread_sub_ln958_fu_1993_p2();
    void thread_sub_ln964_fu_2046_p2();
    void thread_tmp_124_fu_1068_p3();
    void thread_tmp_125_fu_1561_p3();
    void thread_tmp_126_fu_1573_p3();
    void thread_tmp_127_fu_1704_p3();
    void thread_tmp_128_fu_1716_p3();
    void thread_tmp_131_fu_1259_p3();
    void thread_tmp_132_fu_1507_p3();
    void thread_tmp_133_fu_1650_p3();
    void thread_tmp_135_fu_1867_p4();
    void thread_tmp_136_fu_1921_p3();
    void thread_tmp_137_fu_2030_p3();
    void thread_tmp_9_fu_2057_p3();
    void thread_tmp_V_9_fu_1817_p3();
    void thread_tmp_V_fu_1811_p2();
    void thread_tmp_fu_1152_p3();
    void thread_tmp_s_fu_1056_p3();
    void thread_trunc_ln556_fu_1122_p1();
    void thread_trunc_ln565_fu_1148_p1();
    void thread_trunc_ln583_fu_1226_p1();
    void thread_trunc_ln586_fu_1252_p1();
    void thread_trunc_ln703_1_fu_1630_p1();
    void thread_trunc_ln703_fu_1487_p1();
    void thread_trunc_ln943_fu_1975_p1();
    void thread_trunc_ln944_fu_1857_p1();
    void thread_trunc_ln947_fu_1883_p1();
    void thread_xor_ln571_fu_1285_p2();
    void thread_xor_ln581_fu_1339_p2();
    void thread_xor_ln582_fu_1303_p2();
    void thread_xor_ln585_fu_1315_p2();
    void thread_xor_ln949_fu_1929_p2();
    void thread_zext_ln1116_3_fu_1724_p1();
    void thread_zext_ln1116_4_fu_1739_p1();
    void thread_zext_ln1116_fu_1712_p1();
    void thread_zext_ln1117_126_fu_1569_p1();
    void thread_zext_ln1117_127_fu_1581_p1();
    void thread_zext_ln1117_fu_1453_p1();
    void thread_zext_ln13_4_fu_1540_p1();
    void thread_zext_ln13_fu_1421_p1();
    void thread_zext_ln14_1_fu_1536_p1();
    void thread_zext_ln14_2_fu_1437_p1();
    void thread_zext_ln14_3_fu_1556_p1();
    void thread_zext_ln14_fu_1417_p1();
    void thread_zext_ln203_20_fu_1076_p1();
    void thread_zext_ln203_21_fu_1098_p1();
    void thread_zext_ln203_fu_1064_p1();
    void thread_zext_ln27_fu_1107_p1();
    void thread_zext_ln461_fu_1144_p1();
    void thread_zext_ln46_fu_1683_p1();
    void thread_zext_ln48_1_fu_1699_p1();
    void thread_zext_ln48_fu_1679_p1();
    void thread_zext_ln586_fu_1242_p1();
    void thread_zext_ln70_fu_1792_p1();
    void thread_zext_ln947_fu_1893_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
