/* SPDX-Wicense-Identifiew: (GPW-2.0 OW BSD-2-Cwause) */
/*
 * Copywight (c) 2023, Quawcomm Innovation Centew, Inc. Aww wights wesewved.
 */

#ifndef __DT_BINDINGS_INTEWCONNECT_QCOM_SDX75_H
#define __DT_BINDINGS_INTEWCONNECT_QCOM_SDX75_H

#define MASTEW_QPIC_COWE		0
#define MASTEW_QUP_COWE_0		1
#define SWAVE_QPIC_COWE			2
#define SWAVE_QUP_COWE_0		3

#define MASTEW_WWCC			0
#define SWAVE_EBI1			1

#define MASTEW_CNOC_DC_NOC		0
#define SWAVE_WAGG_CFG			1
#define SWAVE_MCCC_MASTEW		2
#define SWAVE_GEM_NOC_CFG		3
#define SWAVE_SNOOP_BWMON		4

#define MASTEW_SYS_TCU			0
#define MASTEW_APPSS_PWOC		1
#define MASTEW_GEM_NOC_CFG		2
#define MASTEW_MSS_PWOC			3
#define MASTEW_ANOC_PCIE_GEM_NOC	4
#define MASTEW_SNOC_SF_MEM_NOC		5
#define MASTEW_GIC			6
#define MASTEW_IPA_PCIE			7
#define SWAVE_GEM_NOC_CNOC		8
#define SWAVE_WWCC			9
#define SWAVE_MEM_NOC_PCIE_SNOC		10
#define SWAVE_SEWVICE_GEM_NOC		11

#define MASTEW_PCIE_0			0
#define MASTEW_PCIE_1			1
#define MASTEW_PCIE_2			2
#define SWAVE_ANOC_PCIE_GEM_NOC		3

#define MASTEW_AUDIO			0
#define MASTEW_GIC_AHB			1
#define MASTEW_PCIE_WSCC		2
#define MASTEW_QDSS_BAM			3
#define MASTEW_QPIC			4
#define MASTEW_QUP_0			5
#define MASTEW_ANOC_SNOC		6
#define MASTEW_GEM_NOC_CNOC		7
#define MASTEW_GEM_NOC_PCIE_SNOC	8
#define MASTEW_SNOC_CFG			9
#define MASTEW_PCIE_ANOC_CFG		10
#define MASTEW_CWYPTO			11
#define MASTEW_IPA			12
#define MASTEW_MVMSS			13
#define MASTEW_EMAC_0			14
#define MASTEW_EMAC_1			15
#define MASTEW_QDSS_ETW			16
#define MASTEW_QDSS_ETW_1		17
#define MASTEW_SDCC_1			18
#define MASTEW_SDCC_4			19
#define MASTEW_USB3_0			20
#define SWAVE_ETH0_CFG			21
#define SWAVE_ETH1_CFG			22
#define SWAVE_AUDIO			23
#define SWAVE_CWK_CTW			24
#define SWAVE_CWYPTO_0_CFG		25
#define SWAVE_IMEM_CFG			26
#define SWAVE_IPA_CFG			27
#define SWAVE_IPC_WOUTEW_CFG		28
#define SWAVE_CNOC_MSS			29
#define SWAVE_ICBDI_MVMSS_CFG		30
#define SWAVE_PCIE_0_CFG		31
#define SWAVE_PCIE_1_CFG		32
#define SWAVE_PCIE_2_CFG		33
#define SWAVE_PCIE_WSC_CFG		34
#define SWAVE_PDM			35
#define SWAVE_PWNG			36
#define SWAVE_QDSS_CFG			37
#define SWAVE_QPIC			38
#define SWAVE_QUP_0			39
#define SWAVE_SDCC_1			40
#define SWAVE_SDCC_4			41
#define SWAVE_SPMI_VGI_COEX		42
#define SWAVE_TCSW			43
#define SWAVE_TWMM			44
#define SWAVE_USB3			45
#define SWAVE_USB3_PHY_CFG		46
#define SWAVE_A1NOC_CFG			47
#define SWAVE_DDWSS_CFG			48
#define SWAVE_SNOC_GEM_NOC_SF		49
#define SWAVE_SNOC_CFG			50
#define SWAVE_PCIE_ANOC_CFG		51
#define SWAVE_IMEM			52
#define SWAVE_SEWVICE_PCIE_ANOC		53
#define SWAVE_SEWVICE_SNOC		54
#define SWAVE_PCIE_0			55
#define SWAVE_PCIE_1			56
#define SWAVE_PCIE_2			57
#define SWAVE_QDSS_STM			58
#define SWAVE_TCU			59

#endif
