

================================================================
== Vitis HLS Report for 'sha256'
================================================================
* Date:           Sun Jun 20 22:50:06 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        sha256
* Solution:       optimize_3 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.643 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      153|      153|  1.530 us|  1.530 us|  154|  154|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- convert_to_words   |       16|       16|         1|          1|          1|    16|       yes|
        |- create_schedule    |       48|       48|         2|          1|          1|    48|       yes|
        |- compression        |       65|       65|         2|          1|          1|    64|       yes|
        |- convert_endianess  |       16|       16|         4|          4|          1|     4|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     1162|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        9|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|      242|    -|
|Register             |        -|     -|      416|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        9|     0|      416|     1404|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    | Memory| Module| BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |k_U    |k      |        1|  0|   0|    0|    64|   32|     1|         2048|
    |m_U    |m      |        8|  0|   0|    0|    64|   32|     1|         2048|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+
    |Total  |       |        9|  0|   0|    0|   128|   64|     2|         4096|
    +-------+-------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+-----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT | Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+-----+------------+------------+
    |a_2_fu_1007_p2           |         +|   0|  0|   32|          32|          32|
    |add_ln20_fu_454_p2       |         +|   0|  0|   12|           5|           1|
    |add_ln23_fu_477_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln24_1_fu_498_p2     |         +|   0|  0|   13|           6|           4|
    |add_ln24_2_fu_509_p2     |         +|   0|  0|   13|           6|           5|
    |add_ln24_3_fu_520_p2     |         +|   0|  0|   13|           6|           6|
    |add_ln24_4_fu_676_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln24_5_fu_682_p2     |         +|   0|  0|   39|          32|          32|
    |add_ln24_6_fu_688_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln24_fu_487_p2       |         +|   0|  0|   13|           6|           3|
    |add_ln37_fu_695_p2       |         +|   0|  0|   14|           7|           1|
    |add_ln38_1_fu_875_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln38_2_fu_881_p2     |         +|   0|  0|   32|          32|          32|
    |add_ln38_fu_869_p2       |         +|   0|  0|   32|          32|          32|
    |add_ln47_fu_1001_p2      |         +|   0|  0|   32|          32|          32|
    |add_ln52_fu_1018_p2      |         +|   0|  0|   39|          32|          32|
    |add_ln66_fu_1023_p2      |         +|   0|  0|   10|           3|           1|
    |add_ln72_fu_1120_p2      |         +|   0|  0|   12|           5|           5|
    |e_fu_995_p2              |         +|   0|  0|   39|          32|          32|
    |t1_fu_887_p2             |         +|   0|  0|   32|          32|          32|
    |sub_ln67_fu_1047_p2      |         -|   0|  0|   12|           5|           5|
    |and_ln38_1_fu_857_p2     |       and|   0|  0|   32|          32|          32|
    |and_ln38_fu_845_p2       |       and|   0|  0|   32|          32|          32|
    |and_ln39_1_fu_983_p2     |       and|   0|  0|   32|          32|          32|
    |and_ln39_fu_977_p2       |       and|   0|  0|   32|          32|          32|
    |icmp_ln20_fu_460_p2      |      icmp|   0|  0|   10|           5|           6|
    |icmp_ln23_fu_471_p2      |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln37_fu_701_p2      |      icmp|   0|  0|   11|           7|           8|
    |icmp_ln66_fu_1029_p2     |      icmp|   0|  0|    9|           3|           4|
    |lshr_ln67_fu_1057_p2     |      lshr|   0|  0|  100|          32|          32|
    |ap_enable_pp1            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_pp2            |       xor|   0|  0|    2|           1|           2|
    |ap_enable_reg_pp1_iter1  |       xor|   0|  0|    2|           2|           1|
    |xor_ln24_1_fu_600_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln24_2_fu_664_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln24_3_fu_670_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln24_fu_594_p2       |       xor|   0|  0|   32|          32|          32|
    |xor_ln38_1_fu_839_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln38_2_fu_851_p2     |       xor|   0|  0|   32|          32|           2|
    |xor_ln38_3_fu_863_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln38_fu_833_p2       |       xor|   0|  0|   32|          32|          32|
    |xor_ln39_1_fu_965_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln39_2_fu_971_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln39_3_fu_989_p2     |       xor|   0|  0|   32|          32|          32|
    |xor_ln39_fu_959_p2       |       xor|   0|  0|   32|          32|          32|
    |xor_ln68_fu_1066_p2      |       xor|   0|  0|    4|           3|           4|
    +-------------------------+----------+----+---+-----+------------+------------+
    |Total                    |          |   0|  0| 1162|         981|         933|
    +-------------------------+----------+----+---+-----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |a_3_reg_420                   |   9|          2|   32|         64|
    |ap_NS_fsm                     |  65|         13|    1|         13|
    |ap_enable_reg_pp1_iter1       |  14|          3|    1|          3|
    |ap_enable_reg_pp2_iter1       |   9|          2|    1|          2|
    |ap_phi_mux_i_1_phi_fu_401_p4  |   9|          2|    7|         14|
    |hash_address0                 |  26|          5|    5|         25|
    |hash_address1                 |  26|          5|    5|         25|
    |hash_d1                       |  14|          3|    8|         24|
    |i_1_reg_397                   |   9|          2|    7|         14|
    |i_2_reg_409                   |   9|          2|    7|         14|
    |i_reg_386                     |   9|          2|    5|         10|
    |m_address0                    |  20|          4|    6|         24|
    |m_d0                          |  14|          3|   32|         96|
    |r_reg_430                     |   9|          2|    3|          6|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         | 242|         50|  120|        334|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |a_3_reg_420              |  32|   0|   32|          0|
    |a_reg_1232               |  32|   0|   32|          0|
    |add_ln23_reg_1164        |   7|   0|    7|          0|
    |add_ln52_reg_1262        |  32|   0|   32|          0|
    |add_ln66_reg_1267        |   3|   0|    3|          0|
    |ap_CS_fsm                |  12|   0|   12|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp2_iter1  |   1|   0|    1|          0|
    |c_fu_204                 |  32|   0|   32|          0|
    |d_1_fu_200               |  32|   0|   32|          0|
    |d_fu_196                 |  32|   0|   32|          0|
    |f_fu_192                 |  32|   0|   32|          0|
    |g_fu_188                 |  32|   0|   32|          0|
    |h_1_fu_184               |  32|   0|   32|          0|
    |h_fu_180                 |  32|   0|   32|          0|
    |i_1_reg_397              |   7|   0|    7|          0|
    |i_2_reg_409              |   7|   0|    7|          0|
    |i_reg_386                |   5|   0|    5|          0|
    |icmp_ln23_reg_1160       |   1|   0|    1|          0|
    |icmp_ln37_reg_1243       |   1|   0|    1|          0|
    |or_ln22_1_reg_1147       |  32|   0|   32|          0|
    |or_ln3_reg_1286          |   3|   0|    4|          1|
    |r_reg_430                |   3|   0|    3|          0|
    |trunc_ln67_1_reg_1275    |   8|   0|    8|          0|
    |xor_ln68_reg_1280        |   3|   0|    3|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 416|   0|  417|          1|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |   in|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_rst             |   in|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_start           |   in|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_done            |  out|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_idle            |  out|    1|  ap_ctrl_hs|        sha256|  return value|
|ap_ready           |  out|    1|  ap_ctrl_hs|        sha256|  return value|
|stateREG_i         |   in|   32|     ap_ovld|      stateREG|       pointer|
|stateREG_o         |  out|   32|     ap_ovld|      stateREG|       pointer|
|stateREG_o_ap_vld  |  out|    1|     ap_ovld|      stateREG|       pointer|
|data               |   in|    8|     ap_none|          data|       pointer|
|hash_address0      |  out|    5|   ap_memory|          hash|         array|
|hash_ce0           |  out|    1|   ap_memory|          hash|         array|
|hash_we0           |  out|    1|   ap_memory|          hash|         array|
|hash_d0            |  out|    8|   ap_memory|          hash|         array|
|hash_address1      |  out|    5|   ap_memory|          hash|         array|
|hash_ce1           |  out|    1|   ap_memory|          hash|         array|
|hash_we1           |  out|    1|   ap_memory|          hash|         array|
|hash_d1            |  out|    8|   ap_memory|          hash|         array|
+-------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1
  * Pipeline-1: initiation interval (II) = 1, depth = 2
  * Pipeline-2: initiation interval (II) = 1, depth = 2
  * Pipeline-3: initiation interval (II) = 4, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 4
  Pipeline-0 : II = 1, D = 1, States = { 2 }
  Pipeline-1 : II = 1, D = 2, States = { 4 5 }
  Pipeline-2 : II = 1, D = 2, States = { 7 8 }
  Pipeline-3 : II = 4, D = 4, States = { 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 2 
3 --> 4 
4 --> 6 5 
5 --> 4 
6 --> 7 
7 --> 8 
8 --> 9 7 
9 --> 10 
10 --> 14 11 
11 --> 12 
12 --> 13 
13 --> 10 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln0 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_2"   --->   Operation 15 'spectopmodule' 'spectopmodule_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %stateREG"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %stateREG, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %data"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %data, void @empty, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %hash, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i8 %hash"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.29ns)   --->   "%m = alloca i64 1" [sha256.cpp:18]   --->   Operation 22 'alloca' 'm' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%data_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %data" [sha256.cpp:22]   --->   Operation 23 'read' 'data_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%or_ln22_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8, i8 %data_read, i8 %data_read, i8 %data_read, i8 %data_read" [sha256.cpp:22]   --->   Operation 24 'bitconcatenate' 'or_ln22_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.46ns)   --->   "%br_ln20 = br void" [sha256.cpp:20]   --->   Operation 25 'br' 'br_ln20' <Predicate = true> <Delay = 0.46>

State 2 <SV = 1> <Delay = 2.01>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i5 %add_ln20, void %.split6, i5 0, void" [sha256.cpp:20]   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.82ns)   --->   "%add_ln20 = add i5 %i, i5 1" [sha256.cpp:20]   --->   Operation 27 'add' 'add_ln20' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.72ns)   --->   "%icmp_ln20 = icmp_eq  i5 %i, i5 16" [sha256.cpp:20]   --->   Operation 29 'icmp' 'icmp_ln20' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln20 = br i1 %icmp_ln20, void %.split6, void %.lr.ph.preheader" [sha256.cpp:20]   --->   Operation 31 'br' 'br_ln20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%i_cast = zext i5 %i" [sha256.cpp:20]   --->   Operation 32 'zext' 'i_cast' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_6" [sha256.cpp:18]   --->   Operation 33 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%m_addr = getelementptr i32 %m, i64 0, i64 %i_cast" [sha256.cpp:22]   --->   Operation 34 'getelementptr' 'm_addr' <Predicate = (!icmp_ln20)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.29ns)   --->   "%store_ln22 = store i32 %or_ln22_1, i6 %m_addr" [sha256.cpp:22]   --->   Operation 35 'store' 'store_ln22' <Predicate = (!icmp_ln20)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!icmp_ln20)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.46>
ST_3 : Operation 37 [1/1] (0.46ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 37 'br' 'br_ln0' <Predicate = true> <Delay = 0.46>

State 4 <SV = 3> <Delay = 2.13>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%i_1 = phi i7 %add_ln23, void %.split4, i7 16, void %.lr.ph.preheader" [sha256.cpp:23]   --->   Operation 38 'phi' 'i_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 39 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.71ns)   --->   "%icmp_ln23 = icmp_eq  i7 %i_1, i7 64" [sha256.cpp:23]   --->   Operation 40 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%empty_12 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 48, i64 48, i64 48"   --->   Operation 41 'speclooptripcount' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln23 = br i1 %icmp_ln23, void %.split4, void %._crit_edge" [sha256.cpp:23]   --->   Operation 42 'br' 'br_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.85ns)   --->   "%add_ln23 = add i7 %i_1, i7 1" [sha256.cpp:23]   --->   Operation 43 'add' 'add_ln23' <Predicate = (!icmp_ln23)> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%empty_13 = trunc i7 %i_1" [sha256.cpp:23]   --->   Operation 44 'trunc' 'empty_13' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.84ns)   --->   "%add_ln24 = add i6 %empty_13, i6 62" [sha256.cpp:24]   --->   Operation 45 'add' 'add_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%zext_ln24 = zext i6 %add_ln24" [sha256.cpp:24]   --->   Operation 46 'zext' 'zext_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%m_addr_1 = getelementptr i32 %m, i64 0, i64 %zext_ln24" [sha256.cpp:24]   --->   Operation 47 'getelementptr' 'm_addr_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 48 [2/2] (1.29ns)   --->   "%m_load = load i6 %m_addr_1" [sha256.cpp:24]   --->   Operation 48 'load' 'm_load' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 49 [1/1] (0.84ns)   --->   "%add_ln24_1 = add i6 %empty_13, i6 57" [sha256.cpp:24]   --->   Operation 49 'add' 'add_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln24_1 = zext i6 %add_ln24_1" [sha256.cpp:24]   --->   Operation 50 'zext' 'zext_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%m_addr_2 = getelementptr i32 %m, i64 0, i64 %zext_ln24_1" [sha256.cpp:24]   --->   Operation 51 'getelementptr' 'm_addr_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (1.29ns)   --->   "%m_load_1 = load i6 %m_addr_2" [sha256.cpp:24]   --->   Operation 52 'load' 'm_load_1' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 53 [1/1] (0.84ns)   --->   "%add_ln24_2 = add i6 %empty_13, i6 49" [sha256.cpp:24]   --->   Operation 53 'add' 'add_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln24_2 = zext i6 %add_ln24_2" [sha256.cpp:24]   --->   Operation 54 'zext' 'zext_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%m_addr_3 = getelementptr i32 %m, i64 0, i64 %zext_ln24_2" [sha256.cpp:24]   --->   Operation 55 'getelementptr' 'm_addr_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 56 [2/2] (1.29ns)   --->   "%m_load_2 = load i6 %m_addr_3" [sha256.cpp:24]   --->   Operation 56 'load' 'm_load_2' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_4 : Operation 57 [1/1] (0.84ns)   --->   "%add_ln24_3 = add i6 %empty_13, i6 48" [sha256.cpp:24]   --->   Operation 57 'add' 'add_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln24_3 = zext i6 %add_ln24_3" [sha256.cpp:24]   --->   Operation 58 'zext' 'zext_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%m_addr_4 = getelementptr i32 %m, i64 0, i64 %zext_ln24_3" [sha256.cpp:24]   --->   Operation 59 'getelementptr' 'm_addr_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_4 : Operation 60 [2/2] (1.29ns)   --->   "%m_load_3 = load i6 %m_addr_4" [sha256.cpp:24]   --->   Operation 60 'load' 'm_load_3' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 5 <SV = 4> <Delay = 4.64>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%i_1_cast15 = zext i7 %i_1" [sha256.cpp:23]   --->   Operation 61 'zext' 'i_1_cast15' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [sha256.cpp:18]   --->   Operation 62 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 63 [1/2] (1.29ns)   --->   "%m_load = load i6 %m_addr_1" [sha256.cpp:24]   --->   Operation 63 'load' 'm_load' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 64 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%lshr_ln = partselect i15 @_ssdm_op_PartSelect.i15.i32.i32.i32, i32 %m_load, i32 17, i32 31" [sha256.cpp:24]   --->   Operation 64 'partselect' 'lshr_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%trunc_ln24 = trunc i32 %m_load" [sha256.cpp:24]   --->   Operation 65 'trunc' 'trunc_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i17.i15, i17 %trunc_ln24, i15 %lshr_ln" [sha256.cpp:24]   --->   Operation 66 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%lshr_ln24_1 = partselect i13 @_ssdm_op_PartSelect.i13.i32.i32.i32, i32 %m_load, i32 19, i32 31" [sha256.cpp:24]   --->   Operation 67 'partselect' 'lshr_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%trunc_ln24_1 = trunc i32 %m_load" [sha256.cpp:24]   --->   Operation 68 'trunc' 'trunc_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%or_ln24_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i19.i13, i19 %trunc_ln24_1, i13 %lshr_ln24_1" [sha256.cpp:24]   --->   Operation 69 'bitconcatenate' 'or_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%lshr_ln24_2 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %m_load, i32 10, i32 31" [sha256.cpp:24]   --->   Operation 70 'partselect' 'lshr_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%zext_ln24_4 = zext i22 %lshr_ln24_2" [sha256.cpp:24]   --->   Operation 71 'zext' 'zext_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%xor_ln24 = xor i32 %zext_ln24_4, i32 %or_ln24_1" [sha256.cpp:24]   --->   Operation 72 'xor' 'xor_ln24' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%xor_ln24_1 = xor i32 %xor_ln24, i32 %or_ln" [sha256.cpp:24]   --->   Operation 73 'xor' 'xor_ln24_1' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 74 [1/2] (1.29ns)   --->   "%m_load_1 = load i6 %m_addr_2" [sha256.cpp:24]   --->   Operation 74 'load' 'm_load_1' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 75 [1/2] (1.29ns)   --->   "%m_load_2 = load i6 %m_addr_3" [sha256.cpp:24]   --->   Operation 75 'load' 'm_load_2' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 76 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%lshr_ln24_3 = partselect i25 @_ssdm_op_PartSelect.i25.i32.i32.i32, i32 %m_load_2, i32 7, i32 31" [sha256.cpp:24]   --->   Operation 76 'partselect' 'lshr_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%trunc_ln24_2 = trunc i32 %m_load_2" [sha256.cpp:24]   --->   Operation 77 'trunc' 'trunc_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%or_ln24_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i7.i25, i7 %trunc_ln24_2, i25 %lshr_ln24_3" [sha256.cpp:24]   --->   Operation 78 'bitconcatenate' 'or_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 79 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%lshr_ln24_4 = partselect i14 @_ssdm_op_PartSelect.i14.i32.i32.i32, i32 %m_load_2, i32 18, i32 31" [sha256.cpp:24]   --->   Operation 79 'partselect' 'lshr_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%trunc_ln24_3 = trunc i32 %m_load_2" [sha256.cpp:24]   --->   Operation 80 'trunc' 'trunc_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%or_ln24_3 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i18.i14, i18 %trunc_ln24_3, i14 %lshr_ln24_4" [sha256.cpp:24]   --->   Operation 81 'bitconcatenate' 'or_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%lshr_ln24_5 = partselect i29 @_ssdm_op_PartSelect.i29.i32.i32.i32, i32 %m_load_2, i32 3, i32 31" [sha256.cpp:24]   --->   Operation 82 'partselect' 'lshr_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%zext_ln24_5 = zext i29 %lshr_ln24_5" [sha256.cpp:24]   --->   Operation 83 'zext' 'zext_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%xor_ln24_2 = xor i32 %zext_ln24_5, i32 %or_ln24_3" [sha256.cpp:24]   --->   Operation 84 'xor' 'xor_ln24_2' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node add_ln24_5)   --->   "%xor_ln24_3 = xor i32 %xor_ln24_2, i32 %or_ln24_2" [sha256.cpp:24]   --->   Operation 85 'xor' 'xor_ln24_3' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/2] (1.29ns)   --->   "%m_load_3 = load i6 %m_addr_4" [sha256.cpp:24]   --->   Operation 86 'load' 'm_load_3' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln24_4 = add i32 %m_load_1, i32 %m_load_3" [sha256.cpp:24]   --->   Operation 87 'add' 'add_ln24_4' <Predicate = (!icmp_ln23)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 88 [1/1] (1.14ns) (out node of the LUT)   --->   "%add_ln24_5 = add i32 %xor_ln24_1, i32 %xor_ln24_3" [sha256.cpp:24]   --->   Operation 88 'add' 'add_ln24_5' <Predicate = (!icmp_ln23)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln24_6 = add i32 %add_ln24_5, i32 %add_ln24_4" [sha256.cpp:24]   --->   Operation 89 'add' 'add_ln24_6' <Predicate = (!icmp_ln23)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_5 : Operation 90 [1/1] (0.00ns)   --->   "%m_addr_5 = getelementptr i32 %m, i64 0, i64 %i_1_cast15" [sha256.cpp:24]   --->   Operation 90 'getelementptr' 'm_addr_5' <Predicate = (!icmp_ln23)> <Delay = 0.00>
ST_5 : Operation 91 [1/1] (1.29ns)   --->   "%store_ln24 = store i32 %add_ln24_6, i6 %m_addr_5" [sha256.cpp:24]   --->   Operation 91 'store' 'store_ln24' <Predicate = (!icmp_ln23)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_5 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 92 'br' 'br_ln0' <Predicate = (!icmp_ln23)> <Delay = 0.00>

State 6 <SV = 4> <Delay = 0.46>
ST_6 : Operation 93 [1/1] (0.00ns)   --->   "%h = alloca i32 1"   --->   Operation 93 'alloca' 'h' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 94 [1/1] (0.00ns)   --->   "%h_1 = alloca i32 1"   --->   Operation 94 'alloca' 'h_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 95 [1/1] (0.00ns)   --->   "%g = alloca i32 1"   --->   Operation 95 'alloca' 'g' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 96 [1/1] (0.00ns)   --->   "%f = alloca i32 1"   --->   Operation 96 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 97 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 97 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 98 [1/1] (0.00ns)   --->   "%d_1 = alloca i32 1"   --->   Operation 98 'alloca' 'd_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 99 [1/1] (0.00ns)   --->   "%c = alloca i32 1"   --->   Operation 99 'alloca' 'c' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 100 [1/1] (0.00ns)   --->   "%a = read i32 @_ssdm_op_Read.ap_auto.i32P0A, i32 %stateREG" [sha256.cpp:27]   --->   Operation 100 'read' 'a' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 101 [1/1] (0.46ns)   --->   "%br_ln37 = br void" [sha256.cpp:37]   --->   Operation 101 'br' 'br_ln37' <Predicate = true> <Delay = 0.46>

State 7 <SV = 5> <Delay = 1.29>
ST_7 : Operation 102 [1/1] (0.00ns)   --->   "%i_2 = phi i7 %add_ln37, void %.split2, i7 0, void %._crit_edge" [sha256.cpp:37]   --->   Operation 102 'phi' 'i_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 103 [1/1] (0.85ns)   --->   "%add_ln37 = add i7 %i_2, i7 1" [sha256.cpp:37]   --->   Operation 103 'add' 'add_ln37' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.71ns)   --->   "%icmp_ln37 = icmp_eq  i7 %i_2, i7 64" [sha256.cpp:37]   --->   Operation 104 'icmp' 'icmp_ln37' <Predicate = true> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln37 = br i1 %icmp_ln37, void %.split2, void" [sha256.cpp:37]   --->   Operation 105 'br' 'br_ln37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 106 [1/1] (0.00ns)   --->   "%i_2_cast = zext i7 %i_2" [sha256.cpp:37]   --->   Operation 106 'zext' 'i_2_cast' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%k_addr = getelementptr i32 %k, i64 0, i64 %i_2_cast" [sha256.cpp:38]   --->   Operation 107 'getelementptr' 'k_addr' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 108 [2/2] (1.29ns)   --->   "%k_load = load i6 %k_addr" [sha256.cpp:38]   --->   Operation 108 'load' 'k_load' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 109 [1/1] (0.00ns)   --->   "%m_addr_6 = getelementptr i32 %m, i64 0, i64 %i_2_cast" [sha256.cpp:38]   --->   Operation 109 'getelementptr' 'm_addr_6' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_7 : Operation 110 [2/2] (1.29ns)   --->   "%m_load_4 = load i6 %m_addr_6" [sha256.cpp:38]   --->   Operation 110 'load' 'm_load_4' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>

State 8 <SV = 6> <Delay = 3.34>
ST_8 : Operation 111 [1/1] (0.00ns)   --->   "%a_3 = phi i32 %a_2, void %.split2, i32 %a, void %._crit_edge"   --->   Operation 111 'phi' 'a_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 112 [1/1] (0.00ns)   --->   "%h_load = load i32 %h" [sha256.cpp:38]   --->   Operation 112 'load' 'h_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%h_1_load = load i32 %h_1" [sha256.cpp:38]   --->   Operation 113 'load' 'h_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%g_load = load i32 %g" [sha256.cpp:38]   --->   Operation 114 'load' 'g_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%f_load = load i32 %f"   --->   Operation 115 'load' 'f_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%d_load = load i32 %d" [sha256.cpp:43]   --->   Operation 116 'load' 'd_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%d_1_load = load i32 %d_1" [sha256.cpp:39]   --->   Operation 117 'load' 'd_1_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%c_load = load i32 %c" [sha256.cpp:39]   --->   Operation 118 'load' 'c_load' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 119 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (0.00ns)   --->   "%empty_14 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 120 'speclooptripcount' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %a_3, i32 %c" [sha256.cpp:37]   --->   Operation 121 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %c_load, i32 %d_1" [sha256.cpp:37]   --->   Operation 122 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %d_1_load, i32 %d" [sha256.cpp:37]   --->   Operation 123 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %f_load, i32 %g" [sha256.cpp:37]   --->   Operation 124 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %g_load, i32 %h_1" [sha256.cpp:37]   --->   Operation 125 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln37 = store i32 %h_1_load, i32 %h" [sha256.cpp:37]   --->   Operation 126 'store' 'store_ln37' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%f_load_1 = load i32 %f" [sha256.cpp:38]   --->   Operation 127 'load' 'f_load_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 128 [1/1] (0.00ns)   --->   "%specloopname_ln18 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [sha256.cpp:18]   --->   Operation 128 'specloopname' 'specloopname_ln18' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 129 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%lshr_ln1 = partselect i26 @_ssdm_op_PartSelect.i26.i32.i32.i32, i32 %f_load_1, i32 6, i32 31" [sha256.cpp:38]   --->   Operation 129 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%trunc_ln38 = trunc i32 %f_load_1" [sha256.cpp:38]   --->   Operation 130 'trunc' 'trunc_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%or_ln1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i6.i26, i6 %trunc_ln38, i26 %lshr_ln1" [sha256.cpp:38]   --->   Operation 131 'bitconcatenate' 'or_ln1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%lshr_ln38_1 = partselect i21 @_ssdm_op_PartSelect.i21.i32.i32.i32, i32 %f_load_1, i32 11, i32 31" [sha256.cpp:38]   --->   Operation 132 'partselect' 'lshr_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%trunc_ln38_1 = trunc i32 %f_load_1" [sha256.cpp:38]   --->   Operation 133 'trunc' 'trunc_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 134 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%or_ln38_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i11.i21, i11 %trunc_ln38_1, i21 %lshr_ln38_1" [sha256.cpp:38]   --->   Operation 134 'bitconcatenate' 'or_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 135 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%lshr_ln38_2 = partselect i7 @_ssdm_op_PartSelect.i7.i32.i32.i32, i32 %f_load_1, i32 25, i32 31" [sha256.cpp:38]   --->   Operation 135 'partselect' 'lshr_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%trunc_ln38_2 = trunc i32 %f_load_1" [sha256.cpp:38]   --->   Operation 136 'trunc' 'trunc_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%or_ln38_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i25.i7, i25 %trunc_ln38_2, i7 %lshr_ln38_2" [sha256.cpp:38]   --->   Operation 137 'bitconcatenate' 'or_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_1)   --->   "%xor_ln38 = xor i32 %or_ln1, i32 %or_ln38_1" [sha256.cpp:38]   --->   Operation 138 'xor' 'xor_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 139 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln38_1 = xor i32 %xor_ln38, i32 %or_ln38_2" [sha256.cpp:38]   --->   Operation 139 'xor' 'xor_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_3)   --->   "%and_ln38 = and i32 %g_load, i32 %f_load_1" [sha256.cpp:38]   --->   Operation 140 'and' 'and_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_3)   --->   "%xor_ln38_2 = xor i32 %f_load_1, i32 4294967295" [sha256.cpp:38]   --->   Operation 141 'xor' 'xor_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node xor_ln38_3)   --->   "%and_ln38_1 = and i32 %h_1_load, i32 %xor_ln38_2" [sha256.cpp:38]   --->   Operation 142 'and' 'and_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 143 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln38_3 = xor i32 %and_ln38_1, i32 %and_ln38" [sha256.cpp:38]   --->   Operation 143 'xor' 'xor_ln38_3' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 144 [1/2] (1.29ns)   --->   "%k_load = load i6 %k_addr" [sha256.cpp:38]   --->   Operation 144 'load' 'k_load' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "ROM">   --->   Core 101 'ROM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 145 [1/2] (1.29ns)   --->   "%m_load_4 = load i6 %m_addr_6" [sha256.cpp:38]   --->   Operation 145 'load' 'm_load_4' <Predicate = (!icmp_ln37)> <Delay = 1.29> <CoreInst = "RAM_1WnR">   --->   Core 84 'RAM_1WnR' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 17> <Width = 32> <Depth = 64> <RAM>
ST_8 : Operation 146 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38 = add i32 %k_load, i32 %m_load_4" [sha256.cpp:38]   --->   Operation 146 'add' 'add_ln38' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 147 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln38_1 = add i32 %xor_ln38_3, i32 %xor_ln38_1" [sha256.cpp:38]   --->   Operation 147 'add' 'add_ln38_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 148 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln38_2 = add i32 %add_ln38_1, i32 %h_load" [sha256.cpp:38]   --->   Operation 148 'add' 'add_ln38_2' <Predicate = (!icmp_ln37)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 149 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%t1 = add i32 %add_ln38_2, i32 %add_ln38" [sha256.cpp:38]   --->   Operation 149 'add' 't1' <Predicate = (!icmp_ln37)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%lshr_ln2 = partselect i30 @_ssdm_op_PartSelect.i30.i32.i32.i32, i32 %a_3, i32 2, i32 31" [sha256.cpp:39]   --->   Operation 150 'partselect' 'lshr_ln2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%trunc_ln39 = trunc i32 %a_3" [sha256.cpp:39]   --->   Operation 151 'trunc' 'trunc_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%or_ln2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i2.i30, i2 %trunc_ln39, i30 %lshr_ln2" [sha256.cpp:39]   --->   Operation 152 'bitconcatenate' 'or_ln2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%lshr_ln39_1 = partselect i19 @_ssdm_op_PartSelect.i19.i32.i32.i32, i32 %a_3, i32 13, i32 31" [sha256.cpp:39]   --->   Operation 153 'partselect' 'lshr_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%trunc_ln39_1 = trunc i32 %a_3" [sha256.cpp:39]   --->   Operation 154 'trunc' 'trunc_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%or_ln39_1 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i13.i19, i13 %trunc_ln39_1, i19 %lshr_ln39_1" [sha256.cpp:39]   --->   Operation 155 'bitconcatenate' 'or_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%lshr_ln39_2 = partselect i10 @_ssdm_op_PartSelect.i10.i32.i32.i32, i32 %a_3, i32 22, i32 31" [sha256.cpp:39]   --->   Operation 156 'partselect' 'lshr_ln39_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%trunc_ln39_2 = trunc i32 %a_3" [sha256.cpp:39]   --->   Operation 157 'trunc' 'trunc_ln39_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%or_ln39_2 = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i22.i10, i22 %trunc_ln39_2, i10 %lshr_ln39_2" [sha256.cpp:39]   --->   Operation 158 'bitconcatenate' 'or_ln39_2' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_1)   --->   "%xor_ln39 = xor i32 %or_ln2, i32 %or_ln39_1" [sha256.cpp:39]   --->   Operation 159 'xor' 'xor_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 160 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln39_1 = xor i32 %xor_ln39, i32 %or_ln39_2" [sha256.cpp:39]   --->   Operation 160 'xor' 'xor_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_3)   --->   "%xor_ln39_2 = xor i32 %d_1_load, i32 %c_load" [sha256.cpp:39]   --->   Operation 161 'xor' 'xor_ln39_2' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 162 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_3)   --->   "%and_ln39 = and i32 %xor_ln39_2, i32 %a_3" [sha256.cpp:39]   --->   Operation 162 'and' 'and_ln39' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node xor_ln39_3)   --->   "%and_ln39_1 = and i32 %d_1_load, i32 %c_load" [sha256.cpp:39]   --->   Operation 163 'and' 'and_ln39_1' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 164 [1/1] (0.28ns) (out node of the LUT)   --->   "%xor_ln39_3 = xor i32 %and_ln39, i32 %and_ln39_1" [sha256.cpp:39]   --->   Operation 164 'xor' 'xor_ln39_3' <Predicate = (!icmp_ln37)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 165 [1/1] (1.14ns)   --->   "%e = add i32 %t1, i32 %d_load" [sha256.cpp:43]   --->   Operation 165 'add' 'e' <Predicate = (!icmp_ln37)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln47 = add i32 %xor_ln39_1, i32 %t1" [sha256.cpp:47]   --->   Operation 166 'add' 'add_ln47' <Predicate = (!icmp_ln37)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 167 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%a_2 = add i32 %add_ln47, i32 %xor_ln39_3" [sha256.cpp:47]   --->   Operation 167 'add' 'a_2' <Predicate = (!icmp_ln37)> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.45> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync>
ST_8 : Operation 168 [1/1] (0.00ns)   --->   "%store_ln43 = store i32 %e, i32 %f" [sha256.cpp:43]   --->   Operation 168 'store' 'store_ln43' <Predicate = (!icmp_ln37)> <Delay = 0.00>
ST_8 : Operation 169 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 169 'br' 'br_ln0' <Predicate = (!icmp_ln37)> <Delay = 0.00>

State 9 <SV = 7> <Delay = 1.14>
ST_9 : Operation 170 [1/1] (1.14ns)   --->   "%add_ln52 = add i32 %a, i32 %a_3" [sha256.cpp:52]   --->   Operation 170 'add' 'add_ln52' <Predicate = true> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%write_ln59 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %stateREG, i32 0" [sha256.cpp:59]   --->   Operation 171 'write' 'write_ln59' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.46ns)   --->   "%br_ln66 = br void" [sha256.cpp:66]   --->   Operation 172 'br' 'br_ln66' <Predicate = true> <Delay = 0.46>

State 10 <SV = 8> <Delay = 2.10>
ST_10 : Operation 173 [1/1] (0.00ns)   --->   "%r = phi i3 %add_ln66, void %.split, i3 0, void" [sha256.cpp:66]   --->   Operation 173 'phi' 'r' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.71ns)   --->   "%add_ln66 = add i3 %r, i3 1" [sha256.cpp:66]   --->   Operation 174 'add' 'add_ln66' <Predicate = true> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 175 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 176 [1/1] (0.56ns)   --->   "%icmp_ln66 = icmp_eq  i3 %r, i3 4" [sha256.cpp:66]   --->   Operation 176 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.56> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%empty_15 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4"   --->   Operation 177 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 178 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %.split, void" [sha256.cpp:66]   --->   Operation 178 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%trunc_ln67 = trunc i3 %r" [sha256.cpp:67]   --->   Operation 179 'trunc' 'trunc_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 180 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln67, i3 0" [sha256.cpp:67]   --->   Operation 180 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 181 [1/1] (0.82ns)   --->   "%sub_ln67 = sub i5 24, i5 %shl_ln" [sha256.cpp:67]   --->   Operation 181 'sub' 'sub_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 182 [1/1] (0.00ns)   --->   "%zext_ln67 = zext i5 %sub_ln67" [sha256.cpp:67]   --->   Operation 182 'zext' 'zext_ln67' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 183 [1/1] (1.27ns)   --->   "%lshr_ln67 = lshr i32 %add_ln52, i32 %zext_ln67" [sha256.cpp:67]   --->   Operation 183 'lshr' 'lshr_ln67' <Predicate = (!icmp_ln66)> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln67_1 = trunc i32 %lshr_ln67" [sha256.cpp:67]   --->   Operation 184 'trunc' 'trunc_ln67_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 185 [1/1] (0.14ns)   --->   "%xor_ln68 = xor i3 %r, i3 4" [sha256.cpp:68]   --->   Operation 185 'xor' 'xor_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln68 = zext i3 %xor_ln68" [sha256.cpp:68]   --->   Operation 186 'zext' 'zext_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 187 [1/1] (0.00ns)   --->   "%hash_addr_1 = getelementptr i8 %hash, i64 0, i64 %zext_ln68" [sha256.cpp:68]   --->   Operation 187 'getelementptr' 'hash_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 188 [1/1] (0.73ns)   --->   "%store_ln68 = store i8 0, i5 %hash_addr_1" [sha256.cpp:68]   --->   Operation 188 'store' 'store_ln68' <Predicate = (!icmp_ln66)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_10 : Operation 189 [1/1] (0.00ns)   --->   "%or_ln3 = bitconcatenate i4 @_ssdm_op_BitConcatenate.i4.i1.i3, i1 1, i3 %r" [sha256.cpp:69]   --->   Operation 189 'bitconcatenate' 'or_ln3' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 190 [1/1] (0.00ns)   --->   "%zext_ln69 = zext i4 %or_ln3" [sha256.cpp:69]   --->   Operation 190 'zext' 'zext_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 191 [1/1] (0.00ns)   --->   "%hash_addr_2 = getelementptr i8 %hash, i64 0, i64 %zext_ln69" [sha256.cpp:69]   --->   Operation 191 'getelementptr' 'hash_addr_2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_10 : Operation 192 [1/1] (0.73ns)   --->   "%store_ln69 = store i8 0, i5 %hash_addr_2" [sha256.cpp:69]   --->   Operation 192 'store' 'store_ln69' <Predicate = (!icmp_ln66)> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 11 <SV = 9> <Delay = 0.73>
ST_11 : Operation 193 [1/1] (0.00ns)   --->   "%r_cast16 = zext i3 %r" [sha256.cpp:66]   --->   Operation 193 'zext' 'r_cast16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 194 [1/1] (0.00ns)   --->   "%hash_addr = getelementptr i8 %hash, i64 0, i64 %r_cast16" [sha256.cpp:67]   --->   Operation 194 'getelementptr' 'hash_addr' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 195 [1/1] (0.73ns)   --->   "%store_ln67 = store i8 %trunc_ln67_1, i5 %hash_addr" [sha256.cpp:67]   --->   Operation 195 'store' 'store_ln67' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_11 : Operation 196 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i3 %xor_ln68" [sha256.cpp:70]   --->   Operation 196 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 197 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i4 %sext_ln70" [sha256.cpp:70]   --->   Operation 197 'zext' 'zext_ln70' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 198 [1/1] (0.00ns)   --->   "%hash_addr_3 = getelementptr i8 %hash, i64 0, i64 %zext_ln70" [sha256.cpp:70]   --->   Operation 198 'getelementptr' 'hash_addr_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 199 [1/1] (0.73ns)   --->   "%store_ln70 = store i8 0, i5 %hash_addr_3" [sha256.cpp:70]   --->   Operation 199 'store' 'store_ln70' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 12 <SV = 10> <Delay = 1.55>
ST_12 : Operation 200 [1/1] (0.00ns)   --->   "%r_cast14 = zext i3 %r" [sha256.cpp:66]   --->   Operation 200 'zext' 'r_cast14' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 201 [1/1] (0.00ns)   --->   "%or_ln4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 2, i3 %r" [sha256.cpp:71]   --->   Operation 201 'bitconcatenate' 'or_ln4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 202 [1/1] (0.00ns)   --->   "%zext_ln71 = zext i5 %or_ln4" [sha256.cpp:71]   --->   Operation 202 'zext' 'zext_ln71' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 203 [1/1] (0.00ns)   --->   "%hash_addr_4 = getelementptr i8 %hash, i64 0, i64 %zext_ln71" [sha256.cpp:71]   --->   Operation 203 'getelementptr' 'hash_addr_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 204 [1/1] (0.73ns)   --->   "%store_ln71 = store i8 0, i5 %hash_addr_4" [sha256.cpp:71]   --->   Operation 204 'store' 'store_ln71' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_12 : Operation 205 [1/1] (0.82ns)   --->   "%add_ln72 = add i5 %r_cast14, i5 20" [sha256.cpp:72]   --->   Operation 205 'add' 'add_ln72' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln72 = zext i5 %add_ln72" [sha256.cpp:72]   --->   Operation 206 'zext' 'zext_ln72' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 207 [1/1] (0.00ns)   --->   "%hash_addr_5 = getelementptr i8 %hash, i64 0, i64 %zext_ln72" [sha256.cpp:72]   --->   Operation 207 'getelementptr' 'hash_addr_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 208 [1/1] (0.73ns)   --->   "%store_ln72 = store i8 0, i5 %hash_addr_5" [sha256.cpp:72]   --->   Operation 208 'store' 'store_ln72' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>

State 13 <SV = 11> <Delay = 0.73>
ST_13 : Operation 209 [1/1] (0.00ns)   --->   "%specloopname_ln61 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [sha256.cpp:61]   --->   Operation 209 'specloopname' 'specloopname_ln61' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 210 [1/1] (0.00ns)   --->   "%sext_ln73 = sext i4 %or_ln3" [sha256.cpp:73]   --->   Operation 210 'sext' 'sext_ln73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %sext_ln73" [sha256.cpp:73]   --->   Operation 211 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 212 [1/1] (0.00ns)   --->   "%hash_addr_6 = getelementptr i8 %hash, i64 0, i64 %zext_ln73" [sha256.cpp:73]   --->   Operation 212 'getelementptr' 'hash_addr_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 213 [1/1] (0.73ns)   --->   "%store_ln73 = store i8 0, i5 %hash_addr_6" [sha256.cpp:73]   --->   Operation 213 'store' 'store_ln73' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 214 [1/1] (0.00ns)   --->   "%sext_ln74 = sext i3 %xor_ln68" [sha256.cpp:74]   --->   Operation 214 'sext' 'sext_ln74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 215 [1/1] (0.00ns)   --->   "%zext_ln74 = zext i5 %sext_ln74" [sha256.cpp:74]   --->   Operation 215 'zext' 'zext_ln74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 216 [1/1] (0.00ns)   --->   "%hash_addr_7 = getelementptr i8 %hash, i64 0, i64 %zext_ln74" [sha256.cpp:74]   --->   Operation 216 'getelementptr' 'hash_addr_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 217 [1/1] (0.73ns)   --->   "%store_ln74 = store i8 0, i5 %hash_addr_7" [sha256.cpp:74]   --->   Operation 217 'store' 'store_ln74' <Predicate = true> <Delay = 0.73> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.73> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 32> <RAM>
ST_13 : Operation 218 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 218 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 14 <SV = 9> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns)   --->   "%ret_ln77 = ret" [sha256.cpp:77]   --->   Operation 219 'ret' 'ret_ln77' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ stateREG]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ data]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ hash]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ k]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln0 (spectopmodule    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specinterface_ln0 (specinterface    ) [ 000000000000000]
specbitsmap_ln0   (specbitsmap      ) [ 000000000000000]
m                 (alloca           ) [ 001111111000000]
data_read         (read             ) [ 000000000000000]
or_ln22_1         (bitconcatenate   ) [ 001000000000000]
br_ln20           (br               ) [ 011000000000000]
i                 (phi              ) [ 001000000000000]
add_ln20          (add              ) [ 011000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000]
icmp_ln20         (icmp             ) [ 001000000000000]
empty             (speclooptripcount) [ 000000000000000]
br_ln20           (br               ) [ 000000000000000]
i_cast            (zext             ) [ 000000000000000]
specloopname_ln18 (specloopname     ) [ 000000000000000]
m_addr            (getelementptr    ) [ 000000000000000]
store_ln22        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 011000000000000]
br_ln0            (br               ) [ 000111000000000]
i_1               (phi              ) [ 000011000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000]
icmp_ln23         (icmp             ) [ 000011000000000]
empty_12          (speclooptripcount) [ 000000000000000]
br_ln23           (br               ) [ 000000000000000]
add_ln23          (add              ) [ 000111000000000]
empty_13          (trunc            ) [ 000000000000000]
add_ln24          (add              ) [ 000000000000000]
zext_ln24         (zext             ) [ 000000000000000]
m_addr_1          (getelementptr    ) [ 000011000000000]
add_ln24_1        (add              ) [ 000000000000000]
zext_ln24_1       (zext             ) [ 000000000000000]
m_addr_2          (getelementptr    ) [ 000011000000000]
add_ln24_2        (add              ) [ 000000000000000]
zext_ln24_2       (zext             ) [ 000000000000000]
m_addr_3          (getelementptr    ) [ 000011000000000]
add_ln24_3        (add              ) [ 000000000000000]
zext_ln24_3       (zext             ) [ 000000000000000]
m_addr_4          (getelementptr    ) [ 000011000000000]
i_1_cast15        (zext             ) [ 000000000000000]
specloopname_ln18 (specloopname     ) [ 000000000000000]
m_load            (load             ) [ 000000000000000]
lshr_ln           (partselect       ) [ 000000000000000]
trunc_ln24        (trunc            ) [ 000000000000000]
or_ln             (bitconcatenate   ) [ 000000000000000]
lshr_ln24_1       (partselect       ) [ 000000000000000]
trunc_ln24_1      (trunc            ) [ 000000000000000]
or_ln24_1         (bitconcatenate   ) [ 000000000000000]
lshr_ln24_2       (partselect       ) [ 000000000000000]
zext_ln24_4       (zext             ) [ 000000000000000]
xor_ln24          (xor              ) [ 000000000000000]
xor_ln24_1        (xor              ) [ 000000000000000]
m_load_1          (load             ) [ 000000000000000]
m_load_2          (load             ) [ 000000000000000]
lshr_ln24_3       (partselect       ) [ 000000000000000]
trunc_ln24_2      (trunc            ) [ 000000000000000]
or_ln24_2         (bitconcatenate   ) [ 000000000000000]
lshr_ln24_4       (partselect       ) [ 000000000000000]
trunc_ln24_3      (trunc            ) [ 000000000000000]
or_ln24_3         (bitconcatenate   ) [ 000000000000000]
lshr_ln24_5       (partselect       ) [ 000000000000000]
zext_ln24_5       (zext             ) [ 000000000000000]
xor_ln24_2        (xor              ) [ 000000000000000]
xor_ln24_3        (xor              ) [ 000000000000000]
m_load_3          (load             ) [ 000000000000000]
add_ln24_4        (add              ) [ 000000000000000]
add_ln24_5        (add              ) [ 000000000000000]
add_ln24_6        (add              ) [ 000000000000000]
m_addr_5          (getelementptr    ) [ 000000000000000]
store_ln24        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000111000000000]
h                 (alloca           ) [ 000000011000000]
h_1               (alloca           ) [ 000000011000000]
g                 (alloca           ) [ 000000011000000]
f                 (alloca           ) [ 000000011000000]
d                 (alloca           ) [ 000000011000000]
d_1               (alloca           ) [ 000000011000000]
c                 (alloca           ) [ 000000011000000]
a                 (read             ) [ 000000111100000]
br_ln37           (br               ) [ 000000111000000]
i_2               (phi              ) [ 000000010000000]
add_ln37          (add              ) [ 000000111000000]
icmp_ln37         (icmp             ) [ 000000011000000]
br_ln37           (br               ) [ 000000000000000]
i_2_cast          (zext             ) [ 000000000000000]
k_addr            (getelementptr    ) [ 000000011000000]
m_addr_6          (getelementptr    ) [ 000000011000000]
a_3               (phi              ) [ 000000011100000]
h_load            (load             ) [ 000000000000000]
h_1_load          (load             ) [ 000000000000000]
g_load            (load             ) [ 000000000000000]
f_load            (load             ) [ 000000000000000]
d_load            (load             ) [ 000000000000000]
d_1_load          (load             ) [ 000000000000000]
c_load            (load             ) [ 000000000000000]
specpipeline_ln0  (specpipeline     ) [ 000000000000000]
empty_14          (speclooptripcount) [ 000000000000000]
store_ln37        (store            ) [ 000000000000000]
store_ln37        (store            ) [ 000000000000000]
store_ln37        (store            ) [ 000000000000000]
store_ln37        (store            ) [ 000000000000000]
store_ln37        (store            ) [ 000000000000000]
store_ln37        (store            ) [ 000000000000000]
f_load_1          (load             ) [ 000000000000000]
specloopname_ln18 (specloopname     ) [ 000000000000000]
lshr_ln1          (partselect       ) [ 000000000000000]
trunc_ln38        (trunc            ) [ 000000000000000]
or_ln1            (bitconcatenate   ) [ 000000000000000]
lshr_ln38_1       (partselect       ) [ 000000000000000]
trunc_ln38_1      (trunc            ) [ 000000000000000]
or_ln38_1         (bitconcatenate   ) [ 000000000000000]
lshr_ln38_2       (partselect       ) [ 000000000000000]
trunc_ln38_2      (trunc            ) [ 000000000000000]
or_ln38_2         (bitconcatenate   ) [ 000000000000000]
xor_ln38          (xor              ) [ 000000000000000]
xor_ln38_1        (xor              ) [ 000000000000000]
and_ln38          (and              ) [ 000000000000000]
xor_ln38_2        (xor              ) [ 000000000000000]
and_ln38_1        (and              ) [ 000000000000000]
xor_ln38_3        (xor              ) [ 000000000000000]
k_load            (load             ) [ 000000000000000]
m_load_4          (load             ) [ 000000000000000]
add_ln38          (add              ) [ 000000000000000]
add_ln38_1        (add              ) [ 000000000000000]
add_ln38_2        (add              ) [ 000000000000000]
t1                (add              ) [ 000000000000000]
lshr_ln2          (partselect       ) [ 000000000000000]
trunc_ln39        (trunc            ) [ 000000000000000]
or_ln2            (bitconcatenate   ) [ 000000000000000]
lshr_ln39_1       (partselect       ) [ 000000000000000]
trunc_ln39_1      (trunc            ) [ 000000000000000]
or_ln39_1         (bitconcatenate   ) [ 000000000000000]
lshr_ln39_2       (partselect       ) [ 000000000000000]
trunc_ln39_2      (trunc            ) [ 000000000000000]
or_ln39_2         (bitconcatenate   ) [ 000000000000000]
xor_ln39          (xor              ) [ 000000000000000]
xor_ln39_1        (xor              ) [ 000000000000000]
xor_ln39_2        (xor              ) [ 000000000000000]
and_ln39          (and              ) [ 000000000000000]
and_ln39_1        (and              ) [ 000000000000000]
xor_ln39_3        (xor              ) [ 000000000000000]
e                 (add              ) [ 000000000000000]
add_ln47          (add              ) [ 000000000000000]
a_2               (add              ) [ 000000111000000]
store_ln43        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000000111000000]
add_ln52          (add              ) [ 000000000011110]
write_ln59        (write            ) [ 000000000000000]
br_ln66           (br               ) [ 000000000111110]
r                 (phi              ) [ 000000000011100]
add_ln66          (add              ) [ 000000000111110]
specpipeline_ln0  (specpipeline     ) [ 000000000000000]
icmp_ln66         (icmp             ) [ 000000000011110]
empty_15          (speclooptripcount) [ 000000000000000]
br_ln66           (br               ) [ 000000000000000]
trunc_ln67        (trunc            ) [ 000000000000000]
shl_ln            (bitconcatenate   ) [ 000000000000000]
sub_ln67          (sub              ) [ 000000000000000]
zext_ln67         (zext             ) [ 000000000000000]
lshr_ln67         (lshr             ) [ 000000000000000]
trunc_ln67_1      (trunc            ) [ 000000000001000]
xor_ln68          (xor              ) [ 000000000001110]
zext_ln68         (zext             ) [ 000000000000000]
hash_addr_1       (getelementptr    ) [ 000000000000000]
store_ln68        (store            ) [ 000000000000000]
or_ln3            (bitconcatenate   ) [ 000000000001110]
zext_ln69         (zext             ) [ 000000000000000]
hash_addr_2       (getelementptr    ) [ 000000000000000]
store_ln69        (store            ) [ 000000000000000]
r_cast16          (zext             ) [ 000000000000000]
hash_addr         (getelementptr    ) [ 000000000000000]
store_ln67        (store            ) [ 000000000000000]
sext_ln70         (sext             ) [ 000000000000000]
zext_ln70         (zext             ) [ 000000000000000]
hash_addr_3       (getelementptr    ) [ 000000000000000]
store_ln70        (store            ) [ 000000000000000]
r_cast14          (zext             ) [ 000000000000000]
or_ln4            (bitconcatenate   ) [ 000000000000000]
zext_ln71         (zext             ) [ 000000000000000]
hash_addr_4       (getelementptr    ) [ 000000000000000]
store_ln71        (store            ) [ 000000000000000]
add_ln72          (add              ) [ 000000000000000]
zext_ln72         (zext             ) [ 000000000000000]
hash_addr_5       (getelementptr    ) [ 000000000000000]
store_ln72        (store            ) [ 000000000000000]
specloopname_ln61 (specloopname     ) [ 000000000000000]
sext_ln73         (sext             ) [ 000000000000000]
zext_ln73         (zext             ) [ 000000000000000]
hash_addr_6       (getelementptr    ) [ 000000000000000]
store_ln73        (store            ) [ 000000000000000]
sext_ln74         (sext             ) [ 000000000000000]
zext_ln74         (zext             ) [ 000000000000000]
hash_addr_7       (getelementptr    ) [ 000000000000000]
store_ln74        (store            ) [ 000000000000000]
br_ln0            (br               ) [ 000000000111110]
ret_ln77          (ret              ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="stateREG">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stateREG"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hash">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hash"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="k">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="k"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i8.i8.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i17.i15"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i19.i13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i25.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i7.i25"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i14.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i18.i14"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i29.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i26.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i6.i26"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i21.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i11.i21"/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i25.i7"/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i30.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i2.i30"/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i19.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i13.i19"/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i32.i22.i10"/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i2.i3"/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i4.i1.i3"/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="176" class="1004" name="m_alloca_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="1" slack="0"/>
<pin id="178" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="m/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="h_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="1" slack="0"/>
<pin id="182" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h/6 "/>
</bind>
</comp>

<comp id="184" class="1004" name="h_1_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="1" slack="0"/>
<pin id="186" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="h_1/6 "/>
</bind>
</comp>

<comp id="188" class="1004" name="g_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="g/6 "/>
</bind>
</comp>

<comp id="192" class="1004" name="f_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/6 "/>
</bind>
</comp>

<comp id="196" class="1004" name="d_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/6 "/>
</bind>
</comp>

<comp id="200" class="1004" name="d_1_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="0"/>
<pin id="202" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d_1/6 "/>
</bind>
</comp>

<comp id="204" class="1004" name="c_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="1" slack="0"/>
<pin id="206" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/6 "/>
</bind>
</comp>

<comp id="208" class="1004" name="data_read_read_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="0"/>
<pin id="210" dir="0" index="1" bw="8" slack="0"/>
<pin id="211" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_read/1 "/>
</bind>
</comp>

<comp id="214" class="1004" name="a_read_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="32" slack="0"/>
<pin id="216" dir="0" index="1" bw="32" slack="0"/>
<pin id="217" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="a/6 "/>
</bind>
</comp>

<comp id="220" class="1004" name="write_ln59_write_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="32" slack="0"/>
<pin id="223" dir="0" index="2" bw="1" slack="0"/>
<pin id="224" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln59/9 "/>
</bind>
</comp>

<comp id="228" class="1004" name="m_addr_gep_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="0" index="2" bw="5" slack="0"/>
<pin id="232" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="grp_access_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="6" slack="0"/>
<pin id="236" dir="0" index="1" bw="32" slack="0"/>
<pin id="237" dir="0" index="2" bw="0" slack="0"/>
<pin id="246" dir="0" index="4" bw="6" slack="2147483647"/>
<pin id="247" dir="0" index="5" bw="32" slack="0"/>
<pin id="248" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="250" dir="0" index="8" bw="6" slack="0"/>
<pin id="251" dir="0" index="9" bw="32" slack="2147483647"/>
<pin id="252" dir="0" index="10" bw="0" slack="0"/>
<pin id="254" dir="0" index="12" bw="6" slack="2147483647"/>
<pin id="255" dir="0" index="13" bw="32" slack="2147483647"/>
<pin id="256" dir="0" index="14" bw="0" slack="2147483647"/>
<pin id="258" dir="0" index="16" bw="6" slack="2147483647"/>
<pin id="259" dir="0" index="17" bw="32" slack="2147483647"/>
<pin id="260" dir="0" index="18" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="3" bw="32" slack="0"/>
<pin id="249" dir="1" index="7" bw="32" slack="0"/>
<pin id="253" dir="1" index="11" bw="32" slack="0"/>
<pin id="257" dir="1" index="15" bw="32" slack="0"/>
<pin id="261" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="load"/>
<opset="store_ln22/2 m_load/4 m_load_1/4 m_load_2/4 m_load_3/4 store_ln24/5 m_load_4/7 "/>
</bind>
</comp>

<comp id="240" class="1004" name="m_addr_1_gep_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="242" dir="0" index="1" bw="1" slack="0"/>
<pin id="243" dir="0" index="2" bw="6" slack="0"/>
<pin id="244" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_1/4 "/>
</bind>
</comp>

<comp id="263" class="1004" name="m_addr_2_gep_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="265" dir="0" index="1" bw="1" slack="0"/>
<pin id="266" dir="0" index="2" bw="6" slack="0"/>
<pin id="267" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_2/4 "/>
</bind>
</comp>

<comp id="270" class="1004" name="m_addr_3_gep_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="272" dir="0" index="1" bw="1" slack="0"/>
<pin id="273" dir="0" index="2" bw="6" slack="0"/>
<pin id="274" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_3/4 "/>
</bind>
</comp>

<comp id="277" class="1004" name="m_addr_4_gep_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="1" bw="1" slack="0"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_4/4 "/>
</bind>
</comp>

<comp id="284" class="1004" name="m_addr_5_gep_fu_284">
<pin_list>
<pin id="285" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="286" dir="0" index="1" bw="1" slack="0"/>
<pin id="287" dir="0" index="2" bw="7" slack="0"/>
<pin id="288" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_5/5 "/>
</bind>
</comp>

<comp id="291" class="1004" name="k_addr_gep_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="32" slack="0"/>
<pin id="293" dir="0" index="1" bw="1" slack="0"/>
<pin id="294" dir="0" index="2" bw="7" slack="0"/>
<pin id="295" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="k_addr/7 "/>
</bind>
</comp>

<comp id="298" class="1004" name="grp_access_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="6" slack="0"/>
<pin id="300" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="301" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="302" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="k_load/7 "/>
</bind>
</comp>

<comp id="304" class="1004" name="m_addr_6_gep_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="0" index="2" bw="7" slack="0"/>
<pin id="308" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr_6/7 "/>
</bind>
</comp>

<comp id="311" class="1004" name="hash_addr_1_gep_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="8" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="0" index="2" bw="3" slack="0"/>
<pin id="315" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_1/10 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="5" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="0" index="2" bw="0" slack="0"/>
<pin id="323" dir="0" index="4" bw="5" slack="0"/>
<pin id="324" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="325" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="8" slack="2147483647"/>
<pin id="326" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/10 store_ln69/10 store_ln67/11 store_ln70/11 store_ln71/12 store_ln72/12 store_ln73/13 store_ln74/13 "/>
</bind>
</comp>

<comp id="329" class="1004" name="hash_addr_2_gep_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="0"/>
<pin id="331" dir="0" index="1" bw="1" slack="0"/>
<pin id="332" dir="0" index="2" bw="4" slack="0"/>
<pin id="333" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_2/10 "/>
</bind>
</comp>

<comp id="338" class="1004" name="hash_addr_gep_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="8" slack="0"/>
<pin id="340" dir="0" index="1" bw="1" slack="0"/>
<pin id="341" dir="0" index="2" bw="3" slack="0"/>
<pin id="342" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr/11 "/>
</bind>
</comp>

<comp id="346" class="1004" name="hash_addr_3_gep_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="0" index="2" bw="4" slack="0"/>
<pin id="350" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_3/11 "/>
</bind>
</comp>

<comp id="354" class="1004" name="hash_addr_4_gep_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="8" slack="0"/>
<pin id="356" dir="0" index="1" bw="1" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_4/12 "/>
</bind>
</comp>

<comp id="362" class="1004" name="hash_addr_5_gep_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="8" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="5" slack="0"/>
<pin id="366" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_5/12 "/>
</bind>
</comp>

<comp id="370" class="1004" name="hash_addr_6_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="8" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="5" slack="0"/>
<pin id="374" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_6/13 "/>
</bind>
</comp>

<comp id="378" class="1004" name="hash_addr_7_gep_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="8" slack="0"/>
<pin id="380" dir="0" index="1" bw="1" slack="0"/>
<pin id="381" dir="0" index="2" bw="5" slack="0"/>
<pin id="382" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hash_addr_7/13 "/>
</bind>
</comp>

<comp id="386" class="1005" name="i_reg_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="5" slack="1"/>
<pin id="388" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="390" class="1004" name="i_phi_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="5" slack="0"/>
<pin id="392" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="393" dir="0" index="2" bw="1" slack="1"/>
<pin id="394" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="395" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="397" class="1005" name="i_1_reg_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="7" slack="1"/>
<pin id="399" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_1 (phireg) "/>
</bind>
</comp>

<comp id="401" class="1004" name="i_1_phi_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="7" slack="0"/>
<pin id="403" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="2" bw="6" slack="1"/>
<pin id="405" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="406" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_1/4 "/>
</bind>
</comp>

<comp id="409" class="1005" name="i_2_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="7" slack="1"/>
<pin id="411" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="i_2 (phireg) "/>
</bind>
</comp>

<comp id="413" class="1004" name="i_2_phi_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="7" slack="0"/>
<pin id="415" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="416" dir="0" index="2" bw="1" slack="1"/>
<pin id="417" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="418" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_2/7 "/>
</bind>
</comp>

<comp id="420" class="1005" name="a_3_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="32" slack="1"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="a_3 (phireg) "/>
</bind>
</comp>

<comp id="423" class="1004" name="a_3_phi_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="32" slack="0"/>
<pin id="425" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="426" dir="0" index="2" bw="32" slack="2"/>
<pin id="427" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="428" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="a_3/8 "/>
</bind>
</comp>

<comp id="430" class="1005" name="r_reg_430">
<pin_list>
<pin id="431" dir="0" index="0" bw="3" slack="1"/>
<pin id="432" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="r (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="r_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="3" slack="0"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="1" slack="1"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="r/10 "/>
</bind>
</comp>

<comp id="442" class="1004" name="or_ln22_1_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="32" slack="0"/>
<pin id="444" dir="0" index="1" bw="8" slack="0"/>
<pin id="445" dir="0" index="2" bw="8" slack="0"/>
<pin id="446" dir="0" index="3" bw="8" slack="0"/>
<pin id="447" dir="0" index="4" bw="8" slack="0"/>
<pin id="448" dir="1" index="5" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln22_1/1 "/>
</bind>
</comp>

<comp id="454" class="1004" name="add_ln20_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="5" slack="0"/>
<pin id="456" dir="0" index="1" bw="1" slack="0"/>
<pin id="457" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln20/2 "/>
</bind>
</comp>

<comp id="460" class="1004" name="icmp_ln20_fu_460">
<pin_list>
<pin id="461" dir="0" index="0" bw="5" slack="0"/>
<pin id="462" dir="0" index="1" bw="5" slack="0"/>
<pin id="463" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln20/2 "/>
</bind>
</comp>

<comp id="466" class="1004" name="i_cast_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="5" slack="0"/>
<pin id="468" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast/2 "/>
</bind>
</comp>

<comp id="471" class="1004" name="icmp_ln23_fu_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="7" slack="0"/>
<pin id="473" dir="0" index="1" bw="7" slack="0"/>
<pin id="474" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln23/4 "/>
</bind>
</comp>

<comp id="477" class="1004" name="add_ln23_fu_477">
<pin_list>
<pin id="478" dir="0" index="0" bw="7" slack="0"/>
<pin id="479" dir="0" index="1" bw="1" slack="0"/>
<pin id="480" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln23/4 "/>
</bind>
</comp>

<comp id="483" class="1004" name="empty_13_fu_483">
<pin_list>
<pin id="484" dir="0" index="0" bw="7" slack="0"/>
<pin id="485" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty_13/4 "/>
</bind>
</comp>

<comp id="487" class="1004" name="add_ln24_fu_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="6" slack="0"/>
<pin id="489" dir="0" index="1" bw="2" slack="0"/>
<pin id="490" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="zext_ln24_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="6" slack="0"/>
<pin id="495" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="add_ln24_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="6" slack="0"/>
<pin id="500" dir="0" index="1" bw="4" slack="0"/>
<pin id="501" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_1/4 "/>
</bind>
</comp>

<comp id="504" class="1004" name="zext_ln24_1_fu_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="6" slack="0"/>
<pin id="506" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_1/4 "/>
</bind>
</comp>

<comp id="509" class="1004" name="add_ln24_2_fu_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="6" slack="0"/>
<pin id="511" dir="0" index="1" bw="5" slack="0"/>
<pin id="512" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_2/4 "/>
</bind>
</comp>

<comp id="515" class="1004" name="zext_ln24_2_fu_515">
<pin_list>
<pin id="516" dir="0" index="0" bw="6" slack="0"/>
<pin id="517" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_2/4 "/>
</bind>
</comp>

<comp id="520" class="1004" name="add_ln24_3_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="6" slack="0"/>
<pin id="522" dir="0" index="1" bw="5" slack="0"/>
<pin id="523" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_3/4 "/>
</bind>
</comp>

<comp id="526" class="1004" name="zext_ln24_3_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="6" slack="0"/>
<pin id="528" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_3/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="i_1_cast15_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="7" slack="1"/>
<pin id="533" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_1_cast15/5 "/>
</bind>
</comp>

<comp id="536" class="1004" name="lshr_ln_fu_536">
<pin_list>
<pin id="537" dir="0" index="0" bw="15" slack="0"/>
<pin id="538" dir="0" index="1" bw="32" slack="0"/>
<pin id="539" dir="0" index="2" bw="6" slack="0"/>
<pin id="540" dir="0" index="3" bw="6" slack="0"/>
<pin id="541" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/5 "/>
</bind>
</comp>

<comp id="546" class="1004" name="trunc_ln24_fu_546">
<pin_list>
<pin id="547" dir="0" index="0" bw="32" slack="0"/>
<pin id="548" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24/5 "/>
</bind>
</comp>

<comp id="550" class="1004" name="or_ln_fu_550">
<pin_list>
<pin id="551" dir="0" index="0" bw="32" slack="0"/>
<pin id="552" dir="0" index="1" bw="17" slack="0"/>
<pin id="553" dir="0" index="2" bw="15" slack="0"/>
<pin id="554" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln/5 "/>
</bind>
</comp>

<comp id="558" class="1004" name="lshr_ln24_1_fu_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="13" slack="0"/>
<pin id="560" dir="0" index="1" bw="32" slack="0"/>
<pin id="561" dir="0" index="2" bw="6" slack="0"/>
<pin id="562" dir="0" index="3" bw="6" slack="0"/>
<pin id="563" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln24_1/5 "/>
</bind>
</comp>

<comp id="568" class="1004" name="trunc_ln24_1_fu_568">
<pin_list>
<pin id="569" dir="0" index="0" bw="32" slack="0"/>
<pin id="570" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_1/5 "/>
</bind>
</comp>

<comp id="572" class="1004" name="or_ln24_1_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="32" slack="0"/>
<pin id="574" dir="0" index="1" bw="19" slack="0"/>
<pin id="575" dir="0" index="2" bw="13" slack="0"/>
<pin id="576" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln24_1/5 "/>
</bind>
</comp>

<comp id="580" class="1004" name="lshr_ln24_2_fu_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="22" slack="0"/>
<pin id="582" dir="0" index="1" bw="32" slack="0"/>
<pin id="583" dir="0" index="2" bw="5" slack="0"/>
<pin id="584" dir="0" index="3" bw="6" slack="0"/>
<pin id="585" dir="1" index="4" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln24_2/5 "/>
</bind>
</comp>

<comp id="590" class="1004" name="zext_ln24_4_fu_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="22" slack="0"/>
<pin id="592" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_4/5 "/>
</bind>
</comp>

<comp id="594" class="1004" name="xor_ln24_fu_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="32" slack="0"/>
<pin id="596" dir="0" index="1" bw="32" slack="0"/>
<pin id="597" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24/5 "/>
</bind>
</comp>

<comp id="600" class="1004" name="xor_ln24_1_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="32" slack="0"/>
<pin id="602" dir="0" index="1" bw="32" slack="0"/>
<pin id="603" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_1/5 "/>
</bind>
</comp>

<comp id="606" class="1004" name="lshr_ln24_3_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="25" slack="0"/>
<pin id="608" dir="0" index="1" bw="32" slack="0"/>
<pin id="609" dir="0" index="2" bw="4" slack="0"/>
<pin id="610" dir="0" index="3" bw="6" slack="0"/>
<pin id="611" dir="1" index="4" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln24_3/5 "/>
</bind>
</comp>

<comp id="616" class="1004" name="trunc_ln24_2_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="32" slack="0"/>
<pin id="618" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_2/5 "/>
</bind>
</comp>

<comp id="620" class="1004" name="or_ln24_2_fu_620">
<pin_list>
<pin id="621" dir="0" index="0" bw="32" slack="0"/>
<pin id="622" dir="0" index="1" bw="7" slack="0"/>
<pin id="623" dir="0" index="2" bw="25" slack="0"/>
<pin id="624" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln24_2/5 "/>
</bind>
</comp>

<comp id="628" class="1004" name="lshr_ln24_4_fu_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="14" slack="0"/>
<pin id="630" dir="0" index="1" bw="32" slack="0"/>
<pin id="631" dir="0" index="2" bw="6" slack="0"/>
<pin id="632" dir="0" index="3" bw="6" slack="0"/>
<pin id="633" dir="1" index="4" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln24_4/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="trunc_ln24_3_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="32" slack="0"/>
<pin id="640" dir="1" index="1" bw="18" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln24_3/5 "/>
</bind>
</comp>

<comp id="642" class="1004" name="or_ln24_3_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="32" slack="0"/>
<pin id="644" dir="0" index="1" bw="18" slack="0"/>
<pin id="645" dir="0" index="2" bw="14" slack="0"/>
<pin id="646" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln24_3/5 "/>
</bind>
</comp>

<comp id="650" class="1004" name="lshr_ln24_5_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="29" slack="0"/>
<pin id="652" dir="0" index="1" bw="32" slack="0"/>
<pin id="653" dir="0" index="2" bw="3" slack="0"/>
<pin id="654" dir="0" index="3" bw="6" slack="0"/>
<pin id="655" dir="1" index="4" bw="29" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln24_5/5 "/>
</bind>
</comp>

<comp id="660" class="1004" name="zext_ln24_5_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="29" slack="0"/>
<pin id="662" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln24_5/5 "/>
</bind>
</comp>

<comp id="664" class="1004" name="xor_ln24_2_fu_664">
<pin_list>
<pin id="665" dir="0" index="0" bw="32" slack="0"/>
<pin id="666" dir="0" index="1" bw="32" slack="0"/>
<pin id="667" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_2/5 "/>
</bind>
</comp>

<comp id="670" class="1004" name="xor_ln24_3_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="32" slack="0"/>
<pin id="672" dir="0" index="1" bw="32" slack="0"/>
<pin id="673" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln24_3/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="add_ln24_4_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="32" slack="0"/>
<pin id="678" dir="0" index="1" bw="32" slack="0"/>
<pin id="679" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_4/5 "/>
</bind>
</comp>

<comp id="682" class="1004" name="add_ln24_5_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="32" slack="0"/>
<pin id="684" dir="0" index="1" bw="32" slack="0"/>
<pin id="685" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_5/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln24_6_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="32" slack="0"/>
<pin id="690" dir="0" index="1" bw="32" slack="0"/>
<pin id="691" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24_6/5 "/>
</bind>
</comp>

<comp id="695" class="1004" name="add_ln37_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="7" slack="0"/>
<pin id="697" dir="0" index="1" bw="1" slack="0"/>
<pin id="698" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln37/7 "/>
</bind>
</comp>

<comp id="701" class="1004" name="icmp_ln37_fu_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="7" slack="0"/>
<pin id="703" dir="0" index="1" bw="7" slack="0"/>
<pin id="704" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln37/7 "/>
</bind>
</comp>

<comp id="707" class="1004" name="i_2_cast_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="7" slack="0"/>
<pin id="709" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_2_cast/7 "/>
</bind>
</comp>

<comp id="713" class="1004" name="h_load_load_fu_713">
<pin_list>
<pin id="714" dir="0" index="0" bw="32" slack="2"/>
<pin id="715" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_load/8 "/>
</bind>
</comp>

<comp id="716" class="1004" name="h_1_load_load_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="32" slack="2"/>
<pin id="718" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="h_1_load/8 "/>
</bind>
</comp>

<comp id="719" class="1004" name="g_load_load_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="32" slack="2"/>
<pin id="721" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="g_load/8 "/>
</bind>
</comp>

<comp id="722" class="1004" name="f_load_load_fu_722">
<pin_list>
<pin id="723" dir="0" index="0" bw="32" slack="2"/>
<pin id="724" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load/8 "/>
</bind>
</comp>

<comp id="725" class="1004" name="d_load_load_fu_725">
<pin_list>
<pin id="726" dir="0" index="0" bw="32" slack="2"/>
<pin id="727" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_load/8 "/>
</bind>
</comp>

<comp id="728" class="1004" name="d_1_load_load_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="32" slack="2"/>
<pin id="730" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_1_load/8 "/>
</bind>
</comp>

<comp id="731" class="1004" name="c_load_load_fu_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="32" slack="2"/>
<pin id="733" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load/8 "/>
</bind>
</comp>

<comp id="734" class="1004" name="store_ln37_store_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="32" slack="0"/>
<pin id="736" dir="0" index="1" bw="32" slack="2"/>
<pin id="737" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/8 "/>
</bind>
</comp>

<comp id="739" class="1004" name="store_ln37_store_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="32" slack="0"/>
<pin id="741" dir="0" index="1" bw="32" slack="2"/>
<pin id="742" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/8 "/>
</bind>
</comp>

<comp id="744" class="1004" name="store_ln37_store_fu_744">
<pin_list>
<pin id="745" dir="0" index="0" bw="32" slack="0"/>
<pin id="746" dir="0" index="1" bw="32" slack="2"/>
<pin id="747" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/8 "/>
</bind>
</comp>

<comp id="749" class="1004" name="store_ln37_store_fu_749">
<pin_list>
<pin id="750" dir="0" index="0" bw="32" slack="0"/>
<pin id="751" dir="0" index="1" bw="32" slack="2"/>
<pin id="752" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/8 "/>
</bind>
</comp>

<comp id="754" class="1004" name="store_ln37_store_fu_754">
<pin_list>
<pin id="755" dir="0" index="0" bw="32" slack="0"/>
<pin id="756" dir="0" index="1" bw="32" slack="2"/>
<pin id="757" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/8 "/>
</bind>
</comp>

<comp id="759" class="1004" name="store_ln37_store_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="2"/>
<pin id="762" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln37/8 "/>
</bind>
</comp>

<comp id="764" class="1004" name="f_load_1_load_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="32" slack="2"/>
<pin id="766" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load_1/8 "/>
</bind>
</comp>

<comp id="767" class="1004" name="lshr_ln1_fu_767">
<pin_list>
<pin id="768" dir="0" index="0" bw="26" slack="0"/>
<pin id="769" dir="0" index="1" bw="32" slack="0"/>
<pin id="770" dir="0" index="2" bw="4" slack="0"/>
<pin id="771" dir="0" index="3" bw="6" slack="0"/>
<pin id="772" dir="1" index="4" bw="26" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln1/8 "/>
</bind>
</comp>

<comp id="777" class="1004" name="trunc_ln38_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="32" slack="0"/>
<pin id="779" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="or_ln1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="0"/>
<pin id="783" dir="0" index="1" bw="6" slack="0"/>
<pin id="784" dir="0" index="2" bw="26" slack="0"/>
<pin id="785" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln1/8 "/>
</bind>
</comp>

<comp id="789" class="1004" name="lshr_ln38_1_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="21" slack="0"/>
<pin id="791" dir="0" index="1" bw="32" slack="0"/>
<pin id="792" dir="0" index="2" bw="5" slack="0"/>
<pin id="793" dir="0" index="3" bw="6" slack="0"/>
<pin id="794" dir="1" index="4" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln38_1/8 "/>
</bind>
</comp>

<comp id="799" class="1004" name="trunc_ln38_1_fu_799">
<pin_list>
<pin id="800" dir="0" index="0" bw="32" slack="0"/>
<pin id="801" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38_1/8 "/>
</bind>
</comp>

<comp id="803" class="1004" name="or_ln38_1_fu_803">
<pin_list>
<pin id="804" dir="0" index="0" bw="32" slack="0"/>
<pin id="805" dir="0" index="1" bw="11" slack="0"/>
<pin id="806" dir="0" index="2" bw="21" slack="0"/>
<pin id="807" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln38_1/8 "/>
</bind>
</comp>

<comp id="811" class="1004" name="lshr_ln38_2_fu_811">
<pin_list>
<pin id="812" dir="0" index="0" bw="7" slack="0"/>
<pin id="813" dir="0" index="1" bw="32" slack="0"/>
<pin id="814" dir="0" index="2" bw="6" slack="0"/>
<pin id="815" dir="0" index="3" bw="6" slack="0"/>
<pin id="816" dir="1" index="4" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln38_2/8 "/>
</bind>
</comp>

<comp id="821" class="1004" name="trunc_ln38_2_fu_821">
<pin_list>
<pin id="822" dir="0" index="0" bw="32" slack="0"/>
<pin id="823" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38_2/8 "/>
</bind>
</comp>

<comp id="825" class="1004" name="or_ln38_2_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="32" slack="0"/>
<pin id="827" dir="0" index="1" bw="25" slack="0"/>
<pin id="828" dir="0" index="2" bw="7" slack="0"/>
<pin id="829" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln38_2/8 "/>
</bind>
</comp>

<comp id="833" class="1004" name="xor_ln38_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="32" slack="0"/>
<pin id="835" dir="0" index="1" bw="32" slack="0"/>
<pin id="836" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/8 "/>
</bind>
</comp>

<comp id="839" class="1004" name="xor_ln38_1_fu_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="32" slack="0"/>
<pin id="841" dir="0" index="1" bw="32" slack="0"/>
<pin id="842" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38_1/8 "/>
</bind>
</comp>

<comp id="845" class="1004" name="and_ln38_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="32" slack="0"/>
<pin id="847" dir="0" index="1" bw="32" slack="0"/>
<pin id="848" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/8 "/>
</bind>
</comp>

<comp id="851" class="1004" name="xor_ln38_2_fu_851">
<pin_list>
<pin id="852" dir="0" index="0" bw="32" slack="0"/>
<pin id="853" dir="0" index="1" bw="32" slack="0"/>
<pin id="854" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38_2/8 "/>
</bind>
</comp>

<comp id="857" class="1004" name="and_ln38_1_fu_857">
<pin_list>
<pin id="858" dir="0" index="0" bw="32" slack="0"/>
<pin id="859" dir="0" index="1" bw="32" slack="0"/>
<pin id="860" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38_1/8 "/>
</bind>
</comp>

<comp id="863" class="1004" name="xor_ln38_3_fu_863">
<pin_list>
<pin id="864" dir="0" index="0" bw="32" slack="0"/>
<pin id="865" dir="0" index="1" bw="32" slack="0"/>
<pin id="866" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38_3/8 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln38_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="32" slack="0"/>
<pin id="871" dir="0" index="1" bw="32" slack="0"/>
<pin id="872" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38/8 "/>
</bind>
</comp>

<comp id="875" class="1004" name="add_ln38_1_fu_875">
<pin_list>
<pin id="876" dir="0" index="0" bw="32" slack="0"/>
<pin id="877" dir="0" index="1" bw="32" slack="0"/>
<pin id="878" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_1/8 "/>
</bind>
</comp>

<comp id="881" class="1004" name="add_ln38_2_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="32" slack="0"/>
<pin id="883" dir="0" index="1" bw="32" slack="0"/>
<pin id="884" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln38_2/8 "/>
</bind>
</comp>

<comp id="887" class="1004" name="t1_fu_887">
<pin_list>
<pin id="888" dir="0" index="0" bw="32" slack="0"/>
<pin id="889" dir="0" index="1" bw="32" slack="0"/>
<pin id="890" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t1/8 "/>
</bind>
</comp>

<comp id="893" class="1004" name="lshr_ln2_fu_893">
<pin_list>
<pin id="894" dir="0" index="0" bw="30" slack="0"/>
<pin id="895" dir="0" index="1" bw="32" slack="0"/>
<pin id="896" dir="0" index="2" bw="3" slack="0"/>
<pin id="897" dir="0" index="3" bw="6" slack="0"/>
<pin id="898" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln2/8 "/>
</bind>
</comp>

<comp id="903" class="1004" name="trunc_ln39_fu_903">
<pin_list>
<pin id="904" dir="0" index="0" bw="32" slack="0"/>
<pin id="905" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39/8 "/>
</bind>
</comp>

<comp id="907" class="1004" name="or_ln2_fu_907">
<pin_list>
<pin id="908" dir="0" index="0" bw="32" slack="0"/>
<pin id="909" dir="0" index="1" bw="2" slack="0"/>
<pin id="910" dir="0" index="2" bw="30" slack="0"/>
<pin id="911" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln2/8 "/>
</bind>
</comp>

<comp id="915" class="1004" name="lshr_ln39_1_fu_915">
<pin_list>
<pin id="916" dir="0" index="0" bw="19" slack="0"/>
<pin id="917" dir="0" index="1" bw="32" slack="0"/>
<pin id="918" dir="0" index="2" bw="5" slack="0"/>
<pin id="919" dir="0" index="3" bw="6" slack="0"/>
<pin id="920" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln39_1/8 "/>
</bind>
</comp>

<comp id="925" class="1004" name="trunc_ln39_1_fu_925">
<pin_list>
<pin id="926" dir="0" index="0" bw="32" slack="0"/>
<pin id="927" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_1/8 "/>
</bind>
</comp>

<comp id="929" class="1004" name="or_ln39_1_fu_929">
<pin_list>
<pin id="930" dir="0" index="0" bw="32" slack="0"/>
<pin id="931" dir="0" index="1" bw="13" slack="0"/>
<pin id="932" dir="0" index="2" bw="19" slack="0"/>
<pin id="933" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln39_1/8 "/>
</bind>
</comp>

<comp id="937" class="1004" name="lshr_ln39_2_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="10" slack="0"/>
<pin id="939" dir="0" index="1" bw="32" slack="0"/>
<pin id="940" dir="0" index="2" bw="6" slack="0"/>
<pin id="941" dir="0" index="3" bw="6" slack="0"/>
<pin id="942" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln39_2/8 "/>
</bind>
</comp>

<comp id="947" class="1004" name="trunc_ln39_2_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="32" slack="0"/>
<pin id="949" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln39_2/8 "/>
</bind>
</comp>

<comp id="951" class="1004" name="or_ln39_2_fu_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="32" slack="0"/>
<pin id="953" dir="0" index="1" bw="22" slack="0"/>
<pin id="954" dir="0" index="2" bw="10" slack="0"/>
<pin id="955" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln39_2/8 "/>
</bind>
</comp>

<comp id="959" class="1004" name="xor_ln39_fu_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="32" slack="0"/>
<pin id="961" dir="0" index="1" bw="32" slack="0"/>
<pin id="962" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39/8 "/>
</bind>
</comp>

<comp id="965" class="1004" name="xor_ln39_1_fu_965">
<pin_list>
<pin id="966" dir="0" index="0" bw="32" slack="0"/>
<pin id="967" dir="0" index="1" bw="32" slack="0"/>
<pin id="968" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39_1/8 "/>
</bind>
</comp>

<comp id="971" class="1004" name="xor_ln39_2_fu_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="32" slack="0"/>
<pin id="973" dir="0" index="1" bw="32" slack="0"/>
<pin id="974" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39_2/8 "/>
</bind>
</comp>

<comp id="977" class="1004" name="and_ln39_fu_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="32" slack="0"/>
<pin id="979" dir="0" index="1" bw="32" slack="0"/>
<pin id="980" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39/8 "/>
</bind>
</comp>

<comp id="983" class="1004" name="and_ln39_1_fu_983">
<pin_list>
<pin id="984" dir="0" index="0" bw="32" slack="0"/>
<pin id="985" dir="0" index="1" bw="32" slack="0"/>
<pin id="986" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln39_1/8 "/>
</bind>
</comp>

<comp id="989" class="1004" name="xor_ln39_3_fu_989">
<pin_list>
<pin id="990" dir="0" index="0" bw="32" slack="0"/>
<pin id="991" dir="0" index="1" bw="32" slack="0"/>
<pin id="992" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln39_3/8 "/>
</bind>
</comp>

<comp id="995" class="1004" name="e_fu_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="32" slack="0"/>
<pin id="997" dir="0" index="1" bw="32" slack="0"/>
<pin id="998" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="e/8 "/>
</bind>
</comp>

<comp id="1001" class="1004" name="add_ln47_fu_1001">
<pin_list>
<pin id="1002" dir="0" index="0" bw="32" slack="0"/>
<pin id="1003" dir="0" index="1" bw="32" slack="0"/>
<pin id="1004" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln47/8 "/>
</bind>
</comp>

<comp id="1007" class="1004" name="a_2_fu_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="0"/>
<pin id="1009" dir="0" index="1" bw="32" slack="0"/>
<pin id="1010" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_2/8 "/>
</bind>
</comp>

<comp id="1013" class="1004" name="store_ln43_store_fu_1013">
<pin_list>
<pin id="1014" dir="0" index="0" bw="32" slack="0"/>
<pin id="1015" dir="0" index="1" bw="32" slack="2"/>
<pin id="1016" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln43/8 "/>
</bind>
</comp>

<comp id="1018" class="1004" name="add_ln52_fu_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="32" slack="3"/>
<pin id="1020" dir="0" index="1" bw="32" slack="1"/>
<pin id="1021" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln52/9 "/>
</bind>
</comp>

<comp id="1023" class="1004" name="add_ln66_fu_1023">
<pin_list>
<pin id="1024" dir="0" index="0" bw="3" slack="0"/>
<pin id="1025" dir="0" index="1" bw="1" slack="0"/>
<pin id="1026" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln66/10 "/>
</bind>
</comp>

<comp id="1029" class="1004" name="icmp_ln66_fu_1029">
<pin_list>
<pin id="1030" dir="0" index="0" bw="3" slack="0"/>
<pin id="1031" dir="0" index="1" bw="3" slack="0"/>
<pin id="1032" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln66/10 "/>
</bind>
</comp>

<comp id="1035" class="1004" name="trunc_ln67_fu_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="3" slack="0"/>
<pin id="1037" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67/10 "/>
</bind>
</comp>

<comp id="1039" class="1004" name="shl_ln_fu_1039">
<pin_list>
<pin id="1040" dir="0" index="0" bw="5" slack="0"/>
<pin id="1041" dir="0" index="1" bw="2" slack="0"/>
<pin id="1042" dir="0" index="2" bw="1" slack="0"/>
<pin id="1043" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/10 "/>
</bind>
</comp>

<comp id="1047" class="1004" name="sub_ln67_fu_1047">
<pin_list>
<pin id="1048" dir="0" index="0" bw="4" slack="0"/>
<pin id="1049" dir="0" index="1" bw="5" slack="0"/>
<pin id="1050" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln67/10 "/>
</bind>
</comp>

<comp id="1053" class="1004" name="zext_ln67_fu_1053">
<pin_list>
<pin id="1054" dir="0" index="0" bw="5" slack="0"/>
<pin id="1055" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln67/10 "/>
</bind>
</comp>

<comp id="1057" class="1004" name="lshr_ln67_fu_1057">
<pin_list>
<pin id="1058" dir="0" index="0" bw="32" slack="1"/>
<pin id="1059" dir="0" index="1" bw="5" slack="0"/>
<pin id="1060" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln67/10 "/>
</bind>
</comp>

<comp id="1062" class="1004" name="trunc_ln67_1_fu_1062">
<pin_list>
<pin id="1063" dir="0" index="0" bw="32" slack="0"/>
<pin id="1064" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln67_1/10 "/>
</bind>
</comp>

<comp id="1066" class="1004" name="xor_ln68_fu_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="3" slack="0"/>
<pin id="1068" dir="0" index="1" bw="3" slack="0"/>
<pin id="1069" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln68/10 "/>
</bind>
</comp>

<comp id="1072" class="1004" name="zext_ln68_fu_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="3" slack="0"/>
<pin id="1074" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln68/10 "/>
</bind>
</comp>

<comp id="1077" class="1004" name="or_ln3_fu_1077">
<pin_list>
<pin id="1078" dir="0" index="0" bw="4" slack="0"/>
<pin id="1079" dir="0" index="1" bw="1" slack="0"/>
<pin id="1080" dir="0" index="2" bw="3" slack="0"/>
<pin id="1081" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln3/10 "/>
</bind>
</comp>

<comp id="1085" class="1004" name="zext_ln69_fu_1085">
<pin_list>
<pin id="1086" dir="0" index="0" bw="4" slack="0"/>
<pin id="1087" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln69/10 "/>
</bind>
</comp>

<comp id="1090" class="1004" name="r_cast16_fu_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="3" slack="1"/>
<pin id="1092" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast16/11 "/>
</bind>
</comp>

<comp id="1095" class="1004" name="sext_ln70_fu_1095">
<pin_list>
<pin id="1096" dir="0" index="0" bw="3" slack="1"/>
<pin id="1097" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln70/11 "/>
</bind>
</comp>

<comp id="1098" class="1004" name="zext_ln70_fu_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="3" slack="0"/>
<pin id="1100" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/11 "/>
</bind>
</comp>

<comp id="1103" class="1004" name="r_cast14_fu_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="3" slack="2"/>
<pin id="1105" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="r_cast14/12 "/>
</bind>
</comp>

<comp id="1107" class="1004" name="or_ln4_fu_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="5" slack="0"/>
<pin id="1109" dir="0" index="1" bw="2" slack="0"/>
<pin id="1110" dir="0" index="2" bw="3" slack="2"/>
<pin id="1111" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="or_ln4/12 "/>
</bind>
</comp>

<comp id="1115" class="1004" name="zext_ln71_fu_1115">
<pin_list>
<pin id="1116" dir="0" index="0" bw="5" slack="0"/>
<pin id="1117" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln71/12 "/>
</bind>
</comp>

<comp id="1120" class="1004" name="add_ln72_fu_1120">
<pin_list>
<pin id="1121" dir="0" index="0" bw="3" slack="0"/>
<pin id="1122" dir="0" index="1" bw="5" slack="0"/>
<pin id="1123" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln72/12 "/>
</bind>
</comp>

<comp id="1126" class="1004" name="zext_ln72_fu_1126">
<pin_list>
<pin id="1127" dir="0" index="0" bw="5" slack="0"/>
<pin id="1128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln72/12 "/>
</bind>
</comp>

<comp id="1131" class="1004" name="sext_ln73_fu_1131">
<pin_list>
<pin id="1132" dir="0" index="0" bw="4" slack="3"/>
<pin id="1133" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln73/13 "/>
</bind>
</comp>

<comp id="1134" class="1004" name="zext_ln73_fu_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="4" slack="0"/>
<pin id="1136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln73/13 "/>
</bind>
</comp>

<comp id="1139" class="1004" name="sext_ln74_fu_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="3" slack="3"/>
<pin id="1141" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln74/13 "/>
</bind>
</comp>

<comp id="1142" class="1004" name="zext_ln74_fu_1142">
<pin_list>
<pin id="1143" dir="0" index="0" bw="3" slack="0"/>
<pin id="1144" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln74/13 "/>
</bind>
</comp>

<comp id="1147" class="1005" name="or_ln22_1_reg_1147">
<pin_list>
<pin id="1148" dir="0" index="0" bw="32" slack="1"/>
<pin id="1149" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="or_ln22_1 "/>
</bind>
</comp>

<comp id="1152" class="1005" name="add_ln20_reg_1152">
<pin_list>
<pin id="1153" dir="0" index="0" bw="5" slack="0"/>
<pin id="1154" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="add_ln20 "/>
</bind>
</comp>

<comp id="1160" class="1005" name="icmp_ln23_reg_1160">
<pin_list>
<pin id="1161" dir="0" index="0" bw="1" slack="1"/>
<pin id="1162" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln23 "/>
</bind>
</comp>

<comp id="1164" class="1005" name="add_ln23_reg_1164">
<pin_list>
<pin id="1165" dir="0" index="0" bw="7" slack="0"/>
<pin id="1166" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln23 "/>
</bind>
</comp>

<comp id="1169" class="1005" name="m_addr_1_reg_1169">
<pin_list>
<pin id="1170" dir="0" index="0" bw="6" slack="1"/>
<pin id="1171" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_1 "/>
</bind>
</comp>

<comp id="1174" class="1005" name="m_addr_2_reg_1174">
<pin_list>
<pin id="1175" dir="0" index="0" bw="6" slack="1"/>
<pin id="1176" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_2 "/>
</bind>
</comp>

<comp id="1179" class="1005" name="m_addr_3_reg_1179">
<pin_list>
<pin id="1180" dir="0" index="0" bw="6" slack="1"/>
<pin id="1181" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_3 "/>
</bind>
</comp>

<comp id="1184" class="1005" name="m_addr_4_reg_1184">
<pin_list>
<pin id="1185" dir="0" index="0" bw="6" slack="1"/>
<pin id="1186" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_4 "/>
</bind>
</comp>

<comp id="1189" class="1005" name="h_reg_1189">
<pin_list>
<pin id="1190" dir="0" index="0" bw="32" slack="2"/>
<pin id="1191" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="h "/>
</bind>
</comp>

<comp id="1195" class="1005" name="h_1_reg_1195">
<pin_list>
<pin id="1196" dir="0" index="0" bw="32" slack="2"/>
<pin id="1197" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="h_1 "/>
</bind>
</comp>

<comp id="1201" class="1005" name="g_reg_1201">
<pin_list>
<pin id="1202" dir="0" index="0" bw="32" slack="2"/>
<pin id="1203" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="g "/>
</bind>
</comp>

<comp id="1207" class="1005" name="f_reg_1207">
<pin_list>
<pin id="1208" dir="0" index="0" bw="32" slack="2"/>
<pin id="1209" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="1214" class="1005" name="d_reg_1214">
<pin_list>
<pin id="1215" dir="0" index="0" bw="32" slack="2"/>
<pin id="1216" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="1220" class="1005" name="d_1_reg_1220">
<pin_list>
<pin id="1221" dir="0" index="0" bw="32" slack="2"/>
<pin id="1222" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="d_1 "/>
</bind>
</comp>

<comp id="1226" class="1005" name="c_reg_1226">
<pin_list>
<pin id="1227" dir="0" index="0" bw="32" slack="2"/>
<pin id="1228" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="1232" class="1005" name="a_reg_1232">
<pin_list>
<pin id="1233" dir="0" index="0" bw="32" slack="2"/>
<pin id="1234" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="a "/>
</bind>
</comp>

<comp id="1238" class="1005" name="add_ln37_reg_1238">
<pin_list>
<pin id="1239" dir="0" index="0" bw="7" slack="0"/>
<pin id="1240" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="add_ln37 "/>
</bind>
</comp>

<comp id="1243" class="1005" name="icmp_ln37_reg_1243">
<pin_list>
<pin id="1244" dir="0" index="0" bw="1" slack="1"/>
<pin id="1245" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln37 "/>
</bind>
</comp>

<comp id="1247" class="1005" name="k_addr_reg_1247">
<pin_list>
<pin id="1248" dir="0" index="0" bw="6" slack="1"/>
<pin id="1249" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="k_addr "/>
</bind>
</comp>

<comp id="1252" class="1005" name="m_addr_6_reg_1252">
<pin_list>
<pin id="1253" dir="0" index="0" bw="6" slack="1"/>
<pin id="1254" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="m_addr_6 "/>
</bind>
</comp>

<comp id="1257" class="1005" name="a_2_reg_1257">
<pin_list>
<pin id="1258" dir="0" index="0" bw="32" slack="0"/>
<pin id="1259" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="a_2 "/>
</bind>
</comp>

<comp id="1262" class="1005" name="add_ln52_reg_1262">
<pin_list>
<pin id="1263" dir="0" index="0" bw="32" slack="1"/>
<pin id="1264" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln52 "/>
</bind>
</comp>

<comp id="1267" class="1005" name="add_ln66_reg_1267">
<pin_list>
<pin id="1268" dir="0" index="0" bw="3" slack="0"/>
<pin id="1269" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="add_ln66 "/>
</bind>
</comp>

<comp id="1275" class="1005" name="trunc_ln67_1_reg_1275">
<pin_list>
<pin id="1276" dir="0" index="0" bw="8" slack="1"/>
<pin id="1277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln67_1 "/>
</bind>
</comp>

<comp id="1280" class="1005" name="xor_ln68_reg_1280">
<pin_list>
<pin id="1281" dir="0" index="0" bw="3" slack="1"/>
<pin id="1282" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="xor_ln68 "/>
</bind>
</comp>

<comp id="1286" class="1005" name="or_ln3_reg_1286">
<pin_list>
<pin id="1287" dir="0" index="0" bw="4" slack="3"/>
<pin id="1288" dir="1" index="1" bw="4" slack="3"/>
</pin_list>
<bind>
<opset="or_ln3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="179"><net_src comp="26" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="183"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="187"><net_src comp="38" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="191"><net_src comp="38" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="38" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="38" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="203"><net_src comp="38" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="38" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="212"><net_src comp="28" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="213"><net_src comp="2" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="218"><net_src comp="106" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="219"><net_src comp="0" pin="0"/><net_sink comp="214" pin=1"/></net>

<net id="225"><net_src comp="150" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="226"><net_src comp="0" pin="0"/><net_sink comp="220" pin=1"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="220" pin=2"/></net>

<net id="233"><net_src comp="52" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="262"><net_src comp="240" pin="3"/><net_sink comp="234" pin=10"/></net>

<net id="268"><net_src comp="52" pin="0"/><net_sink comp="263" pin=1"/></net>

<net id="269"><net_src comp="263" pin="3"/><net_sink comp="234" pin=8"/></net>

<net id="275"><net_src comp="52" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="276"><net_src comp="270" pin="3"/><net_sink comp="234" pin=5"/></net>

<net id="282"><net_src comp="52" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="283"><net_src comp="277" pin="3"/><net_sink comp="234" pin=2"/></net>

<net id="289"><net_src comp="52" pin="0"/><net_sink comp="284" pin=1"/></net>

<net id="290"><net_src comp="284" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="296"><net_src comp="6" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="291" pin=1"/></net>

<net id="303"><net_src comp="291" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="309"><net_src comp="52" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="310"><net_src comp="304" pin="3"/><net_sink comp="234" pin=0"/></net>

<net id="316"><net_src comp="4" pin="0"/><net_sink comp="311" pin=0"/></net>

<net id="317"><net_src comp="52" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="327"><net_src comp="164" pin="0"/><net_sink comp="318" pin=4"/></net>

<net id="328"><net_src comp="311" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="334"><net_src comp="4" pin="0"/><net_sink comp="329" pin=0"/></net>

<net id="335"><net_src comp="52" pin="0"/><net_sink comp="329" pin=1"/></net>

<net id="336"><net_src comp="164" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="337"><net_src comp="329" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="343"><net_src comp="4" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="344"><net_src comp="52" pin="0"/><net_sink comp="338" pin=1"/></net>

<net id="345"><net_src comp="338" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="351"><net_src comp="4" pin="0"/><net_sink comp="346" pin=0"/></net>

<net id="352"><net_src comp="52" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="353"><net_src comp="346" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="359"><net_src comp="4" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="360"><net_src comp="52" pin="0"/><net_sink comp="354" pin=1"/></net>

<net id="361"><net_src comp="354" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="367"><net_src comp="4" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="52" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="362" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="375"><net_src comp="4" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="52" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="370" pin="3"/><net_sink comp="318" pin=2"/></net>

<net id="383"><net_src comp="4" pin="0"/><net_sink comp="378" pin=0"/></net>

<net id="384"><net_src comp="52" pin="0"/><net_sink comp="378" pin=1"/></net>

<net id="385"><net_src comp="378" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="389"><net_src comp="32" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="396"><net_src comp="386" pin="1"/><net_sink comp="390" pin=2"/></net>

<net id="400"><net_src comp="54" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="407"><net_src comp="397" pin="1"/><net_sink comp="401" pin=2"/></net>

<net id="408"><net_src comp="401" pin="4"/><net_sink comp="397" pin=0"/></net>

<net id="412"><net_src comp="108" pin="0"/><net_sink comp="409" pin=0"/></net>

<net id="419"><net_src comp="409" pin="1"/><net_sink comp="413" pin=2"/></net>

<net id="429"><net_src comp="423" pin="4"/><net_sink comp="420" pin=0"/></net>

<net id="433"><net_src comp="152" pin="0"/><net_sink comp="430" pin=0"/></net>

<net id="440"><net_src comp="430" pin="1"/><net_sink comp="434" pin=2"/></net>

<net id="441"><net_src comp="434" pin="4"/><net_sink comp="430" pin=0"/></net>

<net id="449"><net_src comp="30" pin="0"/><net_sink comp="442" pin=0"/></net>

<net id="450"><net_src comp="208" pin="2"/><net_sink comp="442" pin=1"/></net>

<net id="451"><net_src comp="208" pin="2"/><net_sink comp="442" pin=2"/></net>

<net id="452"><net_src comp="208" pin="2"/><net_sink comp="442" pin=3"/></net>

<net id="453"><net_src comp="208" pin="2"/><net_sink comp="442" pin=4"/></net>

<net id="458"><net_src comp="390" pin="4"/><net_sink comp="454" pin=0"/></net>

<net id="459"><net_src comp="34" pin="0"/><net_sink comp="454" pin=1"/></net>

<net id="464"><net_src comp="390" pin="4"/><net_sink comp="460" pin=0"/></net>

<net id="465"><net_src comp="42" pin="0"/><net_sink comp="460" pin=1"/></net>

<net id="469"><net_src comp="390" pin="4"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="475"><net_src comp="401" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="476"><net_src comp="56" pin="0"/><net_sink comp="471" pin=1"/></net>

<net id="481"><net_src comp="401" pin="4"/><net_sink comp="477" pin=0"/></net>

<net id="482"><net_src comp="60" pin="0"/><net_sink comp="477" pin=1"/></net>

<net id="486"><net_src comp="401" pin="4"/><net_sink comp="483" pin=0"/></net>

<net id="491"><net_src comp="483" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="492"><net_src comp="62" pin="0"/><net_sink comp="487" pin=1"/></net>

<net id="496"><net_src comp="487" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="497"><net_src comp="493" pin="1"/><net_sink comp="240" pin=2"/></net>

<net id="502"><net_src comp="483" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="503"><net_src comp="64" pin="0"/><net_sink comp="498" pin=1"/></net>

<net id="507"><net_src comp="498" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="263" pin=2"/></net>

<net id="513"><net_src comp="483" pin="1"/><net_sink comp="509" pin=0"/></net>

<net id="514"><net_src comp="66" pin="0"/><net_sink comp="509" pin=1"/></net>

<net id="518"><net_src comp="509" pin="2"/><net_sink comp="515" pin=0"/></net>

<net id="519"><net_src comp="515" pin="1"/><net_sink comp="270" pin=2"/></net>

<net id="524"><net_src comp="483" pin="1"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="68" pin="0"/><net_sink comp="520" pin=1"/></net>

<net id="529"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="530"><net_src comp="526" pin="1"/><net_sink comp="277" pin=2"/></net>

<net id="534"><net_src comp="397" pin="1"/><net_sink comp="531" pin=0"/></net>

<net id="535"><net_src comp="531" pin="1"/><net_sink comp="284" pin=2"/></net>

<net id="542"><net_src comp="72" pin="0"/><net_sink comp="536" pin=0"/></net>

<net id="543"><net_src comp="234" pin="19"/><net_sink comp="536" pin=1"/></net>

<net id="544"><net_src comp="74" pin="0"/><net_sink comp="536" pin=2"/></net>

<net id="545"><net_src comp="76" pin="0"/><net_sink comp="536" pin=3"/></net>

<net id="549"><net_src comp="234" pin="19"/><net_sink comp="546" pin=0"/></net>

<net id="555"><net_src comp="78" pin="0"/><net_sink comp="550" pin=0"/></net>

<net id="556"><net_src comp="546" pin="1"/><net_sink comp="550" pin=1"/></net>

<net id="557"><net_src comp="536" pin="4"/><net_sink comp="550" pin=2"/></net>

<net id="564"><net_src comp="80" pin="0"/><net_sink comp="558" pin=0"/></net>

<net id="565"><net_src comp="234" pin="19"/><net_sink comp="558" pin=1"/></net>

<net id="566"><net_src comp="82" pin="0"/><net_sink comp="558" pin=2"/></net>

<net id="567"><net_src comp="76" pin="0"/><net_sink comp="558" pin=3"/></net>

<net id="571"><net_src comp="234" pin="19"/><net_sink comp="568" pin=0"/></net>

<net id="577"><net_src comp="84" pin="0"/><net_sink comp="572" pin=0"/></net>

<net id="578"><net_src comp="568" pin="1"/><net_sink comp="572" pin=1"/></net>

<net id="579"><net_src comp="558" pin="4"/><net_sink comp="572" pin=2"/></net>

<net id="586"><net_src comp="86" pin="0"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="234" pin="19"/><net_sink comp="580" pin=1"/></net>

<net id="588"><net_src comp="88" pin="0"/><net_sink comp="580" pin=2"/></net>

<net id="589"><net_src comp="76" pin="0"/><net_sink comp="580" pin=3"/></net>

<net id="593"><net_src comp="580" pin="4"/><net_sink comp="590" pin=0"/></net>

<net id="598"><net_src comp="590" pin="1"/><net_sink comp="594" pin=0"/></net>

<net id="599"><net_src comp="572" pin="3"/><net_sink comp="594" pin=1"/></net>

<net id="604"><net_src comp="594" pin="2"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="550" pin="3"/><net_sink comp="600" pin=1"/></net>

<net id="612"><net_src comp="90" pin="0"/><net_sink comp="606" pin=0"/></net>

<net id="613"><net_src comp="234" pin="11"/><net_sink comp="606" pin=1"/></net>

<net id="614"><net_src comp="92" pin="0"/><net_sink comp="606" pin=2"/></net>

<net id="615"><net_src comp="76" pin="0"/><net_sink comp="606" pin=3"/></net>

<net id="619"><net_src comp="234" pin="11"/><net_sink comp="616" pin=0"/></net>

<net id="625"><net_src comp="94" pin="0"/><net_sink comp="620" pin=0"/></net>

<net id="626"><net_src comp="616" pin="1"/><net_sink comp="620" pin=1"/></net>

<net id="627"><net_src comp="606" pin="4"/><net_sink comp="620" pin=2"/></net>

<net id="634"><net_src comp="96" pin="0"/><net_sink comp="628" pin=0"/></net>

<net id="635"><net_src comp="234" pin="11"/><net_sink comp="628" pin=1"/></net>

<net id="636"><net_src comp="98" pin="0"/><net_sink comp="628" pin=2"/></net>

<net id="637"><net_src comp="76" pin="0"/><net_sink comp="628" pin=3"/></net>

<net id="641"><net_src comp="234" pin="11"/><net_sink comp="638" pin=0"/></net>

<net id="647"><net_src comp="100" pin="0"/><net_sink comp="642" pin=0"/></net>

<net id="648"><net_src comp="638" pin="1"/><net_sink comp="642" pin=1"/></net>

<net id="649"><net_src comp="628" pin="4"/><net_sink comp="642" pin=2"/></net>

<net id="656"><net_src comp="102" pin="0"/><net_sink comp="650" pin=0"/></net>

<net id="657"><net_src comp="234" pin="11"/><net_sink comp="650" pin=1"/></net>

<net id="658"><net_src comp="104" pin="0"/><net_sink comp="650" pin=2"/></net>

<net id="659"><net_src comp="76" pin="0"/><net_sink comp="650" pin=3"/></net>

<net id="663"><net_src comp="650" pin="4"/><net_sink comp="660" pin=0"/></net>

<net id="668"><net_src comp="660" pin="1"/><net_sink comp="664" pin=0"/></net>

<net id="669"><net_src comp="642" pin="3"/><net_sink comp="664" pin=1"/></net>

<net id="674"><net_src comp="664" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="675"><net_src comp="620" pin="3"/><net_sink comp="670" pin=1"/></net>

<net id="680"><net_src comp="234" pin="15"/><net_sink comp="676" pin=0"/></net>

<net id="681"><net_src comp="234" pin="7"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="600" pin="2"/><net_sink comp="682" pin=0"/></net>

<net id="687"><net_src comp="670" pin="2"/><net_sink comp="682" pin=1"/></net>

<net id="692"><net_src comp="682" pin="2"/><net_sink comp="688" pin=0"/></net>

<net id="693"><net_src comp="676" pin="2"/><net_sink comp="688" pin=1"/></net>

<net id="694"><net_src comp="688" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="699"><net_src comp="413" pin="4"/><net_sink comp="695" pin=0"/></net>

<net id="700"><net_src comp="60" pin="0"/><net_sink comp="695" pin=1"/></net>

<net id="705"><net_src comp="413" pin="4"/><net_sink comp="701" pin=0"/></net>

<net id="706"><net_src comp="56" pin="0"/><net_sink comp="701" pin=1"/></net>

<net id="710"><net_src comp="413" pin="4"/><net_sink comp="707" pin=0"/></net>

<net id="711"><net_src comp="707" pin="1"/><net_sink comp="291" pin=2"/></net>

<net id="712"><net_src comp="707" pin="1"/><net_sink comp="304" pin=2"/></net>

<net id="738"><net_src comp="423" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="743"><net_src comp="731" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="748"><net_src comp="728" pin="1"/><net_sink comp="744" pin=0"/></net>

<net id="753"><net_src comp="722" pin="1"/><net_sink comp="749" pin=0"/></net>

<net id="758"><net_src comp="719" pin="1"/><net_sink comp="754" pin=0"/></net>

<net id="763"><net_src comp="716" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="773"><net_src comp="114" pin="0"/><net_sink comp="767" pin=0"/></net>

<net id="774"><net_src comp="764" pin="1"/><net_sink comp="767" pin=1"/></net>

<net id="775"><net_src comp="116" pin="0"/><net_sink comp="767" pin=2"/></net>

<net id="776"><net_src comp="76" pin="0"/><net_sink comp="767" pin=3"/></net>

<net id="780"><net_src comp="764" pin="1"/><net_sink comp="777" pin=0"/></net>

<net id="786"><net_src comp="118" pin="0"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="777" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="767" pin="4"/><net_sink comp="781" pin=2"/></net>

<net id="795"><net_src comp="120" pin="0"/><net_sink comp="789" pin=0"/></net>

<net id="796"><net_src comp="764" pin="1"/><net_sink comp="789" pin=1"/></net>

<net id="797"><net_src comp="122" pin="0"/><net_sink comp="789" pin=2"/></net>

<net id="798"><net_src comp="76" pin="0"/><net_sink comp="789" pin=3"/></net>

<net id="802"><net_src comp="764" pin="1"/><net_sink comp="799" pin=0"/></net>

<net id="808"><net_src comp="124" pin="0"/><net_sink comp="803" pin=0"/></net>

<net id="809"><net_src comp="799" pin="1"/><net_sink comp="803" pin=1"/></net>

<net id="810"><net_src comp="789" pin="4"/><net_sink comp="803" pin=2"/></net>

<net id="817"><net_src comp="126" pin="0"/><net_sink comp="811" pin=0"/></net>

<net id="818"><net_src comp="764" pin="1"/><net_sink comp="811" pin=1"/></net>

<net id="819"><net_src comp="128" pin="0"/><net_sink comp="811" pin=2"/></net>

<net id="820"><net_src comp="76" pin="0"/><net_sink comp="811" pin=3"/></net>

<net id="824"><net_src comp="764" pin="1"/><net_sink comp="821" pin=0"/></net>

<net id="830"><net_src comp="130" pin="0"/><net_sink comp="825" pin=0"/></net>

<net id="831"><net_src comp="821" pin="1"/><net_sink comp="825" pin=1"/></net>

<net id="832"><net_src comp="811" pin="4"/><net_sink comp="825" pin=2"/></net>

<net id="837"><net_src comp="781" pin="3"/><net_sink comp="833" pin=0"/></net>

<net id="838"><net_src comp="803" pin="3"/><net_sink comp="833" pin=1"/></net>

<net id="843"><net_src comp="833" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="844"><net_src comp="825" pin="3"/><net_sink comp="839" pin=1"/></net>

<net id="849"><net_src comp="719" pin="1"/><net_sink comp="845" pin=0"/></net>

<net id="850"><net_src comp="764" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="855"><net_src comp="764" pin="1"/><net_sink comp="851" pin=0"/></net>

<net id="856"><net_src comp="24" pin="0"/><net_sink comp="851" pin=1"/></net>

<net id="861"><net_src comp="716" pin="1"/><net_sink comp="857" pin=0"/></net>

<net id="862"><net_src comp="851" pin="2"/><net_sink comp="857" pin=1"/></net>

<net id="867"><net_src comp="857" pin="2"/><net_sink comp="863" pin=0"/></net>

<net id="868"><net_src comp="845" pin="2"/><net_sink comp="863" pin=1"/></net>

<net id="873"><net_src comp="298" pin="3"/><net_sink comp="869" pin=0"/></net>

<net id="874"><net_src comp="234" pin="3"/><net_sink comp="869" pin=1"/></net>

<net id="879"><net_src comp="863" pin="2"/><net_sink comp="875" pin=0"/></net>

<net id="880"><net_src comp="839" pin="2"/><net_sink comp="875" pin=1"/></net>

<net id="885"><net_src comp="875" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="713" pin="1"/><net_sink comp="881" pin=1"/></net>

<net id="891"><net_src comp="881" pin="2"/><net_sink comp="887" pin=0"/></net>

<net id="892"><net_src comp="869" pin="2"/><net_sink comp="887" pin=1"/></net>

<net id="899"><net_src comp="132" pin="0"/><net_sink comp="893" pin=0"/></net>

<net id="900"><net_src comp="423" pin="4"/><net_sink comp="893" pin=1"/></net>

<net id="901"><net_src comp="134" pin="0"/><net_sink comp="893" pin=2"/></net>

<net id="902"><net_src comp="76" pin="0"/><net_sink comp="893" pin=3"/></net>

<net id="906"><net_src comp="423" pin="4"/><net_sink comp="903" pin=0"/></net>

<net id="912"><net_src comp="136" pin="0"/><net_sink comp="907" pin=0"/></net>

<net id="913"><net_src comp="903" pin="1"/><net_sink comp="907" pin=1"/></net>

<net id="914"><net_src comp="893" pin="4"/><net_sink comp="907" pin=2"/></net>

<net id="921"><net_src comp="138" pin="0"/><net_sink comp="915" pin=0"/></net>

<net id="922"><net_src comp="423" pin="4"/><net_sink comp="915" pin=1"/></net>

<net id="923"><net_src comp="140" pin="0"/><net_sink comp="915" pin=2"/></net>

<net id="924"><net_src comp="76" pin="0"/><net_sink comp="915" pin=3"/></net>

<net id="928"><net_src comp="423" pin="4"/><net_sink comp="925" pin=0"/></net>

<net id="934"><net_src comp="142" pin="0"/><net_sink comp="929" pin=0"/></net>

<net id="935"><net_src comp="925" pin="1"/><net_sink comp="929" pin=1"/></net>

<net id="936"><net_src comp="915" pin="4"/><net_sink comp="929" pin=2"/></net>

<net id="943"><net_src comp="144" pin="0"/><net_sink comp="937" pin=0"/></net>

<net id="944"><net_src comp="423" pin="4"/><net_sink comp="937" pin=1"/></net>

<net id="945"><net_src comp="146" pin="0"/><net_sink comp="937" pin=2"/></net>

<net id="946"><net_src comp="76" pin="0"/><net_sink comp="937" pin=3"/></net>

<net id="950"><net_src comp="423" pin="4"/><net_sink comp="947" pin=0"/></net>

<net id="956"><net_src comp="148" pin="0"/><net_sink comp="951" pin=0"/></net>

<net id="957"><net_src comp="947" pin="1"/><net_sink comp="951" pin=1"/></net>

<net id="958"><net_src comp="937" pin="4"/><net_sink comp="951" pin=2"/></net>

<net id="963"><net_src comp="907" pin="3"/><net_sink comp="959" pin=0"/></net>

<net id="964"><net_src comp="929" pin="3"/><net_sink comp="959" pin=1"/></net>

<net id="969"><net_src comp="959" pin="2"/><net_sink comp="965" pin=0"/></net>

<net id="970"><net_src comp="951" pin="3"/><net_sink comp="965" pin=1"/></net>

<net id="975"><net_src comp="728" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="976"><net_src comp="731" pin="1"/><net_sink comp="971" pin=1"/></net>

<net id="981"><net_src comp="971" pin="2"/><net_sink comp="977" pin=0"/></net>

<net id="982"><net_src comp="423" pin="4"/><net_sink comp="977" pin=1"/></net>

<net id="987"><net_src comp="728" pin="1"/><net_sink comp="983" pin=0"/></net>

<net id="988"><net_src comp="731" pin="1"/><net_sink comp="983" pin=1"/></net>

<net id="993"><net_src comp="977" pin="2"/><net_sink comp="989" pin=0"/></net>

<net id="994"><net_src comp="983" pin="2"/><net_sink comp="989" pin=1"/></net>

<net id="999"><net_src comp="887" pin="2"/><net_sink comp="995" pin=0"/></net>

<net id="1000"><net_src comp="725" pin="1"/><net_sink comp="995" pin=1"/></net>

<net id="1005"><net_src comp="965" pin="2"/><net_sink comp="1001" pin=0"/></net>

<net id="1006"><net_src comp="887" pin="2"/><net_sink comp="1001" pin=1"/></net>

<net id="1011"><net_src comp="1001" pin="2"/><net_sink comp="1007" pin=0"/></net>

<net id="1012"><net_src comp="989" pin="2"/><net_sink comp="1007" pin=1"/></net>

<net id="1017"><net_src comp="995" pin="2"/><net_sink comp="1013" pin=0"/></net>

<net id="1022"><net_src comp="420" pin="1"/><net_sink comp="1018" pin=1"/></net>

<net id="1027"><net_src comp="434" pin="4"/><net_sink comp="1023" pin=0"/></net>

<net id="1028"><net_src comp="154" pin="0"/><net_sink comp="1023" pin=1"/></net>

<net id="1033"><net_src comp="434" pin="4"/><net_sink comp="1029" pin=0"/></net>

<net id="1034"><net_src comp="156" pin="0"/><net_sink comp="1029" pin=1"/></net>

<net id="1038"><net_src comp="434" pin="4"/><net_sink comp="1035" pin=0"/></net>

<net id="1044"><net_src comp="160" pin="0"/><net_sink comp="1039" pin=0"/></net>

<net id="1045"><net_src comp="1035" pin="1"/><net_sink comp="1039" pin=1"/></net>

<net id="1046"><net_src comp="152" pin="0"/><net_sink comp="1039" pin=2"/></net>

<net id="1051"><net_src comp="162" pin="0"/><net_sink comp="1047" pin=0"/></net>

<net id="1052"><net_src comp="1039" pin="3"/><net_sink comp="1047" pin=1"/></net>

<net id="1056"><net_src comp="1047" pin="2"/><net_sink comp="1053" pin=0"/></net>

<net id="1061"><net_src comp="1053" pin="1"/><net_sink comp="1057" pin=1"/></net>

<net id="1065"><net_src comp="1057" pin="2"/><net_sink comp="1062" pin=0"/></net>

<net id="1070"><net_src comp="434" pin="4"/><net_sink comp="1066" pin=0"/></net>

<net id="1071"><net_src comp="156" pin="0"/><net_sink comp="1066" pin=1"/></net>

<net id="1075"><net_src comp="1066" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="311" pin=2"/></net>

<net id="1082"><net_src comp="166" pin="0"/><net_sink comp="1077" pin=0"/></net>

<net id="1083"><net_src comp="168" pin="0"/><net_sink comp="1077" pin=1"/></net>

<net id="1084"><net_src comp="434" pin="4"/><net_sink comp="1077" pin=2"/></net>

<net id="1088"><net_src comp="1077" pin="3"/><net_sink comp="1085" pin=0"/></net>

<net id="1089"><net_src comp="1085" pin="1"/><net_sink comp="329" pin=2"/></net>

<net id="1093"><net_src comp="430" pin="1"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="338" pin=2"/></net>

<net id="1101"><net_src comp="1095" pin="1"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="346" pin=2"/></net>

<net id="1106"><net_src comp="430" pin="1"/><net_sink comp="1103" pin=0"/></net>

<net id="1112"><net_src comp="160" pin="0"/><net_sink comp="1107" pin=0"/></net>

<net id="1113"><net_src comp="170" pin="0"/><net_sink comp="1107" pin=1"/></net>

<net id="1114"><net_src comp="430" pin="1"/><net_sink comp="1107" pin=2"/></net>

<net id="1118"><net_src comp="1107" pin="3"/><net_sink comp="1115" pin=0"/></net>

<net id="1119"><net_src comp="1115" pin="1"/><net_sink comp="354" pin=2"/></net>

<net id="1124"><net_src comp="1103" pin="1"/><net_sink comp="1120" pin=0"/></net>

<net id="1125"><net_src comp="172" pin="0"/><net_sink comp="1120" pin=1"/></net>

<net id="1129"><net_src comp="1120" pin="2"/><net_sink comp="1126" pin=0"/></net>

<net id="1130"><net_src comp="1126" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="1137"><net_src comp="1131" pin="1"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="1145"><net_src comp="1139" pin="1"/><net_sink comp="1142" pin=0"/></net>

<net id="1146"><net_src comp="1142" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="1150"><net_src comp="442" pin="5"/><net_sink comp="1147" pin=0"/></net>

<net id="1151"><net_src comp="1147" pin="1"/><net_sink comp="234" pin=1"/></net>

<net id="1155"><net_src comp="454" pin="2"/><net_sink comp="1152" pin=0"/></net>

<net id="1156"><net_src comp="1152" pin="1"/><net_sink comp="390" pin=0"/></net>

<net id="1163"><net_src comp="471" pin="2"/><net_sink comp="1160" pin=0"/></net>

<net id="1167"><net_src comp="477" pin="2"/><net_sink comp="1164" pin=0"/></net>

<net id="1168"><net_src comp="1164" pin="1"/><net_sink comp="401" pin=0"/></net>

<net id="1172"><net_src comp="240" pin="3"/><net_sink comp="1169" pin=0"/></net>

<net id="1173"><net_src comp="1169" pin="1"/><net_sink comp="234" pin=10"/></net>

<net id="1177"><net_src comp="263" pin="3"/><net_sink comp="1174" pin=0"/></net>

<net id="1178"><net_src comp="1174" pin="1"/><net_sink comp="234" pin=8"/></net>

<net id="1182"><net_src comp="270" pin="3"/><net_sink comp="1179" pin=0"/></net>

<net id="1183"><net_src comp="1179" pin="1"/><net_sink comp="234" pin=5"/></net>

<net id="1187"><net_src comp="277" pin="3"/><net_sink comp="1184" pin=0"/></net>

<net id="1188"><net_src comp="1184" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="1192"><net_src comp="180" pin="1"/><net_sink comp="1189" pin=0"/></net>

<net id="1193"><net_src comp="1189" pin="1"/><net_sink comp="713" pin=0"/></net>

<net id="1194"><net_src comp="1189" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="1198"><net_src comp="184" pin="1"/><net_sink comp="1195" pin=0"/></net>

<net id="1199"><net_src comp="1195" pin="1"/><net_sink comp="716" pin=0"/></net>

<net id="1200"><net_src comp="1195" pin="1"/><net_sink comp="754" pin=1"/></net>

<net id="1204"><net_src comp="188" pin="1"/><net_sink comp="1201" pin=0"/></net>

<net id="1205"><net_src comp="1201" pin="1"/><net_sink comp="719" pin=0"/></net>

<net id="1206"><net_src comp="1201" pin="1"/><net_sink comp="749" pin=1"/></net>

<net id="1210"><net_src comp="192" pin="1"/><net_sink comp="1207" pin=0"/></net>

<net id="1211"><net_src comp="1207" pin="1"/><net_sink comp="722" pin=0"/></net>

<net id="1212"><net_src comp="1207" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1213"><net_src comp="1207" pin="1"/><net_sink comp="1013" pin=1"/></net>

<net id="1217"><net_src comp="196" pin="1"/><net_sink comp="1214" pin=0"/></net>

<net id="1218"><net_src comp="1214" pin="1"/><net_sink comp="725" pin=0"/></net>

<net id="1219"><net_src comp="1214" pin="1"/><net_sink comp="744" pin=1"/></net>

<net id="1223"><net_src comp="200" pin="1"/><net_sink comp="1220" pin=0"/></net>

<net id="1224"><net_src comp="1220" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="1225"><net_src comp="1220" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1229"><net_src comp="204" pin="1"/><net_sink comp="1226" pin=0"/></net>

<net id="1230"><net_src comp="1226" pin="1"/><net_sink comp="731" pin=0"/></net>

<net id="1231"><net_src comp="1226" pin="1"/><net_sink comp="734" pin=1"/></net>

<net id="1235"><net_src comp="214" pin="2"/><net_sink comp="1232" pin=0"/></net>

<net id="1236"><net_src comp="1232" pin="1"/><net_sink comp="423" pin=2"/></net>

<net id="1237"><net_src comp="1232" pin="1"/><net_sink comp="1018" pin=0"/></net>

<net id="1241"><net_src comp="695" pin="2"/><net_sink comp="1238" pin=0"/></net>

<net id="1242"><net_src comp="1238" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="1246"><net_src comp="701" pin="2"/><net_sink comp="1243" pin=0"/></net>

<net id="1250"><net_src comp="291" pin="3"/><net_sink comp="1247" pin=0"/></net>

<net id="1251"><net_src comp="1247" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="1255"><net_src comp="304" pin="3"/><net_sink comp="1252" pin=0"/></net>

<net id="1256"><net_src comp="1252" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="1260"><net_src comp="1007" pin="2"/><net_sink comp="1257" pin=0"/></net>

<net id="1261"><net_src comp="1257" pin="1"/><net_sink comp="423" pin=0"/></net>

<net id="1265"><net_src comp="1018" pin="2"/><net_sink comp="1262" pin=0"/></net>

<net id="1266"><net_src comp="1262" pin="1"/><net_sink comp="1057" pin=0"/></net>

<net id="1270"><net_src comp="1023" pin="2"/><net_sink comp="1267" pin=0"/></net>

<net id="1271"><net_src comp="1267" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="1278"><net_src comp="1062" pin="1"/><net_sink comp="1275" pin=0"/></net>

<net id="1279"><net_src comp="1275" pin="1"/><net_sink comp="318" pin=4"/></net>

<net id="1283"><net_src comp="1066" pin="2"/><net_sink comp="1280" pin=0"/></net>

<net id="1284"><net_src comp="1280" pin="1"/><net_sink comp="1095" pin=0"/></net>

<net id="1285"><net_src comp="1280" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1289"><net_src comp="1077" pin="3"/><net_sink comp="1286" pin=0"/></net>

<net id="1290"><net_src comp="1286" pin="1"/><net_sink comp="1131" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: stateREG | {9 }
	Port: hash | {10 11 12 13 }
 - Input state : 
	Port: sha256 : stateREG | {6 }
	Port: sha256 : data | {1 }
	Port: sha256 : k | {7 8 }
  - Chain level:
	State 1
	State 2
		add_ln20 : 1
		icmp_ln20 : 1
		br_ln20 : 2
		i_cast : 1
		m_addr : 2
		store_ln22 : 3
	State 3
	State 4
		icmp_ln23 : 1
		br_ln23 : 2
		add_ln23 : 1
		empty_13 : 1
		add_ln24 : 2
		zext_ln24 : 3
		m_addr_1 : 4
		m_load : 5
		add_ln24_1 : 2
		zext_ln24_1 : 3
		m_addr_2 : 4
		m_load_1 : 5
		add_ln24_2 : 2
		zext_ln24_2 : 3
		m_addr_3 : 4
		m_load_2 : 5
		add_ln24_3 : 2
		zext_ln24_3 : 3
		m_addr_4 : 4
		m_load_3 : 5
	State 5
		lshr_ln : 1
		trunc_ln24 : 1
		or_ln : 2
		lshr_ln24_1 : 1
		trunc_ln24_1 : 1
		or_ln24_1 : 2
		lshr_ln24_2 : 1
		zext_ln24_4 : 2
		xor_ln24 : 3
		xor_ln24_1 : 3
		lshr_ln24_3 : 1
		trunc_ln24_2 : 1
		or_ln24_2 : 2
		lshr_ln24_4 : 1
		trunc_ln24_3 : 1
		or_ln24_3 : 2
		lshr_ln24_5 : 1
		zext_ln24_5 : 2
		xor_ln24_2 : 3
		xor_ln24_3 : 3
		add_ln24_4 : 1
		add_ln24_5 : 3
		add_ln24_6 : 4
		m_addr_5 : 1
		store_ln24 : 5
	State 6
	State 7
		add_ln37 : 1
		icmp_ln37 : 1
		br_ln37 : 2
		i_2_cast : 1
		k_addr : 2
		k_load : 3
		m_addr_6 : 2
		m_load_4 : 3
	State 8
		store_ln37 : 1
		store_ln37 : 1
		store_ln37 : 1
		store_ln37 : 1
		store_ln37 : 1
		store_ln37 : 1
		lshr_ln1 : 1
		trunc_ln38 : 1
		or_ln1 : 2
		lshr_ln38_1 : 1
		trunc_ln38_1 : 1
		or_ln38_1 : 2
		lshr_ln38_2 : 1
		trunc_ln38_2 : 1
		or_ln38_2 : 2
		xor_ln38 : 3
		xor_ln38_1 : 3
		and_ln38 : 1
		xor_ln38_2 : 1
		and_ln38_1 : 1
		xor_ln38_3 : 1
		add_ln38 : 1
		add_ln38_1 : 3
		add_ln38_2 : 4
		t1 : 5
		lshr_ln2 : 1
		trunc_ln39 : 1
		or_ln2 : 2
		lshr_ln39_1 : 1
		trunc_ln39_1 : 1
		or_ln39_1 : 2
		lshr_ln39_2 : 1
		trunc_ln39_2 : 1
		or_ln39_2 : 2
		xor_ln39 : 3
		xor_ln39_1 : 3
		xor_ln39_2 : 1
		and_ln39 : 1
		and_ln39_1 : 1
		xor_ln39_3 : 1
		e : 6
		add_ln47 : 6
		a_2 : 7
		store_ln43 : 7
	State 9
	State 10
		add_ln66 : 1
		icmp_ln66 : 1
		br_ln66 : 2
		trunc_ln67 : 1
		shl_ln : 2
		sub_ln67 : 3
		zext_ln67 : 4
		lshr_ln67 : 5
		trunc_ln67_1 : 6
		xor_ln68 : 1
		zext_ln68 : 1
		hash_addr_1 : 2
		store_ln68 : 3
		or_ln3 : 1
		zext_ln69 : 2
		hash_addr_2 : 3
		store_ln69 : 4
	State 11
		hash_addr : 1
		store_ln67 : 2
		zext_ln70 : 1
		hash_addr_3 : 2
		store_ln70 : 3
	State 12
		zext_ln71 : 1
		hash_addr_4 : 2
		store_ln71 : 3
		add_ln72 : 1
		zext_ln72 : 2
		hash_addr_5 : 3
		store_ln72 : 4
	State 13
		zext_ln73 : 1
		hash_addr_6 : 2
		store_ln73 : 3
		zext_ln74 : 1
		hash_addr_7 : 2
		store_ln74 : 3
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------|---------|---------|
| Operation|     Functional Unit     |    FF   |   LUT   |
|----------|-------------------------|---------|---------|
|          |     add_ln20_fu_454     |    0    |    12   |
|          |     add_ln23_fu_477     |    0    |    14   |
|          |     add_ln24_fu_487     |    0    |    13   |
|          |    add_ln24_1_fu_498    |    0    |    13   |
|          |    add_ln24_2_fu_509    |    0    |    13   |
|          |    add_ln24_3_fu_520    |    0    |    13   |
|          |    add_ln24_4_fu_676    |    0    |    32   |
|          |    add_ln24_5_fu_682    |    0    |    39   |
|          |    add_ln24_6_fu_688    |    0    |    32   |
|    add   |     add_ln37_fu_695     |    0    |    14   |
|          |     add_ln38_fu_869     |    0    |    32   |
|          |    add_ln38_1_fu_875    |    0    |    32   |
|          |    add_ln38_2_fu_881    |    0    |    32   |
|          |        t1_fu_887        |    0    |    32   |
|          |         e_fu_995        |    0    |    39   |
|          |     add_ln47_fu_1001    |    0    |    32   |
|          |       a_2_fu_1007       |    0    |    32   |
|          |     add_ln52_fu_1018    |    0    |    39   |
|          |     add_ln66_fu_1023    |    0    |    10   |
|          |     add_ln72_fu_1120    |    0    |    12   |
|----------|-------------------------|---------|---------|
|          |     xor_ln24_fu_594     |    0    |    32   |
|          |    xor_ln24_1_fu_600    |    0    |    32   |
|          |    xor_ln24_2_fu_664    |    0    |    32   |
|          |    xor_ln24_3_fu_670    |    0    |    32   |
|          |     xor_ln38_fu_833     |    0    |    32   |
|          |    xor_ln38_1_fu_839    |    0    |    32   |
|    xor   |    xor_ln38_2_fu_851    |    0    |    32   |
|          |    xor_ln38_3_fu_863    |    0    |    32   |
|          |     xor_ln39_fu_959     |    0    |    32   |
|          |    xor_ln39_1_fu_965    |    0    |    32   |
|          |    xor_ln39_2_fu_971    |    0    |    32   |
|          |    xor_ln39_3_fu_989    |    0    |    32   |
|          |     xor_ln68_fu_1066    |    0    |    3    |
|----------|-------------------------|---------|---------|
|          |     and_ln38_fu_845     |    0    |    32   |
|    and   |    and_ln38_1_fu_857    |    0    |    32   |
|          |     and_ln39_fu_977     |    0    |    32   |
|          |    and_ln39_1_fu_983    |    0    |    32   |
|----------|-------------------------|---------|---------|
|   lshr   |    lshr_ln67_fu_1057    |    0    |   100   |
|----------|-------------------------|---------|---------|
|          |     icmp_ln20_fu_460    |    0    |    9    |
|   icmp   |     icmp_ln23_fu_471    |    0    |    10   |
|          |     icmp_ln37_fu_701    |    0    |    10   |
|          |    icmp_ln66_fu_1029    |    0    |    8    |
|----------|-------------------------|---------|---------|
|    sub   |     sub_ln67_fu_1047    |    0    |    12   |
|----------|-------------------------|---------|---------|
|   read   |  data_read_read_fu_208  |    0    |    0    |
|          |      a_read_fu_214      |    0    |    0    |
|----------|-------------------------|---------|---------|
|   write  | write_ln59_write_fu_220 |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     or_ln22_1_fu_442    |    0    |    0    |
|          |       or_ln_fu_550      |    0    |    0    |
|          |     or_ln24_1_fu_572    |    0    |    0    |
|          |     or_ln24_2_fu_620    |    0    |    0    |
|          |     or_ln24_3_fu_642    |    0    |    0    |
|          |      or_ln1_fu_781      |    0    |    0    |
|bitconcatenate|     or_ln38_1_fu_803    |    0    |    0    |
|          |     or_ln38_2_fu_825    |    0    |    0    |
|          |      or_ln2_fu_907      |    0    |    0    |
|          |     or_ln39_1_fu_929    |    0    |    0    |
|          |     or_ln39_2_fu_951    |    0    |    0    |
|          |      shl_ln_fu_1039     |    0    |    0    |
|          |      or_ln3_fu_1077     |    0    |    0    |
|          |      or_ln4_fu_1107     |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      i_cast_fu_466      |    0    |    0    |
|          |     zext_ln24_fu_493    |    0    |    0    |
|          |    zext_ln24_1_fu_504   |    0    |    0    |
|          |    zext_ln24_2_fu_515   |    0    |    0    |
|          |    zext_ln24_3_fu_526   |    0    |    0    |
|          |    i_1_cast15_fu_531    |    0    |    0    |
|          |    zext_ln24_4_fu_590   |    0    |    0    |
|          |    zext_ln24_5_fu_660   |    0    |    0    |
|          |     i_2_cast_fu_707     |    0    |    0    |
|   zext   |    zext_ln67_fu_1053    |    0    |    0    |
|          |    zext_ln68_fu_1072    |    0    |    0    |
|          |    zext_ln69_fu_1085    |    0    |    0    |
|          |     r_cast16_fu_1090    |    0    |    0    |
|          |    zext_ln70_fu_1098    |    0    |    0    |
|          |     r_cast14_fu_1103    |    0    |    0    |
|          |    zext_ln71_fu_1115    |    0    |    0    |
|          |    zext_ln72_fu_1126    |    0    |    0    |
|          |    zext_ln73_fu_1134    |    0    |    0    |
|          |    zext_ln74_fu_1142    |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |     empty_13_fu_483     |    0    |    0    |
|          |    trunc_ln24_fu_546    |    0    |    0    |
|          |   trunc_ln24_1_fu_568   |    0    |    0    |
|          |   trunc_ln24_2_fu_616   |    0    |    0    |
|          |   trunc_ln24_3_fu_638   |    0    |    0    |
|          |    trunc_ln38_fu_777    |    0    |    0    |
|   trunc  |   trunc_ln38_1_fu_799   |    0    |    0    |
|          |   trunc_ln38_2_fu_821   |    0    |    0    |
|          |    trunc_ln39_fu_903    |    0    |    0    |
|          |   trunc_ln39_1_fu_925   |    0    |    0    |
|          |   trunc_ln39_2_fu_947   |    0    |    0    |
|          |    trunc_ln67_fu_1035   |    0    |    0    |
|          |   trunc_ln67_1_fu_1062  |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |      lshr_ln_fu_536     |    0    |    0    |
|          |    lshr_ln24_1_fu_558   |    0    |    0    |
|          |    lshr_ln24_2_fu_580   |    0    |    0    |
|          |    lshr_ln24_3_fu_606   |    0    |    0    |
|          |    lshr_ln24_4_fu_628   |    0    |    0    |
|partselect|    lshr_ln24_5_fu_650   |    0    |    0    |
|          |     lshr_ln1_fu_767     |    0    |    0    |
|          |    lshr_ln38_1_fu_789   |    0    |    0    |
|          |    lshr_ln38_2_fu_811   |    0    |    0    |
|          |     lshr_ln2_fu_893     |    0    |    0    |
|          |    lshr_ln39_1_fu_915   |    0    |    0    |
|          |    lshr_ln39_2_fu_937   |    0    |    0    |
|----------|-------------------------|---------|---------|
|          |    sext_ln70_fu_1095    |    0    |    0    |
|   sext   |    sext_ln73_fu_1131    |    0    |    0    |
|          |    sext_ln74_fu_1139    |    0    |    0    |
|----------|-------------------------|---------|---------|
|   Total  |                         |    0    |   1151  |
|----------|-------------------------|---------|---------|

Memories:
+----+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |
+----+--------+--------+--------+
|  k |    1   |    0   |    0   |
|  m |    8   |    0   |    0   |
+----+--------+--------+--------+
|Total|    9   |    0   |    0   |
+----+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|     a_2_reg_1257    |   32   |
|     a_3_reg_420     |   32   |
|      a_reg_1232     |   32   |
|  add_ln20_reg_1152  |    5   |
|  add_ln23_reg_1164  |    7   |
|  add_ln37_reg_1238  |    7   |
|  add_ln52_reg_1262  |   32   |
|  add_ln66_reg_1267  |    3   |
|      c_reg_1226     |   32   |
|     d_1_reg_1220    |   32   |
|      d_reg_1214     |   32   |
|      f_reg_1207     |   32   |
|      g_reg_1201     |   32   |
|     h_1_reg_1195    |   32   |
|      h_reg_1189     |   32   |
|     i_1_reg_397     |    7   |
|     i_2_reg_409     |    7   |
|      i_reg_386      |    5   |
|  icmp_ln23_reg_1160 |    1   |
|  icmp_ln37_reg_1243 |    1   |
|   k_addr_reg_1247   |    6   |
|  m_addr_1_reg_1169  |    6   |
|  m_addr_2_reg_1174  |    6   |
|  m_addr_3_reg_1179  |    6   |
|  m_addr_4_reg_1184  |    6   |
|  m_addr_6_reg_1252  |    6   |
|  or_ln22_1_reg_1147 |   32   |
|   or_ln3_reg_1286   |    4   |
|      r_reg_430      |    3   |
|trunc_ln67_1_reg_1275|    8   |
|  xor_ln68_reg_1280  |    3   |
+---------------------+--------+
|        Total        |   481  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_234 |  p0  |   4  |   6  |   24   ||    20   |
| grp_access_fu_234 |  p1  |   2  |  32  |   64   ||    9    |
| grp_access_fu_234 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_234 |  p5  |   2  |  32  |   64   ||    9    |
| grp_access_fu_234 |  p8  |   2  |   6  |   12   ||    9    |
| grp_access_fu_234 |  p10 |   2  |   0  |    0   ||    9    |
| grp_access_fu_298 |  p0  |   2  |   6  |   12   ||    9    |
| grp_access_fu_318 |  p0  |   4  |   5  |   20   ||    20   |
| grp_access_fu_318 |  p2  |   4  |   0  |    0   ||    20   |
| grp_access_fu_318 |  p4  |   2  |   5  |   10   ||    9    |
|    i_1_reg_397    |  p0  |   2  |   7  |   14   ||    9    |
|     r_reg_430     |  p0  |   2  |   3  |    6   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   226  || 5.77286 ||   141   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |  1151  |
|   Memory  |    9   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   141  |
|  Register |    -   |    -   |   481  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    9   |    5   |   481  |  1292  |
+-----------+--------+--------+--------+--------+
