Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Mon Mar 31 14:12:21 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_stopwatch_timing_summary_routed.rpt -pb top_stopwatch_timing_summary_routed.pb -rpx top_stopwatch_timing_summary_routed.rpx -warn_on_violation
| Design       : top_stopwatch
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (11)
6. checking no_output_delay (42)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U_FND_CTRL/U_clk_divider/r_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (11)
-------------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (42)
--------------------------------
 There are 42 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -1.085      -12.899                     14                 1667        0.032        0.000                      0                 1667        3.750        0.000                       0                   901  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -1.085      -12.899                     14                 1520        0.032        0.000                      0                 1520        3.750        0.000                       0                   901  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              5.674        0.000                      0                  147        0.383        0.000                      0                  147  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           14  Failing Endpoints,  Worst Slack       -1.085ns,  Total Violation      -12.899ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.085ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.966ns  (logic 5.200ns (47.419%)  route 5.766ns (52.581%))
  Logic Levels:           20  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.559     5.080    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_ULTRASONIC/echo_counter_reg[6]/Q
                         net (fo=20, routed)          0.680     6.279    U_ULTRASONIC/echo_counter[6]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.124     6.403 r  U_ULTRASONIC/distance_cm[5]_i_61/O
                         net (fo=2, routed)           0.448     6.851    U_ULTRASONIC/distance_cm[5]_i_61_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.975 r  U_ULTRASONIC/distance_cm[5]_i_42/O
                         net (fo=2, routed)           0.599     7.574    U_ULTRASONIC/distance_cm[5]_i_42_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  U_ULTRASONIC/distance_cm[5]_i_46/O
                         net (fo=1, routed)           0.000     7.698    U_ULTRASONIC/distance_cm[5]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.099 r  U_ULTRASONIC/distance_cm_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.099    U_ULTRASONIC/distance_cm_reg[5]_i_28_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  U_ULTRASONIC/distance_cm_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.213    U_ULTRASONIC/distance_cm_reg[5]_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  U_ULTRASONIC/distance_cm_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.327    U_ULTRASONIC/distance_cm_reg[5]_i_4_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  U_ULTRASONIC/distance_cm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    U_ULTRASONIC/distance_cm_reg[5]_i_2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.775 r  U_ULTRASONIC/distance_cm_reg[6]_i_6/O[1]
                         net (fo=19, routed)          0.778     9.553    U_ULTRASONIC/distance_cm_reg[6]_i_6_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.303     9.856 r  U_ULTRASONIC/distance_cm[0]_i_59/O
                         net (fo=1, routed)           0.334    10.190    U_ULTRASONIC/distance_cm[0]_i_59_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.710 r  U_ULTRASONIC/distance_cm_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.710    U_ULTRASONIC/distance_cm_reg[0]_i_44_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.827 r  U_ULTRASONIC/distance_cm_reg[0]_i_22/CO[3]
                         net (fo=3, routed)           0.757    11.584    U_ULTRASONIC/distance_cm_reg[0]_i_22_n_0
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124    11.708 r  U_ULTRASONIC/distance_cm[0]_i_39/O
                         net (fo=2, routed)           0.497    12.204    U_ULTRASONIC/distance_cm[0]_i_39_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.328 r  U_ULTRASONIC/distance_cm[0]_i_15_comp/O
                         net (fo=1, routed)           0.440    12.768    U_ULTRASONIC/distance_cm[0]_i_15_n_0_repN
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.892 r  U_ULTRASONIC/distance_cm[0]_i_19_comp/O
                         net (fo=1, routed)           0.000    12.892    U_ULTRASONIC/distance_cm[0]_i_19_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.290 r  U_ULTRASONIC/distance_cm_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.290    U_ULTRASONIC/distance_cm_reg[0]_i_4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.513 r  U_ULTRASONIC/distance_cm_reg[0]_i_2/O[0]
                         net (fo=3, routed)           0.667    14.181    U_ULTRASONIC/distance_cm_reg[0]_i_2_n_7
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.299    14.480 r  U_ULTRASONIC/distance_cm[0]_i_29/O
                         net (fo=1, routed)           0.000    14.480    U_ULTRASONIC/distance_cm[0]_i_29_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.860 r  U_ULTRASONIC/distance_cm_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.009    14.869    U_ULTRASONIC/distance_cm_reg[0]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.123 r  U_ULTRASONIC/distance_cm_reg[0]_i_3/CO[0]
                         net (fo=7, routed)           0.367    15.490    U_ULTRASONIC/distance_cm_reg[0]_i_3_n_3
    SLICE_X50Y27         LUT6 (Prop_lut6_I5_O)        0.367    15.857 r  U_ULTRASONIC/distance_cm[1]_i_1_comp/O
                         net (fo=1, routed)           0.190    16.046    U_ULTRASONIC/distance_cm[1]_i_1_n_0
    SLICE_X51Y27         FDCE                                         r  U_ULTRASONIC/distance_cm_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.438    14.779    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  U_ULTRASONIC/distance_cm_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y27         FDCE (Setup_fdce_C_D)       -0.043    14.961    U_ULTRASONIC/distance_cm_reg[1]
  -------------------------------------------------------------------
                         required time                         14.961    
                         arrival time                         -16.046    
  -------------------------------------------------------------------
                         slack                                 -1.085    

Slack (VIOLATED) :        -1.081ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        11.036ns  (logic 5.200ns (47.118%)  route 5.836ns (52.882%))
  Logic Levels:           20  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.559     5.080    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_ULTRASONIC/echo_counter_reg[6]/Q
                         net (fo=20, routed)          0.680     6.279    U_ULTRASONIC/echo_counter[6]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.124     6.403 r  U_ULTRASONIC/distance_cm[5]_i_61/O
                         net (fo=2, routed)           0.448     6.851    U_ULTRASONIC/distance_cm[5]_i_61_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.975 r  U_ULTRASONIC/distance_cm[5]_i_42/O
                         net (fo=2, routed)           0.599     7.574    U_ULTRASONIC/distance_cm[5]_i_42_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  U_ULTRASONIC/distance_cm[5]_i_46/O
                         net (fo=1, routed)           0.000     7.698    U_ULTRASONIC/distance_cm[5]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.099 r  U_ULTRASONIC/distance_cm_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.099    U_ULTRASONIC/distance_cm_reg[5]_i_28_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  U_ULTRASONIC/distance_cm_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.213    U_ULTRASONIC/distance_cm_reg[5]_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  U_ULTRASONIC/distance_cm_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.327    U_ULTRASONIC/distance_cm_reg[5]_i_4_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  U_ULTRASONIC/distance_cm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    U_ULTRASONIC/distance_cm_reg[5]_i_2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.775 r  U_ULTRASONIC/distance_cm_reg[6]_i_6/O[1]
                         net (fo=19, routed)          0.778     9.553    U_ULTRASONIC/distance_cm_reg[6]_i_6_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.303     9.856 r  U_ULTRASONIC/distance_cm[0]_i_59/O
                         net (fo=1, routed)           0.334    10.190    U_ULTRASONIC/distance_cm[0]_i_59_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.710 r  U_ULTRASONIC/distance_cm_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.710    U_ULTRASONIC/distance_cm_reg[0]_i_44_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.827 r  U_ULTRASONIC/distance_cm_reg[0]_i_22/CO[3]
                         net (fo=3, routed)           0.757    11.584    U_ULTRASONIC/distance_cm_reg[0]_i_22_n_0
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124    11.708 r  U_ULTRASONIC/distance_cm[0]_i_39/O
                         net (fo=2, routed)           0.497    12.204    U_ULTRASONIC/distance_cm[0]_i_39_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.328 r  U_ULTRASONIC/distance_cm[0]_i_15_comp/O
                         net (fo=1, routed)           0.440    12.768    U_ULTRASONIC/distance_cm[0]_i_15_n_0_repN
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.892 r  U_ULTRASONIC/distance_cm[0]_i_19_comp/O
                         net (fo=1, routed)           0.000    12.892    U_ULTRASONIC/distance_cm[0]_i_19_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.290 r  U_ULTRASONIC/distance_cm_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.290    U_ULTRASONIC/distance_cm_reg[0]_i_4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.513 r  U_ULTRASONIC/distance_cm_reg[0]_i_2/O[0]
                         net (fo=3, routed)           0.667    14.181    U_ULTRASONIC/distance_cm_reg[0]_i_2_n_7
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.299    14.480 r  U_ULTRASONIC/distance_cm[0]_i_29/O
                         net (fo=1, routed)           0.000    14.480    U_ULTRASONIC/distance_cm[0]_i_29_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.860 r  U_ULTRASONIC/distance_cm_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.009    14.869    U_ULTRASONIC/distance_cm_reg[0]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.123 r  U_ULTRASONIC/distance_cm_reg[0]_i_3/CO[0]
                         net (fo=7, routed)           0.627    15.749    U_ULTRASONIC/distance_cm_reg[0]_i_3_n_3
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.367    16.116 r  U_ULTRASONIC/distance_cm[6]_i_2_comp/O
                         net (fo=1, routed)           0.000    16.116    U_ULTRASONIC/distance_cm[6]_i_2_n_0
    SLICE_X51Y27         FDCE                                         r  U_ULTRASONIC/distance_cm_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.438    14.779    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  U_ULTRASONIC/distance_cm_reg[6]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y27         FDCE (Setup_fdce_C_D)        0.031    15.035    U_ULTRASONIC/distance_cm_reg[6]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -16.116    
  -------------------------------------------------------------------
                         slack                                 -1.081    

Slack (VIOLATED) :        -1.006ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.955ns  (logic 5.200ns (47.465%)  route 5.755ns (52.535%))
  Logic Levels:           20  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.559     5.080    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_ULTRASONIC/echo_counter_reg[6]/Q
                         net (fo=20, routed)          0.680     6.279    U_ULTRASONIC/echo_counter[6]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.124     6.403 r  U_ULTRASONIC/distance_cm[5]_i_61/O
                         net (fo=2, routed)           0.448     6.851    U_ULTRASONIC/distance_cm[5]_i_61_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.975 r  U_ULTRASONIC/distance_cm[5]_i_42/O
                         net (fo=2, routed)           0.599     7.574    U_ULTRASONIC/distance_cm[5]_i_42_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  U_ULTRASONIC/distance_cm[5]_i_46/O
                         net (fo=1, routed)           0.000     7.698    U_ULTRASONIC/distance_cm[5]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.099 r  U_ULTRASONIC/distance_cm_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.099    U_ULTRASONIC/distance_cm_reg[5]_i_28_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  U_ULTRASONIC/distance_cm_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.213    U_ULTRASONIC/distance_cm_reg[5]_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  U_ULTRASONIC/distance_cm_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.327    U_ULTRASONIC/distance_cm_reg[5]_i_4_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  U_ULTRASONIC/distance_cm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    U_ULTRASONIC/distance_cm_reg[5]_i_2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.775 r  U_ULTRASONIC/distance_cm_reg[6]_i_6/O[1]
                         net (fo=19, routed)          0.778     9.553    U_ULTRASONIC/distance_cm_reg[6]_i_6_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.303     9.856 r  U_ULTRASONIC/distance_cm[0]_i_59/O
                         net (fo=1, routed)           0.334    10.190    U_ULTRASONIC/distance_cm[0]_i_59_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.710 r  U_ULTRASONIC/distance_cm_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.710    U_ULTRASONIC/distance_cm_reg[0]_i_44_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.827 r  U_ULTRASONIC/distance_cm_reg[0]_i_22/CO[3]
                         net (fo=3, routed)           0.757    11.584    U_ULTRASONIC/distance_cm_reg[0]_i_22_n_0
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124    11.708 r  U_ULTRASONIC/distance_cm[0]_i_39/O
                         net (fo=2, routed)           0.497    12.204    U_ULTRASONIC/distance_cm[0]_i_39_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.328 r  U_ULTRASONIC/distance_cm[0]_i_15_comp/O
                         net (fo=1, routed)           0.440    12.768    U_ULTRASONIC/distance_cm[0]_i_15_n_0_repN
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.892 r  U_ULTRASONIC/distance_cm[0]_i_19_comp/O
                         net (fo=1, routed)           0.000    12.892    U_ULTRASONIC/distance_cm[0]_i_19_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.290 r  U_ULTRASONIC/distance_cm_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.290    U_ULTRASONIC/distance_cm_reg[0]_i_4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.513 r  U_ULTRASONIC/distance_cm_reg[0]_i_2/O[0]
                         net (fo=3, routed)           0.667    14.181    U_ULTRASONIC/distance_cm_reg[0]_i_2_n_7
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.299    14.480 r  U_ULTRASONIC/distance_cm[0]_i_29/O
                         net (fo=1, routed)           0.000    14.480    U_ULTRASONIC/distance_cm[0]_i_29_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.860 r  U_ULTRASONIC/distance_cm_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.009    14.869    U_ULTRASONIC/distance_cm_reg[0]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.123 r  U_ULTRASONIC/distance_cm_reg[0]_i_3/CO[0]
                         net (fo=7, routed)           0.546    15.669    U_ULTRASONIC/distance_cm_reg[0]_i_3_n_3
    SLICE_X51Y25         LUT6 (Prop_lut6_I4_O)        0.367    16.036 r  U_ULTRASONIC/distance_cm[0]_i_1/O
                         net (fo=1, routed)           0.000    16.036    U_ULTRASONIC/distance_cm[0]_i_1_n_0
    SLICE_X51Y25         FDCE                                         r  U_ULTRASONIC/distance_cm_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.435    14.776    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X51Y25         FDCE                                         r  U_ULTRASONIC/distance_cm_reg[0]/C
                         clock pessimism              0.260    15.036    
                         clock uncertainty           -0.035    15.001    
    SLICE_X51Y25         FDCE (Setup_fdce_C_D)        0.029    15.030    U_ULTRASONIC/distance_cm_reg[0]
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -16.036    
  -------------------------------------------------------------------
                         slack                                 -1.006    

Slack (VIOLATED) :        -0.969ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.925ns  (logic 5.200ns (47.597%)  route 5.725ns (52.403%))
  Logic Levels:           20  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.559     5.080    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_ULTRASONIC/echo_counter_reg[6]/Q
                         net (fo=20, routed)          0.680     6.279    U_ULTRASONIC/echo_counter[6]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.124     6.403 r  U_ULTRASONIC/distance_cm[5]_i_61/O
                         net (fo=2, routed)           0.448     6.851    U_ULTRASONIC/distance_cm[5]_i_61_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.975 r  U_ULTRASONIC/distance_cm[5]_i_42/O
                         net (fo=2, routed)           0.599     7.574    U_ULTRASONIC/distance_cm[5]_i_42_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  U_ULTRASONIC/distance_cm[5]_i_46/O
                         net (fo=1, routed)           0.000     7.698    U_ULTRASONIC/distance_cm[5]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.099 r  U_ULTRASONIC/distance_cm_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.099    U_ULTRASONIC/distance_cm_reg[5]_i_28_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  U_ULTRASONIC/distance_cm_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.213    U_ULTRASONIC/distance_cm_reg[5]_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  U_ULTRASONIC/distance_cm_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.327    U_ULTRASONIC/distance_cm_reg[5]_i_4_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  U_ULTRASONIC/distance_cm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    U_ULTRASONIC/distance_cm_reg[5]_i_2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.775 r  U_ULTRASONIC/distance_cm_reg[6]_i_6/O[1]
                         net (fo=19, routed)          0.778     9.553    U_ULTRASONIC/distance_cm_reg[6]_i_6_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.303     9.856 r  U_ULTRASONIC/distance_cm[0]_i_59/O
                         net (fo=1, routed)           0.334    10.190    U_ULTRASONIC/distance_cm[0]_i_59_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.710 r  U_ULTRASONIC/distance_cm_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.710    U_ULTRASONIC/distance_cm_reg[0]_i_44_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.827 r  U_ULTRASONIC/distance_cm_reg[0]_i_22/CO[3]
                         net (fo=3, routed)           0.757    11.584    U_ULTRASONIC/distance_cm_reg[0]_i_22_n_0
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124    11.708 r  U_ULTRASONIC/distance_cm[0]_i_39/O
                         net (fo=2, routed)           0.497    12.204    U_ULTRASONIC/distance_cm[0]_i_39_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.328 r  U_ULTRASONIC/distance_cm[0]_i_15_comp/O
                         net (fo=1, routed)           0.440    12.768    U_ULTRASONIC/distance_cm[0]_i_15_n_0_repN
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.892 r  U_ULTRASONIC/distance_cm[0]_i_19_comp/O
                         net (fo=1, routed)           0.000    12.892    U_ULTRASONIC/distance_cm[0]_i_19_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.290 r  U_ULTRASONIC/distance_cm_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.290    U_ULTRASONIC/distance_cm_reg[0]_i_4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.513 r  U_ULTRASONIC/distance_cm_reg[0]_i_2/O[0]
                         net (fo=3, routed)           0.667    14.181    U_ULTRASONIC/distance_cm_reg[0]_i_2_n_7
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.299    14.480 r  U_ULTRASONIC/distance_cm[0]_i_29/O
                         net (fo=1, routed)           0.000    14.480    U_ULTRASONIC/distance_cm[0]_i_29_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.860 r  U_ULTRASONIC/distance_cm_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.009    14.869    U_ULTRASONIC/distance_cm_reg[0]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.123 r  U_ULTRASONIC/distance_cm_reg[0]_i_3/CO[0]
                         net (fo=7, routed)           0.516    15.638    U_ULTRASONIC/distance_cm_reg[0]_i_3_n_3
    SLICE_X51Y27         LUT6 (Prop_lut6_I5_O)        0.367    16.005 r  U_ULTRASONIC/distance_cm[4]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.005    U_ULTRASONIC/distance_cm[4]_i_1_n_0
    SLICE_X51Y27         FDCE                                         r  U_ULTRASONIC/distance_cm_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.438    14.779    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X51Y27         FDCE                                         r  U_ULTRASONIC/distance_cm_reg[4]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X51Y27         FDCE (Setup_fdce_C_D)        0.032    15.036    U_ULTRASONIC/distance_cm_reg[4]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -16.005    
  -------------------------------------------------------------------
                         slack                                 -0.969    

Slack (VIOLATED) :        -0.938ns  (required time - arrival time)
  Source:                 U_ULTRASONIC/echo_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_ULTRASONIC/distance_cm_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.938ns  (logic 5.200ns (47.543%)  route 5.738ns (52.457%))
  Logic Levels:           20  (CARRY4=11 LUT3=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.559     5.080    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X50Y19         FDCE                                         r  U_ULTRASONIC/echo_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y19         FDCE (Prop_fdce_C_Q)         0.518     5.598 r  U_ULTRASONIC/echo_counter_reg[6]/Q
                         net (fo=20, routed)          0.680     6.279    U_ULTRASONIC/echo_counter[6]
    SLICE_X52Y18         LUT3 (Prop_lut3_I0_O)        0.124     6.403 r  U_ULTRASONIC/distance_cm[5]_i_61/O
                         net (fo=2, routed)           0.448     6.851    U_ULTRASONIC/distance_cm[5]_i_61_n_0
    SLICE_X52Y18         LUT5 (Prop_lut5_I0_O)        0.124     6.975 r  U_ULTRASONIC/distance_cm[5]_i_42/O
                         net (fo=2, routed)           0.599     7.574    U_ULTRASONIC/distance_cm[5]_i_42_n_0
    SLICE_X53Y19         LUT6 (Prop_lut6_I0_O)        0.124     7.698 r  U_ULTRASONIC/distance_cm[5]_i_46/O
                         net (fo=1, routed)           0.000     7.698    U_ULTRASONIC/distance_cm[5]_i_46_n_0
    SLICE_X53Y19         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.099 r  U_ULTRASONIC/distance_cm_reg[5]_i_28/CO[3]
                         net (fo=1, routed)           0.000     8.099    U_ULTRASONIC/distance_cm_reg[5]_i_28_n_0
    SLICE_X53Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.213 r  U_ULTRASONIC/distance_cm_reg[5]_i_13/CO[3]
                         net (fo=1, routed)           0.000     8.213    U_ULTRASONIC/distance_cm_reg[5]_i_13_n_0
    SLICE_X53Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.327 r  U_ULTRASONIC/distance_cm_reg[5]_i_4/CO[3]
                         net (fo=1, routed)           0.000     8.327    U_ULTRASONIC/distance_cm_reg[5]_i_4_n_0
    SLICE_X53Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.441 r  U_ULTRASONIC/distance_cm_reg[5]_i_2/CO[3]
                         net (fo=1, routed)           0.000     8.441    U_ULTRASONIC/distance_cm_reg[5]_i_2_n_0
    SLICE_X53Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.775 r  U_ULTRASONIC/distance_cm_reg[6]_i_6/O[1]
                         net (fo=19, routed)          0.778     9.553    U_ULTRASONIC/distance_cm_reg[6]_i_6_n_6
    SLICE_X53Y24         LUT3 (Prop_lut3_I1_O)        0.303     9.856 r  U_ULTRASONIC/distance_cm[0]_i_59/O
                         net (fo=1, routed)           0.334    10.190    U_ULTRASONIC/distance_cm[0]_i_59_n_0
    SLICE_X52Y22         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    10.710 r  U_ULTRASONIC/distance_cm_reg[0]_i_44/CO[3]
                         net (fo=1, routed)           0.000    10.710    U_ULTRASONIC/distance_cm_reg[0]_i_44_n_0
    SLICE_X52Y23         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.827 r  U_ULTRASONIC/distance_cm_reg[0]_i_22/CO[3]
                         net (fo=3, routed)           0.757    11.584    U_ULTRASONIC/distance_cm_reg[0]_i_22_n_0
    SLICE_X53Y25         LUT3 (Prop_lut3_I1_O)        0.124    11.708 r  U_ULTRASONIC/distance_cm[0]_i_39/O
                         net (fo=2, routed)           0.497    12.204    U_ULTRASONIC/distance_cm[0]_i_39_n_0
    SLICE_X48Y24         LUT5 (Prop_lut5_I4_O)        0.124    12.328 r  U_ULTRASONIC/distance_cm[0]_i_15_comp/O
                         net (fo=1, routed)           0.440    12.768    U_ULTRASONIC/distance_cm[0]_i_15_n_0_repN
    SLICE_X51Y23         LUT6 (Prop_lut6_I5_O)        0.124    12.892 r  U_ULTRASONIC/distance_cm[0]_i_19_comp/O
                         net (fo=1, routed)           0.000    12.892    U_ULTRASONIC/distance_cm[0]_i_19_n_0
    SLICE_X51Y23         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    13.290 r  U_ULTRASONIC/distance_cm_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.290    U_ULTRASONIC/distance_cm_reg[0]_i_4_n_0
    SLICE_X51Y24         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    13.513 r  U_ULTRASONIC/distance_cm_reg[0]_i_2/O[0]
                         net (fo=3, routed)           0.667    14.181    U_ULTRASONIC/distance_cm_reg[0]_i_2_n_7
    SLICE_X50Y24         LUT4 (Prop_lut4_I2_O)        0.299    14.480 r  U_ULTRASONIC/distance_cm[0]_i_29/O
                         net (fo=1, routed)           0.000    14.480    U_ULTRASONIC/distance_cm[0]_i_29_n_0
    SLICE_X50Y24         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    14.860 r  U_ULTRASONIC/distance_cm_reg[0]_i_10/CO[3]
                         net (fo=1, routed)           0.009    14.869    U_ULTRASONIC/distance_cm_reg[0]_i_10_n_0
    SLICE_X50Y25         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254    15.123 r  U_ULTRASONIC/distance_cm_reg[0]_i_3/CO[0]
                         net (fo=7, routed)           0.528    15.651    U_ULTRASONIC/distance_cm_reg[0]_i_3_n_3
    SLICE_X50Y26         LUT6 (Prop_lut6_I5_O)        0.367    16.018 r  U_ULTRASONIC/distance_cm[2]_i_1_comp/O
                         net (fo=1, routed)           0.000    16.018    U_ULTRASONIC/distance_cm[2]_i_1_n_0
    SLICE_X50Y26         FDCE                                         r  U_ULTRASONIC/distance_cm_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.437    14.778    U_ULTRASONIC/clk_IBUF_BUFG
    SLICE_X50Y26         FDCE                                         r  U_ULTRASONIC/distance_cm_reg[2]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X50Y26         FDCE (Setup_fdce_C_D)        0.077    15.080    U_ULTRASONIC/distance_cm_reg[2]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -16.018    
  -------------------------------------------------------------------
                         slack                                 -0.938    

Slack (VIOLATED) :        -0.929ns  (required time - arrival time)
  Source:                 U_DP/echo_counter_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/msec_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.882ns  (logic 5.204ns (47.824%)  route 5.678ns (52.176%))
  Logic Levels:           17  (CARRY4=8 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.555     5.076    U_DP/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  U_DP/echo_counter_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  U_DP/echo_counter_reg[4]_replica/Q
                         net (fo=8, routed)           0.676     6.208    U_DP/echo_counter_reg[4]_repN
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.332 r  U_DP/msec[3]_i_68/O
                         net (fo=2, routed)           0.727     7.059    U_DP/msec[3]_i_68_n_0
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.124     7.183 r  U_DP/msec[3]_i_72/O
                         net (fo=1, routed)           0.000     7.183    U_DP/msec[3]_i_72_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.730 r  U_DP/msec_reg[3]_i_38/O[2]
                         net (fo=3, routed)           0.341     8.071    U_DP/msec_reg[3]_i_38_n_5
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.302     8.373 f  U_DP/msec[3]_i_42/O
                         net (fo=2, routed)           0.755     9.128    U_DP/msec[3]_i_42_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.252 r  U_DP/msec[3]_i_17/O
                         net (fo=2, routed)           0.658     9.910    U_DP/msec[3]_i_17_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.034 r  U_DP/msec[3]_i_21/O
                         net (fo=1, routed)           0.000    10.034    U_DP/msec[3]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.584 r  U_DP/msec_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.584    U_DP/msec_reg[3]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  U_DP/msec_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.698    U_DP/msec_reg[3]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.920 f  U_DP/msec_reg[6]_i_6/O[0]
                         net (fo=8, routed)           0.664    11.584    U_DP/msec_reg[6]_i_6_n_7
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.299    11.883 r  U_DP/msec[4]_i_60/O
                         net (fo=2, routed)           0.724    12.606    U_DP/msec[4]_i_60_n_0
    SLICE_X42Y21         LUT4 (Prop_lut4_I3_O)        0.124    12.730 r  U_DP/msec[4]_i_64/O
                         net (fo=1, routed)           0.000    12.730    U_DP/msec[4]_i_64_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.263 r  U_DP/msec_reg[4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.263    U_DP/msec_reg[4]_i_33_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.578 r  U_DP/msec_reg[4]_i_14/O[3]
                         net (fo=3, routed)           0.658    14.236    U_DP/msec_reg[4]_i_14_n_4
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.307    14.543 r  U_DP/msec[4]_i_30/O
                         net (fo=1, routed)           0.000    14.543    U_DP/msec[4]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.941 r  U_DP/msec_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.941    U_DP/msec_reg[4]_i_7_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.169 r  U_DP/msec_reg[4]_i_3/CO[2]
                         net (fo=7, routed)           0.475    15.645    U_DP/msec_reg[4]_i_3_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I4_O)        0.313    15.958 r  U_DP/msec[6]_i_2_comp/O
                         net (fo=1, routed)           0.000    15.958    U_DP/msec[6]_i_2_n_0
    SLICE_X47Y22         FDCE                                         r  U_DP/msec_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.434    14.775    U_DP/clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  U_DP/msec_reg[6]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X47Y22         FDCE (Setup_fdce_C_D)        0.029    15.029    U_DP/msec_reg[6]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -15.958    
  -------------------------------------------------------------------
                         slack                                 -0.929    

Slack (VIOLATED) :        -0.924ns  (required time - arrival time)
  Source:                 U_DP/echo_counter_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/msec_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.879ns  (logic 5.204ns (47.837%)  route 5.675ns (52.163%))
  Logic Levels:           17  (CARRY4=8 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.555     5.076    U_DP/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  U_DP/echo_counter_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  U_DP/echo_counter_reg[4]_replica/Q
                         net (fo=8, routed)           0.676     6.208    U_DP/echo_counter_reg[4]_repN
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.332 r  U_DP/msec[3]_i_68/O
                         net (fo=2, routed)           0.727     7.059    U_DP/msec[3]_i_68_n_0
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.124     7.183 r  U_DP/msec[3]_i_72/O
                         net (fo=1, routed)           0.000     7.183    U_DP/msec[3]_i_72_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.730 r  U_DP/msec_reg[3]_i_38/O[2]
                         net (fo=3, routed)           0.341     8.071    U_DP/msec_reg[3]_i_38_n_5
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.302     8.373 f  U_DP/msec[3]_i_42/O
                         net (fo=2, routed)           0.755     9.128    U_DP/msec[3]_i_42_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.252 r  U_DP/msec[3]_i_17/O
                         net (fo=2, routed)           0.658     9.910    U_DP/msec[3]_i_17_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.034 r  U_DP/msec[3]_i_21/O
                         net (fo=1, routed)           0.000    10.034    U_DP/msec[3]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.584 r  U_DP/msec_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.584    U_DP/msec_reg[3]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  U_DP/msec_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.698    U_DP/msec_reg[3]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.920 f  U_DP/msec_reg[6]_i_6/O[0]
                         net (fo=8, routed)           0.664    11.584    U_DP/msec_reg[6]_i_6_n_7
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.299    11.883 r  U_DP/msec[4]_i_60/O
                         net (fo=2, routed)           0.724    12.606    U_DP/msec[4]_i_60_n_0
    SLICE_X42Y21         LUT4 (Prop_lut4_I3_O)        0.124    12.730 r  U_DP/msec[4]_i_64/O
                         net (fo=1, routed)           0.000    12.730    U_DP/msec[4]_i_64_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.263 r  U_DP/msec_reg[4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.263    U_DP/msec_reg[4]_i_33_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.578 r  U_DP/msec_reg[4]_i_14/O[3]
                         net (fo=3, routed)           0.658    14.236    U_DP/msec_reg[4]_i_14_n_4
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.307    14.543 r  U_DP/msec[4]_i_30/O
                         net (fo=1, routed)           0.000    14.543    U_DP/msec[4]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.941 r  U_DP/msec_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.941    U_DP/msec_reg[4]_i_7_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.169 r  U_DP/msec_reg[4]_i_3/CO[2]
                         net (fo=7, routed)           0.472    15.642    U_DP/msec_reg[4]_i_3_n_1
    SLICE_X47Y22         LUT6 (Prop_lut6_I5_O)        0.313    15.955 r  U_DP/msec[0]_i_1_comp/O
                         net (fo=1, routed)           0.000    15.955    U_DP/msec[0]_i_1_n_0
    SLICE_X47Y22         FDCE                                         r  U_DP/msec_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.434    14.775    U_DP/clk_IBUF_BUFG
    SLICE_X47Y22         FDCE                                         r  U_DP/msec_reg[0]/C
                         clock pessimism              0.260    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X47Y22         FDCE (Setup_fdce_C_D)        0.031    15.031    U_DP/msec_reg[0]
  -------------------------------------------------------------------
                         required time                         15.031    
                         arrival time                         -15.955    
  -------------------------------------------------------------------
                         slack                                 -0.924    

Slack (VIOLATED) :        -0.914ns  (required time - arrival time)
  Source:                 U_DP/echo_counter_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/msec_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.910ns  (logic 5.204ns (47.698%)  route 5.706ns (52.301%))
  Logic Levels:           17  (CARRY4=8 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.555     5.076    U_DP/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  U_DP/echo_counter_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  U_DP/echo_counter_reg[4]_replica/Q
                         net (fo=8, routed)           0.676     6.208    U_DP/echo_counter_reg[4]_repN
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.332 r  U_DP/msec[3]_i_68/O
                         net (fo=2, routed)           0.727     7.059    U_DP/msec[3]_i_68_n_0
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.124     7.183 r  U_DP/msec[3]_i_72/O
                         net (fo=1, routed)           0.000     7.183    U_DP/msec[3]_i_72_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.730 r  U_DP/msec_reg[3]_i_38/O[2]
                         net (fo=3, routed)           0.341     8.071    U_DP/msec_reg[3]_i_38_n_5
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.302     8.373 f  U_DP/msec[3]_i_42/O
                         net (fo=2, routed)           0.755     9.128    U_DP/msec[3]_i_42_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.252 r  U_DP/msec[3]_i_17/O
                         net (fo=2, routed)           0.658     9.910    U_DP/msec[3]_i_17_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.034 r  U_DP/msec[3]_i_21/O
                         net (fo=1, routed)           0.000    10.034    U_DP/msec[3]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.584 r  U_DP/msec_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.584    U_DP/msec_reg[3]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  U_DP/msec_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.698    U_DP/msec_reg[3]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.920 f  U_DP/msec_reg[6]_i_6/O[0]
                         net (fo=8, routed)           0.664    11.584    U_DP/msec_reg[6]_i_6_n_7
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.299    11.883 r  U_DP/msec[4]_i_60/O
                         net (fo=2, routed)           0.724    12.606    U_DP/msec[4]_i_60_n_0
    SLICE_X42Y21         LUT4 (Prop_lut4_I3_O)        0.124    12.730 r  U_DP/msec[4]_i_64/O
                         net (fo=1, routed)           0.000    12.730    U_DP/msec[4]_i_64_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.263 r  U_DP/msec_reg[4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.263    U_DP/msec_reg[4]_i_33_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.578 r  U_DP/msec_reg[4]_i_14/O[3]
                         net (fo=3, routed)           0.658    14.236    U_DP/msec_reg[4]_i_14_n_4
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.307    14.543 r  U_DP/msec[4]_i_30/O
                         net (fo=1, routed)           0.000    14.543    U_DP/msec[4]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.941 r  U_DP/msec_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.941    U_DP/msec_reg[4]_i_7_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.169 r  U_DP/msec_reg[4]_i_3/CO[2]
                         net (fo=7, routed)           0.504    15.673    U_DP/msec_reg[4]_i_3_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I3_O)        0.313    15.986 r  U_DP/msec[4]_i_1/O
                         net (fo=1, routed)           0.000    15.986    U_DP/msec[4]_i_1_n_0
    SLICE_X38Y23         FDCE                                         r  U_DP/msec_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.430    14.771    U_DP/clk_IBUF_BUFG
    SLICE_X38Y23         FDCE                                         r  U_DP/msec_reg[4]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y23         FDCE (Setup_fdce_C_D)        0.077    15.073    U_DP/msec_reg[4]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -15.986    
  -------------------------------------------------------------------
                         slack                                 -0.914    

Slack (VIOLATED) :        -0.908ns  (required time - arrival time)
  Source:                 U_DP/echo_counter_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/msec_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.906ns  (logic 5.204ns (47.716%)  route 5.702ns (52.284%))
  Logic Levels:           17  (CARRY4=8 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.555     5.076    U_DP/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  U_DP/echo_counter_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  U_DP/echo_counter_reg[4]_replica/Q
                         net (fo=8, routed)           0.676     6.208    U_DP/echo_counter_reg[4]_repN
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.332 r  U_DP/msec[3]_i_68/O
                         net (fo=2, routed)           0.727     7.059    U_DP/msec[3]_i_68_n_0
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.124     7.183 r  U_DP/msec[3]_i_72/O
                         net (fo=1, routed)           0.000     7.183    U_DP/msec[3]_i_72_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.730 r  U_DP/msec_reg[3]_i_38/O[2]
                         net (fo=3, routed)           0.341     8.071    U_DP/msec_reg[3]_i_38_n_5
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.302     8.373 f  U_DP/msec[3]_i_42/O
                         net (fo=2, routed)           0.755     9.128    U_DP/msec[3]_i_42_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.252 r  U_DP/msec[3]_i_17/O
                         net (fo=2, routed)           0.658     9.910    U_DP/msec[3]_i_17_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.034 r  U_DP/msec[3]_i_21/O
                         net (fo=1, routed)           0.000    10.034    U_DP/msec[3]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.584 r  U_DP/msec_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.584    U_DP/msec_reg[3]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  U_DP/msec_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.698    U_DP/msec_reg[3]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.920 f  U_DP/msec_reg[6]_i_6/O[0]
                         net (fo=8, routed)           0.664    11.584    U_DP/msec_reg[6]_i_6_n_7
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.299    11.883 r  U_DP/msec[4]_i_60/O
                         net (fo=2, routed)           0.724    12.606    U_DP/msec[4]_i_60_n_0
    SLICE_X42Y21         LUT4 (Prop_lut4_I3_O)        0.124    12.730 r  U_DP/msec[4]_i_64/O
                         net (fo=1, routed)           0.000    12.730    U_DP/msec[4]_i_64_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.263 r  U_DP/msec_reg[4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.263    U_DP/msec_reg[4]_i_33_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.578 r  U_DP/msec_reg[4]_i_14/O[3]
                         net (fo=3, routed)           0.658    14.236    U_DP/msec_reg[4]_i_14_n_4
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.307    14.543 r  U_DP/msec[4]_i_30/O
                         net (fo=1, routed)           0.000    14.543    U_DP/msec[4]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.941 r  U_DP/msec_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.941    U_DP/msec_reg[4]_i_7_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.169 r  U_DP/msec_reg[4]_i_3/CO[2]
                         net (fo=7, routed)           0.500    15.669    U_DP/msec_reg[4]_i_3_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.313    15.982 r  U_DP/msec[3]_i_1/O
                         net (fo=1, routed)           0.000    15.982    U_DP/msec[3]_i_1_n_0
    SLICE_X38Y23         FDCE                                         r  U_DP/msec_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.430    14.771    U_DP/clk_IBUF_BUFG
    SLICE_X38Y23         FDCE                                         r  U_DP/msec_reg[3]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y23         FDCE (Setup_fdce_C_D)        0.079    15.075    U_DP/msec_reg[3]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -15.982    
  -------------------------------------------------------------------
                         slack                                 -0.908    

Slack (VIOLATED) :        -0.907ns  (required time - arrival time)
  Source:                 U_DP/echo_counter_reg[4]_replica/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DP/msec_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        10.907ns  (logic 5.204ns (47.712%)  route 5.703ns (52.288%))
  Logic Levels:           17  (CARRY4=8 LUT3=3 LUT4=3 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.076ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.555     5.076    U_DP/clk_IBUF_BUFG
    SLICE_X43Y18         FDCE                                         r  U_DP/echo_counter_reg[4]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y18         FDCE (Prop_fdce_C_Q)         0.456     5.532 r  U_DP/echo_counter_reg[4]_replica/Q
                         net (fo=8, routed)           0.676     6.208    U_DP/echo_counter_reg[4]_repN
    SLICE_X43Y17         LUT3 (Prop_lut3_I0_O)        0.124     6.332 r  U_DP/msec[3]_i_68/O
                         net (fo=2, routed)           0.727     7.059    U_DP/msec[3]_i_68_n_0
    SLICE_X40Y18         LUT4 (Prop_lut4_I3_O)        0.124     7.183 r  U_DP/msec[3]_i_72/O
                         net (fo=1, routed)           0.000     7.183    U_DP/msec[3]_i_72_n_0
    SLICE_X40Y18         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     7.730 r  U_DP/msec_reg[3]_i_38/O[2]
                         net (fo=3, routed)           0.341     8.071    U_DP/msec_reg[3]_i_38_n_5
    SLICE_X38Y18         LUT3 (Prop_lut3_I2_O)        0.302     8.373 f  U_DP/msec[3]_i_42/O
                         net (fo=2, routed)           0.755     9.128    U_DP/msec[3]_i_42_n_0
    SLICE_X39Y19         LUT5 (Prop_lut5_I3_O)        0.124     9.252 r  U_DP/msec[3]_i_17/O
                         net (fo=2, routed)           0.658     9.910    U_DP/msec[3]_i_17_n_0
    SLICE_X41Y19         LUT6 (Prop_lut6_I0_O)        0.124    10.034 r  U_DP/msec[3]_i_21/O
                         net (fo=1, routed)           0.000    10.034    U_DP/msec[3]_i_21_n_0
    SLICE_X41Y19         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.584 r  U_DP/msec_reg[3]_i_4/CO[3]
                         net (fo=1, routed)           0.000    10.584    U_DP/msec_reg[3]_i_4_n_0
    SLICE_X41Y20         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.698 r  U_DP/msec_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    10.698    U_DP/msec_reg[3]_i_2_n_0
    SLICE_X41Y21         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.920 f  U_DP/msec_reg[6]_i_6/O[0]
                         net (fo=8, routed)           0.664    11.584    U_DP/msec_reg[6]_i_6_n_7
    SLICE_X40Y22         LUT3 (Prop_lut3_I1_O)        0.299    11.883 r  U_DP/msec[4]_i_60/O
                         net (fo=2, routed)           0.724    12.606    U_DP/msec[4]_i_60_n_0
    SLICE_X42Y21         LUT4 (Prop_lut4_I3_O)        0.124    12.730 r  U_DP/msec[4]_i_64/O
                         net (fo=1, routed)           0.000    12.730    U_DP/msec[4]_i_64_n_0
    SLICE_X42Y21         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.263 r  U_DP/msec_reg[4]_i_33/CO[3]
                         net (fo=1, routed)           0.000    13.263    U_DP/msec_reg[4]_i_33_n_0
    SLICE_X42Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.578 r  U_DP/msec_reg[4]_i_14/O[3]
                         net (fo=3, routed)           0.658    14.236    U_DP/msec_reg[4]_i_14_n_4
    SLICE_X43Y22         LUT4 (Prop_lut4_I1_O)        0.307    14.543 r  U_DP/msec[4]_i_30/O
                         net (fo=1, routed)           0.000    14.543    U_DP/msec[4]_i_30_n_0
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    14.941 r  U_DP/msec_reg[4]_i_7/CO[3]
                         net (fo=1, routed)           0.000    14.941    U_DP/msec_reg[4]_i_7_n_0
    SLICE_X43Y23         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    15.169 r  U_DP/msec_reg[4]_i_3/CO[2]
                         net (fo=7, routed)           0.501    15.670    U_DP/msec_reg[4]_i_3_n_1
    SLICE_X38Y23         LUT6 (Prop_lut6_I4_O)        0.313    15.983 r  U_DP/msec[2]_i_1/O
                         net (fo=1, routed)           0.000    15.983    U_DP/msec[2]_i_1_n_0
    SLICE_X38Y23         FDCE                                         r  U_DP/msec_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.430    14.771    U_DP/clk_IBUF_BUFG
    SLICE_X38Y23         FDCE                                         r  U_DP/msec_reg[2]/C
                         clock pessimism              0.260    15.031    
                         clock uncertainty           -0.035    14.996    
    SLICE_X38Y23         FDCE (Setup_fdce_C_D)        0.081    15.077    U_DP/msec_reg[2]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -15.983    
  -------------------------------------------------------------------
                         slack                                 -0.907    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 U_FSM/sw_meta1_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FSM/sw_meta2_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.141ns (38.518%)  route 0.225ns (61.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.553     1.436    U_FSM/clk_IBUF_BUFG
    SLICE_X37Y21         FDCE                                         r  U_FSM/sw_meta1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y21         FDCE (Prop_fdce_C_Q)         0.141     1.577 r  U_FSM/sw_meta1_reg[3]/Q
                         net (fo=1, routed)           0.225     1.802    U_FSM/sw_meta1[3]
    SLICE_X33Y19         FDCE                                         r  U_FSM/sw_meta2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.822     1.949    U_FSM/clk_IBUF_BUFG
    SLICE_X33Y19         FDCE                                         r  U_FSM/sw_meta2_reg[3]/C
                         clock pessimism             -0.249     1.700    
    SLICE_X33Y19         FDCE (Hold_fdce_C_D)         0.070     1.770    U_FSM/sw_meta2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.770    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.083ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.248%)  route 0.101ns (41.752%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.558     1.441    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X32Y16         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[2]/Q
                         net (fo=1, routed)           0.101     1.683    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/DIB0
    SLICE_X30Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.824     1.951    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.497     1.454    
    SLICE_X30Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.600    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.683    
  -------------------------------------------------------------------
                         slack                                  0.083    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.830%)  route 0.103ns (42.170%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.558     1.441    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X32Y16         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[0]/Q
                         net (fo=1, routed)           0.103     1.685    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/DIA0
    SLICE_X30Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.824     1.951    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.497     1.454    
    SLICE_X30Y17         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.601    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 U_DUT_CTR/btn_sync_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DUT_CTR/btn_sync_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.141ns (32.654%)  route 0.291ns (67.346%))
  Logic Levels:           0  
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.554     1.437    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  U_DUT_CTR/btn_sync_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y19         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  U_DUT_CTR/btn_sync_reg[0]/Q
                         net (fo=1, routed)           0.291     1.869    U_DUT_CTR/btn_sync_reg_n_0_[0]
    SLICE_X43Y27         FDCE                                         r  U_DUT_CTR/btn_sync_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.820     1.947    U_DUT_CTR/clk_IBUF_BUFG
    SLICE_X43Y27         FDCE                                         r  U_DUT_CTR/btn_sync_reg[1]/C
                         clock pessimism             -0.249     1.698    
    SLICE_X43Y27         FDCE (Hold_fdce_C_D)         0.075     1.773    U_DUT_CTR/btn_sync_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.773    
                         arrival time                           1.869    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 U_Btn_DB_RUN/btn_edge_pulse_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_FSM/current_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.450ns  (logic 0.227ns (50.479%)  route 0.223ns (49.521%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.555     1.438    U_Btn_DB_RUN/clk_IBUF_BUFG
    SLICE_X36Y19         FDCE                                         r  U_Btn_DB_RUN/btn_edge_pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y19         FDCE (Prop_fdce_C_Q)         0.128     1.566 r  U_Btn_DB_RUN/btn_edge_pulse_reg/Q
                         net (fo=5, routed)           0.223     1.789    U_FSM/btn_edge_pulse
    SLICE_X35Y19         LUT6 (Prop_lut6_I2_O)        0.099     1.888 r  U_FSM/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.888    U_FSM/current_state[2]_i_1_n_0
    SLICE_X35Y19         FDCE                                         r  U_FSM/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.821     1.948    U_FSM/clk_IBUF_BUFG
    SLICE_X35Y19         FDCE                                         r  U_FSM/current_state_reg[2]/C
                         clock pessimism             -0.249     1.699    
    SLICE_X35Y19         FDCE (Hold_fdce_C_D)         0.092     1.791    U_FSM/current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.791    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 U_STOPWATCH_DP/U_time_min/count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_STOPWATCH_DP/U_time_min/count_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.459ns  (logic 0.227ns (49.496%)  route 0.232ns (50.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.550     1.433    U_STOPWATCH_DP/U_time_min/clk_IBUF_BUFG
    SLICE_X35Y26         FDCE                                         r  U_STOPWATCH_DP/U_time_min/count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y26         FDCE (Prop_fdce_C_Q)         0.128     1.561 r  U_STOPWATCH_DP/U_time_min/count_reg_reg[1]/Q
                         net (fo=7, routed)           0.232     1.793    U_STOPWATCH_DP/U_time_min/Q[1]
    SLICE_X36Y26         LUT6 (Prop_lut6_I3_O)        0.099     1.892 r  U_STOPWATCH_DP/U_time_min/count_reg[4]_i_1__3/O
                         net (fo=1, routed)           0.000     1.892    U_STOPWATCH_DP/U_time_min/count_reg[4]_i_1__3_n_0
    SLICE_X36Y26         FDCE                                         r  U_STOPWATCH_DP/U_time_min/count_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.817     1.944    U_STOPWATCH_DP/U_time_min/clk_IBUF_BUFG
    SLICE_X36Y26         FDCE                                         r  U_STOPWATCH_DP/U_time_min/count_reg_reg[4]/C
                         clock pessimism             -0.249     1.695    
    SLICE_X36Y26         FDCE (Hold_fdce_C_D)         0.092     1.787    U_STOPWATCH_DP/U_time_min/count_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.787    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/U_UART_CU/is_run_cmd_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.164ns (36.597%)  route 0.284ns (63.403%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.558     1.441    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y13         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/is_run_cmd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y13         FDCE (Prop_fdce_C_Q)         0.164     1.605 r  U_UART_FIFO_TOP/U_UART_CU/is_run_cmd_reg/Q
                         net (fo=4, routed)           0.284     1.889    U_UART_FIFO_TOP/U_UART_CU/is_run_cmd
    SLICE_X36Y14         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.827     1.954    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X36Y14         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[6]/C
                         clock pessimism             -0.249     1.705    
    SLICE_X36Y14         FDCE (Hold_fdce_C_D)         0.076     1.781    U_UART_FIFO_TOP/U_UART_CU/rx_data_shift_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.781    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.458%)  route 0.293ns (67.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.558     1.441    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X31Y16         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.293     1.876    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X30Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.824     1.951    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.497     1.454    
    SLICE_X30Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.764    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.458%)  route 0.293ns (67.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.558     1.441    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X31Y16         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.293     1.876    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X30Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.824     1.951    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism             -0.497     1.454    
    SLICE_X30Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.764    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/WADR0
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.141ns (32.458%)  route 0.293ns (67.542%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.558     1.441    U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/clk_IBUF_BUFG
    SLICE_X31Y16         FDCE                                         r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_UART_FIFO_TOP/u_fifo_tx/u_ctrl_unit/wptr_reg_reg[0]/Q
                         net (fo=23, routed)          0.293     1.876    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/ADDRD0
    SLICE_X30Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.824     1.951    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/WCLK
    SLICE_X30Y17         RAMD32                                       r  U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.497     1.454    
    SLICE_X30Y17         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.764    U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.764    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X35Y19   U_Btn_DB_CLEAR/btn_edge_pulse_reg/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X35Y13   U_Btn_DB_CLEAR/debounce_cnt_reg[0]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X31Y25   U_CLOCK/clk_counter_reg[16]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X31Y25   U_CLOCK/clk_counter_reg[17]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X31Y25   U_CLOCK/clk_counter_reg[18]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X31Y25   U_CLOCK/clk_counter_reg[19]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X31Y21   U_CLOCK/clk_counter_reg[1]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X31Y26   U_CLOCK/clk_counter_reg[20]/C
Min Period        n/a     FDCE/C      n/a            1.000         10.000      9.000      SLICE_X31Y26   U_CLOCK/clk_counter_reg[21]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.250         5.000       3.750      SLICE_X34Y10   U_UART_FIFO_TOP/u_fifo_rx/u_reg_file/mem_reg_0_15_6_7/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.250         5.000       3.750      SLICE_X30Y17   U_UART_FIFO_TOP/u_fifo_tx/u_reg_file/mem_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.674ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.383ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.580ns (15.343%)  route 3.200ns (84.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.348     5.877    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.001 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.852     8.854    U_UART_FIFO_TOP/U_uart_tx/AR[0]
    SLICE_X29Y17         FDCE                                         f  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.439    14.780    U_UART_FIFO_TOP/U_uart_tx/clk_IBUF_BUFG
    SLICE_X29Y17         FDCE                                         r  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[0]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X29Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.580ns (15.343%)  route 3.200ns (84.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.348     5.877    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.001 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.852     8.854    U_UART_FIFO_TOP/U_uart_tx/AR[0]
    SLICE_X29Y17         FDCE                                         f  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.439    14.780    U_UART_FIFO_TOP/U_uart_tx/clk_IBUF_BUFG
    SLICE_X29Y17         FDCE                                         r  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[2]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X29Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.580ns (15.343%)  route 3.200ns (84.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.348     5.877    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.001 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.852     8.854    U_UART_FIFO_TOP/U_uart_tx/AR[0]
    SLICE_X29Y17         FDCE                                         f  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.439    14.780    U_UART_FIFO_TOP/U_uart_tx/clk_IBUF_BUFG
    SLICE_X29Y17         FDCE                                         r  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[4]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X29Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.580ns (15.343%)  route 3.200ns (84.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.348     5.877    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.001 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.852     8.854    U_UART_FIFO_TOP/U_uart_tx/AR[0]
    SLICE_X29Y17         FDCE                                         f  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.439    14.780    U_UART_FIFO_TOP/U_uart_tx/clk_IBUF_BUFG
    SLICE_X29Y17         FDCE                                         r  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[5]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X29Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.580ns (15.343%)  route 3.200ns (84.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.348     5.877    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.001 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.852     8.854    U_UART_FIFO_TOP/U_uart_tx/AR[0]
    SLICE_X29Y17         FDCE                                         f  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.439    14.780    U_UART_FIFO_TOP/U_uart_tx/clk_IBUF_BUFG
    SLICE_X29Y17         FDCE                                         r  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[6]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X29Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.674ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.780ns  (logic 0.580ns (15.343%)  route 3.200ns (84.657%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.348     5.877    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.001 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.852     8.854    U_UART_FIFO_TOP/U_uart_tx/AR[0]
    SLICE_X29Y17         FDCE                                         f  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.439    14.780    U_UART_FIFO_TOP/U_uart_tx/clk_IBUF_BUFG
    SLICE_X29Y17         FDCE                                         r  U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[7]/C
                         clock pessimism              0.188    14.968    
                         clock uncertainty           -0.035    14.933    
    SLICE_X29Y17         FDCE (Recov_fdce_C_CLR)     -0.405    14.528    U_UART_FIFO_TOP/U_uart_tx/temp_data_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -8.854    
  -------------------------------------------------------------------
                         slack                                  5.674    

Slack (MET) :             5.866ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_uart_tx/tx_reg_reg/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.633ns  (logic 0.580ns (15.965%)  route 3.053ns (84.035%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.348     5.877    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.001 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.705     8.706    U_UART_FIFO_TOP/U_uart_tx/AR[0]
    SLICE_X29Y18         FDPE                                         f  U_UART_FIFO_TOP/U_uart_tx/tx_reg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.437    14.778    U_UART_FIFO_TOP/U_uart_tx/clk_IBUF_BUFG
    SLICE_X29Y18         FDPE                                         r  U_UART_FIFO_TOP/U_uart_tx/tx_reg_reg/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X29Y18         FDPE (Recov_fdpe_C_PRE)     -0.359    14.572    U_UART_FIFO_TOP/U_uart_tx/tx_reg_reg
  -------------------------------------------------------------------
                         required time                         14.572    
                         arrival time                          -8.706    
  -------------------------------------------------------------------
                         slack                                  5.866    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/btn_sec_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.580ns (16.096%)  route 3.023ns (83.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.348     5.877    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.001 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.675     8.677    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X34Y16         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/btn_sec_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.437    14.778    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/btn_sec_reg/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y16         FDCE (Recov_fdce_C_CLR)     -0.361    14.570    U_UART_FIFO_TOP/U_UART_CU/btn_sec_reg
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.893ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/timer_start_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.580ns (16.096%)  route 3.023ns (83.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.348     5.877    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.001 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.675     8.677    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X34Y16         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/timer_start_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.437    14.778    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/timer_start_reg/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y16         FDCE (Recov_fdce_C_CLR)     -0.361    14.570    U_UART_FIFO_TOP/U_UART_CU/timer_start_reg
  -------------------------------------------------------------------
                         required time                         14.570    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.893    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/btn_hour_reg/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.603ns  (logic 0.580ns (16.096%)  route 3.023ns (83.904%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.188ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.552     5.073    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.456     5.529 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.348     5.877    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.124     6.001 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         2.675     8.677    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X34Y16         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/btn_hour_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         1.437    14.778    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y16         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/btn_hour_reg/C
                         clock pessimism              0.188    14.966    
                         clock uncertainty           -0.035    14.931    
    SLICE_X34Y16         FDCE (Recov_fdce_C_CLR)     -0.319    14.612    U_UART_FIFO_TOP/U_UART_CU/btn_hour_reg
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.677    
  -------------------------------------------------------------------
                         slack                                  5.935    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.383ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/w_clear_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.212%)  route 0.391ns (67.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.160     1.738    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.783 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.231     2.015    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X34Y20         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/w_clear_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.820     1.947    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y20         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/w_clear_reg/C
                         clock pessimism             -0.249     1.698    
    SLICE_X34Y20         FDCE (Remov_fdce_C_CLR)     -0.067     1.631    U_UART_FIFO_TOP/U_UART_CU/w_clear_reg
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.383    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/w_run_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.186ns (32.212%)  route 0.391ns (67.788%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.261ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.160     1.738    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.783 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.231     2.015    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X35Y20         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/w_run_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.820     1.947    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X35Y20         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/w_run_reg/C
                         clock pessimism             -0.249     1.698    
    SLICE_X35Y20         FDCE (Remov_fdce_C_CLR)     -0.092     1.606    U_UART_FIFO_TOP/U_UART_CU/w_run_reg
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           2.015    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.771%)  route 0.439ns (70.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.160     1.738    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.783 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.279     2.062    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X34Y14         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.826     1.953    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[1]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.771%)  route 0.439ns (70.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.160     1.738    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.783 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.279     2.062    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X34Y14         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.826     1.953    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[3]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.625ns  (logic 0.186ns (29.771%)  route 0.439ns (70.229%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.160     1.738    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.783 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.279     2.062    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X34Y14         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.826     1.953    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y14         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[4]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y14         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    U_UART_FIFO_TOP/U_UART_CU/tx_wdata_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.062    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.887%)  route 0.561ns (75.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.160     1.738    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.783 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.401     2.184    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X34Y13         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.826     1.953    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y13         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[1]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.887%)  route 0.561ns (75.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.160     1.738    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.783 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.401     2.184    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X34Y13         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.826     1.953    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y13         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[3]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.887%)  route 0.561ns (75.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.160     1.738    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.783 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.401     2.184    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X34Y13         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.826     1.953    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y13         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[4]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.887%)  route 0.561ns (75.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.160     1.738    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.783 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.401     2.184    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X34Y13         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.826     1.953    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y13         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[6]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.547    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 uart_ready_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.186ns (24.887%)  route 0.561ns (75.113%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.554     1.437    clk_IBUF_BUFG
    SLICE_X36Y20         FDCE                                         r  uart_ready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y20         FDCE (Prop_fdce_C_Q)         0.141     1.578 f  uart_ready_reg/Q
                         net (fo=24, routed)          0.160     1.738    U_UART_FIFO_TOP/U_UART_CU/uart_ready
    SLICE_X37Y21         LUT2 (Prop_lut2_I0_O)        0.045     1.783 f  U_UART_FIFO_TOP/U_UART_CU/FSM_sequential_state[1]_i_2__0/O
                         net (fo=147, routed)         0.401     2.184    U_UART_FIFO_TOP/U_UART_CU/AR[0]
    SLICE_X34Y13         FDCE                                         f  U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=900, routed)         0.826     1.953    U_UART_FIFO_TOP/U_UART_CU/clk_IBUF_BUFG
    SLICE_X34Y13         FDCE                                         r  U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[7]/C
                         clock pessimism             -0.249     1.704    
    SLICE_X34Y13         FDCE (Remov_fdce_C_CLR)     -0.067     1.637    U_UART_FIFO_TOP/U_UART_CU/cmd_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.637    
                         arrival time                           2.184    
  -------------------------------------------------------------------
                         slack                                  0.547    





