/*
 *             Texas Instruments OMAP(TM) Platform Firmware
 *  (c) Copyright 2009, Texas Instruments Incorporated.  All Rights Reserved.
 *
 *  Use of this firmware is controlled by the terms and conditions found
 *  in the license agreement under which this firmware has been supplied.
 */
#ifndef __ABE_SM_ADDR_H_
#define __ABE_SM_ADDR_H_

#define init_SM_ADDR                                        0 
#define init_SM_ADDR_END                                    241 
#define init_SM_sizeof                                      242 

#define S_Data0_ADDR                                        242 
#define S_Data0_ADDR_END                                    242 
#define S_Data0_sizeof                                      1 

#define S_Temp_ADDR                                         243 
#define S_Temp_ADDR_END                                     243 
#define S_Temp_sizeof                                       1 

#define S_PhoenixOffset_ADDR                                244 
#define S_PhoenixOffset_ADDR_END                            244 
#define S_PhoenixOffset_sizeof                              1 

#define S_GTarget_ADDR                                      245 
#define S_GTarget_ADDR_END                                  253 
#define S_GTarget_sizeof                                    9 

#define S_GCurrent_ADDR                                     254 
#define S_GCurrent_ADDR_END                                 262 
#define S_GCurrent_sizeof                                   9 

#define S_Tones_ADDR                                        263 
#define S_Tones_ADDR_END                                    274 
#define S_Tones_sizeof                                      12 

#define S_VX_DL_ADDR                                        275 
#define S_VX_DL_ADDR_END                                    286 
#define S_VX_DL_sizeof                                      12 

#define S_MM_UL2_ADDR                                       287 
#define S_MM_UL2_ADDR_END                                   298 
#define S_MM_UL2_sizeof                                     12 

#define S_MM_DL_ADDR                                        299 
#define S_MM_DL_ADDR_END                                    310 
#define S_MM_DL_sizeof                                      12 

#define S_DL1_M_Out_ADDR                                    311 
#define S_DL1_M_Out_ADDR_END                                322 
#define S_DL1_M_Out_sizeof                                  12 

#define S_DL2_M_Out_ADDR                                    323 
#define S_DL2_M_Out_ADDR_END                                334 
#define S_DL2_M_Out_sizeof                                  12 

#define S_Echo_M_Out_ADDR                                   335 
#define S_Echo_M_Out_ADDR_END                               346 
#define S_Echo_M_Out_sizeof                                 12 

#define S_SDT_M_Out_ADDR                                    347 
#define S_SDT_M_Out_ADDR_END                                358 
#define S_SDT_M_Out_sizeof                                  12 

#define S_VX_UL_ADDR                                        359 
#define S_VX_UL_ADDR_END                                    370 
#define S_VX_UL_sizeof                                      12 

#define S_SDT_F_ADDR                                        371 
#define S_SDT_F_ADDR_END                                    382 
#define S_SDT_F_sizeof                                      12 

#define S_SDT_F_data_ADDR                                   383 
#define S_SDT_F_data_ADDR_END                               399 
#define S_SDT_F_data_sizeof                                 17 

#define S_MM_DL_OSR_ADDR                                    400 
#define S_MM_DL_OSR_ADDR_END                                423 
#define S_MM_DL_OSR_sizeof                                  24 

#define S_MM_96_F_ADDR                                      424 
#define S_MM_96_F_ADDR_END                                  447 
#define S_MM_96_F_sizeof                                    24 

#define S_MM96_F_data_ADDR                                  448 
#define S_MM96_F_data_ADDR_END                              464 
#define S_MM96_F_data_sizeof                                17 

#define S_24_zeros_ADDR                                     465 
#define S_24_zeros_ADDR_END                                 488 
#define S_24_zeros_sizeof                                   24 

#define S_DMIC1_ADDR                                        489 
#define S_DMIC1_ADDR_END                                    500 
#define S_DMIC1_sizeof                                      12 

#define S_DMIC2_ADDR                                        501 
#define S_DMIC2_ADDR_END                                    512 
#define S_DMIC2_sizeof                                      12 

#define S_DMIC3_ADDR                                        513 
#define S_DMIC3_ADDR_END                                    524 
#define S_DMIC3_sizeof                                      12 

#define S_BT_UL_ADDR                                        525 
#define S_BT_UL_ADDR_END                                    536 
#define S_BT_UL_sizeof                                      12 

#define S_AMIC_ADDR                                         537 
#define S_AMIC_ADDR_END                                     548 
#define S_AMIC_sizeof                                       12 

#define S_EANC_FBK_ADDR                                     549 
#define S_EANC_FBK_ADDR_END                                 560 
#define S_EANC_FBK_sizeof                                   12 

#define S_DMIC1_L_ADDR                                      561 
#define S_DMIC1_L_ADDR_END                                  572 
#define S_DMIC1_L_sizeof                                    12 

#define S_DMIC1_R_ADDR                                      573 
#define S_DMIC1_R_ADDR_END                                  584 
#define S_DMIC1_R_sizeof                                    12 

#define S_DMIC2_L_ADDR                                      585 
#define S_DMIC2_L_ADDR_END                                  596 
#define S_DMIC2_L_sizeof                                    12 

#define S_DMIC2_R_ADDR                                      597 
#define S_DMIC2_R_ADDR_END                                  608 
#define S_DMIC2_R_sizeof                                    12 

#define S_DMIC3_L_ADDR                                      609 
#define S_DMIC3_L_ADDR_END                                  620 
#define S_DMIC3_L_sizeof                                    12 

#define S_DMIC3_R_ADDR                                      621 
#define S_DMIC3_R_ADDR_END                                  632 
#define S_DMIC3_R_sizeof                                    12 

#define S_BT_L_ADDR                                         633 
#define S_BT_L_ADDR_END                                     644 
#define S_BT_L_sizeof                                       12 

#define S_BT_R_ADDR                                         645 
#define S_BT_R_ADDR_END                                     656 
#define S_BT_R_sizeof                                       12 

#define S_AMIC_L_ADDR                                       657 
#define S_AMIC_L_ADDR_END                                   668 
#define S_AMIC_L_sizeof                                     12 

#define S_AMIC_R_ADDR                                       669 
#define S_AMIC_R_ADDR_END                                   680 
#define S_AMIC_R_sizeof                                     12 

#define S_EANC_FBK_L_ADDR                                   681 
#define S_EANC_FBK_L_ADDR_END                               692 
#define S_EANC_FBK_L_sizeof                                 12 

#define S_EANC_FBK_R_ADDR                                   693 
#define S_EANC_FBK_R_ADDR_END                               704 
#define S_EANC_FBK_R_sizeof                                 12 

#define S_EchoRef_L_ADDR                                    705 
#define S_EchoRef_L_ADDR_END                                716 
#define S_EchoRef_L_sizeof                                  12 

#define S_EchoRef_R_ADDR                                    717 
#define S_EchoRef_R_ADDR_END                                728 
#define S_EchoRef_R_sizeof                                  12 

#define S_MM_DL_L_ADDR                                      729 
#define S_MM_DL_L_ADDR_END                                  740 
#define S_MM_DL_L_sizeof                                    12 

#define S_MM_DL_R_ADDR                                      741 
#define S_MM_DL_R_ADDR_END                                  752 
#define S_MM_DL_R_sizeof                                    12 

#define S_MM_UL_ADDR                                        753 
#define S_MM_UL_ADDR_END                                    812 
#define S_MM_UL_sizeof                                      60 

#define S_AMIC_96k_ADDR                                     813 
#define S_AMIC_96k_ADDR_END                                 836 
#define S_AMIC_96k_sizeof                                   24 

#define S_DMIC0_96k_ADDR                                    837 
#define S_DMIC0_96k_ADDR_END                                860 
#define S_DMIC0_96k_sizeof                                  24 

#define S_DMIC1_96k_ADDR                                    861 
#define S_DMIC1_96k_ADDR_END                                884 
#define S_DMIC1_96k_sizeof                                  24 

#define S_DMIC2_96k_ADDR                                    885 
#define S_DMIC2_96k_ADDR_END                                908 
#define S_DMIC2_96k_sizeof                                  24 

#define S_DMIC4EANC_ADDR                                    909 
#define S_DMIC4EANC_ADDR_END                                914 
#define S_DMIC4EANC_sizeof                                  6 

#define S_AMIC_96_F_ADDR                                    915 
#define S_AMIC_96_F_ADDR_END                                938 
#define S_AMIC_96_F_sizeof                                  24 

#define S_DMIC0_96_F_ADDR                                   939 
#define S_DMIC0_96_F_ADDR_END                               962 
#define S_DMIC0_96_F_sizeof                                 24 

#define S_DMIC1_96_F_ADDR                                   963 
#define S_DMIC1_96_F_ADDR_END                               986 
#define S_DMIC1_96_F_sizeof                                 24 

#define S_DMIC2_96_F_ADDR                                   987 
#define S_DMIC2_96_F_ADDR_END                               1010 
#define S_DMIC2_96_F_sizeof                                 24 

#define S_AMIC_96_data_ADDR                                 1011 
#define S_AMIC_96_data_ADDR_END                             1034 
#define S_AMIC_96_data_sizeof                               24 

#define S_DMIC0_96_data_ADDR                                1035 
#define S_DMIC0_96_data_ADDR_END                            1051 
#define S_DMIC0_96_data_sizeof                              17 

#define S_DMIC1_96_data_ADDR                                1052 
#define S_DMIC1_96_data_ADDR_END                            1068 
#define S_DMIC1_96_data_sizeof                              17 

#define S_DMIC2_96_data_ADDR                                1069 
#define S_DMIC2_96_data_ADDR_END                            1085 
#define S_DMIC2_96_data_sizeof                              17 

#define S_UL_MIC_48K_ADDR                                   1086 
#define S_UL_MIC_48K_ADDR_END                               1097 
#define S_UL_MIC_48K_sizeof                                 12 

#define S_AMIC_EQ_data_ADDR                                 1098 
#define S_AMIC_EQ_data_ADDR_END                             1114 
#define S_AMIC_EQ_data_sizeof                               17 

#define S_DMIC1_EQ_data_ADDR                                1115 
#define S_DMIC1_EQ_data_ADDR_END                            1131 
#define S_DMIC1_EQ_data_sizeof                              17 

#define S_DMIC2_EQ_data_ADDR                                1132 
#define S_DMIC2_EQ_data_ADDR_END                            1148 
#define S_DMIC2_EQ_data_sizeof                              17 

#define S_DMIC3_EQ_data_ADDR                                1149 
#define S_DMIC3_EQ_data_ADDR_END                            1165 
#define S_DMIC3_EQ_data_sizeof                              17 

#define S_Voice_F_data_ADDR                                 1166 
#define S_Voice_F_data_ADDR_END                             1182 
#define S_Voice_F_data_sizeof                               17 

#define S_Voice_8k_UL_ADDR                                  1183 
#define S_Voice_8k_UL_ADDR_END                              1185 
#define S_Voice_8k_UL_sizeof                                3 

#define S_Voice_8k_DL_ADDR                                  1186 
#define S_Voice_8k_DL_ADDR_END                              1187 
#define S_Voice_8k_DL_sizeof                                2 

#define S_VX_DL_data_ADDR                                   1188 
#define S_VX_DL_data_ADDR_END                               1204 
#define S_VX_DL_data_sizeof                                 17 

#define S_McPDM_Out1_ADDR                                   1205 
#define S_McPDM_Out1_ADDR_END                               1228 
#define S_McPDM_Out1_sizeof                                 24 

#define S_McPDM_Out2_ADDR                                   1229 
#define S_McPDM_Out2_ADDR_END                               1252 
#define S_McPDM_Out2_sizeof                                 24 

#define S_McPDM_Out3_ADDR                                   1253 
#define S_McPDM_Out3_ADDR_END                               1276 
#define S_McPDM_Out3_sizeof                                 24 

#define S_McPDM_Out1_data_ADDR                              1277 
#define S_McPDM_Out1_data_ADDR_END                          1293 
#define S_McPDM_Out1_data_sizeof                            17 

#define S_McPDM_Out2_data_ADDR                              1294 
#define S_McPDM_Out2_data_ADDR_END                          1310 
#define S_McPDM_Out2_data_sizeof                            17 

#define S_McPDM_Out3_data_ADDR                              1311 
#define S_McPDM_Out3_data_ADDR_END                          1327 
#define S_McPDM_Out3_data_sizeof                            17 

#define S_Voice_16k_UL_ADDR                                 1328 
#define S_Voice_16k_UL_ADDR_END                             1332 
#define S_Voice_16k_UL_sizeof                               5 

#define S_Voice_16k_DL_ADDR                                 1333 
#define S_Voice_16k_DL_ADDR_END                             1336 
#define S_Voice_16k_DL_sizeof                               4 

#define S_XinASRC_DL_VX_ADDR                                1337 
#define S_XinASRC_DL_VX_ADDR_END                            1376 
#define S_XinASRC_DL_VX_sizeof                              40 

#define S_XinASRC_UL_VX_ADDR                                1377 
#define S_XinASRC_UL_VX_ADDR_END                            1416 
#define S_XinASRC_UL_VX_sizeof                              40 

#define S_XinASRC_DL_MM_ADDR                                1417 
#define S_XinASRC_DL_MM_ADDR_END                            1456 
#define S_XinASRC_DL_MM_sizeof                              40 

#define S_VX_REC_ADDR                                       1457 
#define S_VX_REC_ADDR_END                                   1468 
#define S_VX_REC_sizeof                                     12 

#define S_VX_REC_L_ADDR                                     1469 
#define S_VX_REC_L_ADDR_END                                 1480 
#define S_VX_REC_L_sizeof                                   12 

#define S_VX_REC_R_ADDR                                     1481 
#define S_VX_REC_R_ADDR_END                                 1492 
#define S_VX_REC_R_sizeof                                   12 

#define S_DL2_M_L_ADDR                                      1493 
#define S_DL2_M_L_ADDR_END                                  1504 
#define S_DL2_M_L_sizeof                                    12 

#define S_DL2_M_R_ADDR                                      1505 
#define S_DL2_M_R_ADDR_END                                  1516 
#define S_DL2_M_R_sizeof                                    12 

#define S_DL2_M_LR_EQ_data_ADDR                             1517 
#define S_DL2_M_LR_EQ_data_ADDR_END                         1541 
#define S_DL2_M_LR_EQ_data_sizeof                           25 

#define S_DL1_M_EQ_data_ADDR                                1542 
#define S_DL1_M_EQ_data_ADDR_END                            1566 
#define S_DL1_M_EQ_data_sizeof                              25 

#define S_VX_DL_8_48_BP_data_ADDR                           1567 
#define S_VX_DL_8_48_BP_data_ADDR_END                       1579 
#define S_VX_DL_8_48_BP_data_sizeof                         13 

#define S_VX_DL_8_48_LP_data_ADDR                           1580 
#define S_VX_DL_8_48_LP_data_ADDR_END                       1592 
#define S_VX_DL_8_48_LP_data_sizeof                         13 

#define S_EARP_48_96_LP0_data_ADDR                          1593 
#define S_EARP_48_96_LP0_data_ADDR_END                      1605 
#define S_EARP_48_96_LP0_data_sizeof                        13 

#define S_EARP_48_96_LP1_data_ADDR                          1606 
#define S_EARP_48_96_LP1_data_ADDR_END                      1620 
#define S_EARP_48_96_LP1_data_sizeof                        15 

#define S_IHF_48_96_LP0_data_ADDR                           1621 
#define S_IHF_48_96_LP0_data_ADDR_END                       1633 
#define S_IHF_48_96_LP0_data_sizeof                         13 

#define S_IHF_48_96_LP1_data_ADDR                           1634 
#define S_IHF_48_96_LP1_data_ADDR_END                       1648 
#define S_IHF_48_96_LP1_data_sizeof                         15 

#define S_VX_DL_16_48_HP_data_ADDR                          1649 
#define S_VX_DL_16_48_HP_data_ADDR_END                      1655 
#define S_VX_DL_16_48_HP_data_sizeof                        7 

#define S_VX_DL_16_48_LP_data_ADDR                          1656 
#define S_VX_DL_16_48_LP_data_ADDR_END                      1668 
#define S_VX_DL_16_48_LP_data_sizeof                        13 

#define S_VX_UL_48_8_BP_data_ADDR                           1669 
#define S_VX_UL_48_8_BP_data_ADDR_END                       1681 
#define S_VX_UL_48_8_BP_data_sizeof                         13 

#define S_VX_UL_48_8_LP_data_ADDR                           1682 
#define S_VX_UL_48_8_LP_data_ADDR_END                       1694 
#define S_VX_UL_48_8_LP_data_sizeof                         13 

#define S_VX_UL_8_TEMP_ADDR                                 1695 
#define S_VX_UL_8_TEMP_ADDR_END                             1696 
#define S_VX_UL_8_TEMP_sizeof                               2 

#define S_VX_UL_48_16_HP_data_ADDR                          1697 
#define S_VX_UL_48_16_HP_data_ADDR_END                      1703 
#define S_VX_UL_48_16_HP_data_sizeof                        7 

#define S_VX_UL_48_16_LP_data_ADDR                          1704 
#define S_VX_UL_48_16_LP_data_ADDR_END                      1716 
#define S_VX_UL_48_16_LP_data_sizeof                        13 

#define S_VX_UL_16_TEMP_ADDR                                1717 
#define S_VX_UL_16_TEMP_ADDR_END                            1720 
#define S_VX_UL_16_TEMP_sizeof                              4 

#define S_EANC_IIR_data_ADDR                                1721 
#define S_EANC_IIR_data_ADDR_END                            1737 
#define S_EANC_IIR_data_sizeof                              17 

#define S_EANC_SignalTemp_ADDR                              1738 
#define S_EANC_SignalTemp_ADDR_END                          1758 
#define S_EANC_SignalTemp_sizeof                            21 

#define S_EANC_Input_ADDR                                   1759 
#define S_EANC_Input_ADDR_END                               1759 
#define S_EANC_Input_sizeof                                 1 

#define S_EANC_Output_ADDR                                  1760 
#define S_EANC_Output_ADDR_END                              1760 
#define S_EANC_Output_sizeof                                1 

#define S_APS_IIRmem1_ADDR                                  1761 
#define S_APS_IIRmem1_ADDR_END                              1769 
#define S_APS_IIRmem1_sizeof                                9 

#define S_APS_IIRmem2_ADDR                                  1770 
#define S_APS_IIRmem2_ADDR_END                              1772 
#define S_APS_IIRmem2_sizeof                                3 

#define S_APS_OutSamples_ADDR                               1773 
#define S_APS_OutSamples_ADDR_END                           1784 
#define S_APS_OutSamples_sizeof                             12 

#define S_XinASRC_ECHO_REF_ADDR                             1785 
#define S_XinASRC_ECHO_REF_ADDR_END                         1824 
#define S_XinASRC_ECHO_REF_sizeof                           40 

#define S_ECHO_REF_16K_ADDR                                 1825 
#define S_ECHO_REF_16K_ADDR_END                             1829 
#define S_ECHO_REF_16K_sizeof                               5 

#define S_ECHO_REF_8K_ADDR                                  1830 
#define S_ECHO_REF_8K_ADDR_END                              1832 
#define S_ECHO_REF_8K_sizeof                                3 

#define S_DL1_ADDR                                          1833 
#define S_DL1_ADDR_END                                      1844 
#define S_DL1_sizeof                                        12 

#define S_APS_DL2_IIRmem1_ADDR                              1845 
#define S_APS_DL2_IIRmem1_ADDR_END                          1853 
#define S_APS_DL2_IIRmem1_sizeof                            9 

#define S_APS_DL2_L_IIRmem2_ADDR                            1854 
#define S_APS_DL2_L_IIRmem2_ADDR_END                        1856 
#define S_APS_DL2_L_IIRmem2_sizeof                          3 

#define S_APS_DL2_R_IIRmem2_ADDR                            1857 
#define S_APS_DL2_R_IIRmem2_ADDR_END                        1859 
#define S_APS_DL2_R_IIRmem2_sizeof                          3 

#define S_DL1_APS_ADDR                                      1860 
#define S_DL1_APS_ADDR_END                                  1871 
#define S_DL1_APS_sizeof                                    12 

#define S_DL2_L_APS_ADDR                                    1872 
#define S_DL2_L_APS_ADDR_END                                1883 
#define S_DL2_L_APS_sizeof                                  12 

#define S_DL2_R_APS_ADDR                                    1884 
#define S_DL2_R_APS_ADDR_END                                1895 
#define S_DL2_R_APS_sizeof                                  12 

#define S_ECHO_REF_48_8_BP_data_ADDR                        1896 
#define S_ECHO_REF_48_8_BP_data_ADDR_END                    1908 
#define S_ECHO_REF_48_8_BP_data_sizeof                      13 

#define S_ECHO_REF_48_8_LP_data_ADDR                        1909 
#define S_ECHO_REF_48_8_LP_data_ADDR_END                    1921 
#define S_ECHO_REF_48_8_LP_data_sizeof                      13 

#define S_ECHO_REF_48_16_HP_data_ADDR                       1922 
#define S_ECHO_REF_48_16_HP_data_ADDR_END                   1928 
#define S_ECHO_REF_48_16_HP_data_sizeof                     7 

#define S_ECHO_REF_48_16_LP_data_ADDR                       1929 
#define S_ECHO_REF_48_16_LP_data_ADDR_END                   1941 
#define S_ECHO_REF_48_16_LP_data_sizeof                     13 

#define S_APS_DL1_EQ_data_ADDR                              1942 
#define S_APS_DL1_EQ_data_ADDR_END                          1950 
#define S_APS_DL1_EQ_data_sizeof                            9 

#define S_APS_DL2_EQ_data_ADDR                              1951 
#define S_APS_DL2_EQ_data_ADDR_END                          1959 
#define S_APS_DL2_EQ_data_sizeof                            9 


#endif /* _ABESM_ADDR_H_ */
