
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000347                       # Number of seconds simulated
sim_ticks                                   347371500                       # Number of ticks simulated
final_tick                                  347371500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  15513                       # Simulator instruction rate (inst/s)
host_op_rate                                    16899                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               17815963                       # Simulator tick rate (ticks/s)
host_mem_usage                                 680432                       # Number of bytes of host memory used
host_seconds                                    19.50                       # Real time elapsed on the host
sim_insts                                      302470                       # Number of instructions simulated
sim_ops                                        329485                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           51392                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data          504768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             556160                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         51392                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       233536                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          233536                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              803                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data             7887                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                8690                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks          3649                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               3649                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          147945355                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data         1453107120                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1601052476                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     147945355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        147945355                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks       672294647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            672294647                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks       672294647                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         147945355                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data        1453107120                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2273347123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                        8691                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7393                       # Number of write requests accepted
system.mem_ctrls.readBursts                      8691                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7393                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                 294400                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                  261824                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                  269952                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  556224                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               473152                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                   4091                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  3147                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               519                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               349                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               155                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               107                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               221                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                28                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               174                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              308                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13             1362                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              660                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               110                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               464                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                20                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               167                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                10                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6               246                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9               168                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               14                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               22                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             1564                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              929                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                     347370500                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  8691                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 7393                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    3145                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    1084                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     300                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      59                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     36                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     45                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    147                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    258                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    281                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    287                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    280                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    283                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    276                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    305                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    261                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    255                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1448                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    387.580110                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   238.445468                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   356.906312                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          387     26.73%     26.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          296     20.44%     47.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          208     14.36%     61.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511          119      8.22%     69.75% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           92      6.35%     76.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           36      2.49%     78.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           21      1.45%     80.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           19      1.31%     81.35% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          270     18.65%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1448                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples          255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      17.937255                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     16.648859                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev      9.208220                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4-7               4      1.57%      1.57% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-11             29     11.37%     12.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12-15            70     27.45%     40.39% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-19            70     27.45%     67.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20-23            51     20.00%     87.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-27            19      7.45%     95.29% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28-31             4      1.57%     96.86% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-35             4      1.57%     98.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40-43             2      0.78%     99.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::72-75             1      0.39%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::116-119            1      0.39%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           255                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          255                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.541176                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.499541                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.241217                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              205     80.39%     80.39% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                7      2.75%     83.14% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               19      7.45%     90.59% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               10      3.92%     94.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      3.53%     98.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                4      1.57%     99.61% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.39%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           255                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                     91351750                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat               177601750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                   23000000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     19859.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                38609.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       847.51                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       777.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1601.24                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1362.09                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        12.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     6.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    6.07                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.38                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.66                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                     3492                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                    3867                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                91.07                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      21597.27                       # Average gap between requests
system.mem_ctrls.pageHitRate                    83.19                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy                  5440680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                  2869020                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy                10888500                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy                5397480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy             45588600                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy               576000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy       106349460                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy         4867200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy              209021100                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            601.720343                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime            245836500                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE       246500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN     12667250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT      89810750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN    233207000                       # Time in different power states
system.mem_ctrls_1.actEnergy                  4969440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                  2622345                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy                21948360                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               16620480                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         27044160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy             57116850                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy               584640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy        99868560                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy          608160                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy              231382995                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            666.094740                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime            220636000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE       304000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF      11440000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN      1581500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT     114991500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN    219054500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                   70978                       # Number of BP lookups
system.cpu.branchPred.condPredicted             54984                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect              4263                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                38783                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                   34568                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             89.131836                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                    5341                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                563                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups            2687                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits               1645                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             1042                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted          170                       # Number of mispredicted indirect branches.
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                    67                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON       347371500                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                           694744                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles              29699                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                         423693                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                       70978                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches              41554                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                        606946                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                    8736                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                  328                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           303                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          740                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                    148249                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   382                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples             642384                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.739648                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.110504                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                   402794     62.70%     62.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   102742     15.99%     78.70% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                    38148      5.94%     84.64% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    98700     15.36%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total               642384                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.102164                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.609855                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                    48225                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                434395                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                    121288                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                 34756                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                   3720                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                31200                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   680                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                 398068                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                 15057                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                   3720                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                    82387                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                  205554                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles          67811                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                    120118                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                162794                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                 381790                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                  6363                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                 11008                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                   1977                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  42154                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                  91408                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands              388658                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups               1801147                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups           444108                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                16                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                330132                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                    58526                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                405                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            404                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    101319                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads               133880                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores               55510                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads             56571                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            28653                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                     375349                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                 697                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                    353573                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued              1558                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined           46560                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined       130110                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved             26                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples        642384                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.550408                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.856640                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              415068     64.61%     64.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1              128811     20.05%     84.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2               72963     11.36%     96.02% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3               23332      3.63%     99.66% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                2210      0.34%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total          642384                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                   14885     17.71%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     17.71% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  62154     73.95%     91.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                  7001      8.33%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0      0.00%     99.99% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                8      0.01%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                169421     47.92%     47.92% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   65      0.02%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     47.94% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead               130517     36.91%     84.85% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite               53554     15.15%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             16      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                 353573                       # Type of FU issued
system.cpu.iq.rate                           0.508926                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                       84048                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.237710                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads            1435096                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes            422635                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses       346119                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  40                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 16                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           16                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                 437597                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      24                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads            45426                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads        11709                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           45                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores         4325                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          234                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          1153                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                   3720                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                   23033                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                 16070                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts              376053                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                133880                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                55510                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                394                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                    307                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 15543                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             45                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect           1172                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect         2591                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                 3763                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                348936                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                128528                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              4637                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             7                       # number of nop insts executed
system.cpu.iew.exec_refs                       181543                       # number of memory reference insts executed
system.cpu.iew.exec_branches                    48351                       # Number of branches executed
system.cpu.iew.exec_stores                      53015                       # Number of stores executed
system.cpu.iew.exec_rate                     0.502251                       # Inst execution rate
system.cpu.iew.wb_sent                         346403                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                        346135                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                    217301                       # num instructions producing a value
system.cpu.iew.wb_consumers                    322242                       # num instructions consuming a value
system.cpu.iew.wb_rate                       0.498219                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.674341                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts           41126                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             671                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts              3615                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples       635190                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.518719                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.324232                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0       494798     77.90%     77.90% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1        76556     12.05%     89.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2        14094      2.22%     92.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3        21031      3.31%     95.48% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         3989      0.63%     96.11% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5        15597      2.46%     98.56% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6         2103      0.33%     98.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7         1087      0.17%     99.07% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8         5935      0.93%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total       635190                       # Number of insts commited each cycle
system.cpu.commit.committedInsts               302470                       # Number of instructions committed
system.cpu.commit.committedOps                 329485                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                         173356                       # Number of memory references committed
system.cpu.commit.loads                        122171                       # Number of loads committed
system.cpu.commit.membars                         302                       # Number of memory barriers committed
system.cpu.commit.branches                      45502                       # Number of branches committed
system.cpu.commit.fp_insts                         16                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                    290244                       # Number of committed integer instructions.
system.cpu.commit.function_calls                 2552                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu           156125     47.38%     47.38% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               4      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     47.39% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead          122171     37.08%     84.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite          51169     15.53%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           16      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total            329485                       # Class of committed instruction
system.cpu.commit.bw_lim_events                  5935                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                       999008                       # The number of ROB reads
system.cpu.rob.rob_writes                      748421                       # The number of ROB writes
system.cpu.timesIdled                             925                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           52360                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                      302470                       # Number of Instructions Simulated
system.cpu.committedOps                        329485                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.296902                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.296902                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.435369                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.435369                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                   361827                       # number of integer regfile reads
system.cpu.int_regfile_writes                  210419                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        16                       # number of floating regfile reads
system.cpu.cc_regfile_reads                   1421414                       # number of cc regfile reads
system.cpu.cc_regfile_writes                   133907                       # number of cc regfile writes
system.cpu.misc_regfile_reads                  181609                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    605                       # number of misc regfile writes
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements              7871                       # number of replacements
system.cpu.dcache.tags.tagsinuse            15.981484                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              109085                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              7887                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             13.830988                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            883000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    15.981484                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.998843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998843                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses            530203                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses           530203                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data        70698                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           70698                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data        37784                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          37784                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data          302                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          302                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data          301                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          301                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data        108482                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           108482                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data       108482                       # number of overall hits
system.cpu.dcache.overall_hits::total          108482                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data         9577                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total          9577                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        11912                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        11912                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            4                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            4                       # number of LoadLockedReq misses
system.cpu.dcache.StoreCondReq_misses::cpu.data            1                       # number of StoreCondReq misses
system.cpu.dcache.StoreCondReq_misses::total            1                       # number of StoreCondReq misses
system.cpu.dcache.demand_misses::cpu.data        21489                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          21489                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data        21489                       # number of overall misses
system.cpu.dcache.overall_misses::total         21489                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data    425308500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    425308500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data    572110441                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    572110441                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data       191000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       191000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data    997418941                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total    997418941                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data    997418941                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total    997418941                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data        80275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        80275                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        49696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data          306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          306                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data          302                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          302                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data       129971                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       129971                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data       129971                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       129971                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.119302                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.119302                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.239697                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.239697                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.013072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.013072                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::cpu.data     0.003311                       # miss rate for StoreCondReq accesses
system.cpu.dcache.StoreCondReq_miss_rate::total     0.003311                       # miss rate for StoreCondReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.165337                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.165337                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.165337                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.165337                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 44409.366190                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 44409.366190                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 48028.075974                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 48028.075974                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        47750                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        47750                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 46415.326027                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46415.326027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 46415.326027                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46415.326027                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs           79                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets        73455                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets            1068                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           79                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    68.778090                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks         7871                       # number of writebacks
system.cpu.dcache.writebacks::total              7871                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data         4145                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         4145                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data         9458                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         9458                       # number of WriteReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::cpu.data            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.LoadLockedReq_mshr_hits::total            3                       # number of LoadLockedReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data        13603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        13603                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data        13603                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        13603                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data         5432                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total         5432                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data         2454                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2454                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data         7886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total         7886                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data         7886                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total         7886                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data    249512000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    249512000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data    121189441                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    121189441                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        21500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        21500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data    370701441                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    370701441                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data    370701441                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    370701441                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.067667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.067667                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.049380                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.049380                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.003268                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.003268                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.060675                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.060675                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.060675                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.060675                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 45933.726068                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45933.726068                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 49384.450285                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 49384.450285                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        21500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        21500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 47007.537535                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 47007.537535                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 47007.537535                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 47007.537535                       # average overall mshr miss latency
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               431                       # number of replacements
system.cpu.icache.tags.tagsinuse           334.505105                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              147308                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               803                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            183.447073                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   334.505105                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.653330                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.653330                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          372                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2          320                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.726562                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            297293                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           297293                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst       147308                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          147308                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst        147308                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           147308                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst       147308                       # number of overall hits
system.cpu.icache.overall_hits::total          147308                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          937                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           937                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          937                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            937                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          937                       # number of overall misses
system.cpu.icache.overall_misses::total           937                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     54350992                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     54350992                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     54350992                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     54350992                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     54350992                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     54350992                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst       148245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       148245                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst       148245                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       148245                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst       148245                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       148245                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.006321                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.006321                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.006321                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.006321                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.006321                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.006321                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 58005.327641                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58005.327641                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 58005.327641                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58005.327641                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 58005.327641                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58005.327641                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        12356                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets           16                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               144                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               1                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    85.805556                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets           16                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          431                       # number of writebacks
system.cpu.icache.writebacks::total               431                       # number of writebacks
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          133                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          133                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          133                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          133                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          133                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          804                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          804                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          804                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          804                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          804                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          804                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     47899493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     47899493                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     47899493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     47899493                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     47899493                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     47899493                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.005423                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.005423                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.005423                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.005423                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.005423                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.005423                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 59576.483831                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59576.483831                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 59576.483831                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59576.483831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 59576.483831                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59576.483831                       # average overall mshr miss latency
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.membus.snoop_filter.tot_requests         16993                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests         8305                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests          909                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED    347371500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               6222                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3649                       # Transaction distribution
system.membus.trans_dist::WritebackClean         4653                       # Transaction distribution
system.membus.trans_dist::ReadExReq              2468                       # Transaction distribution
system.membus.trans_dist::ReadExResp             2468                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            804                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5419                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         2038                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port        23645                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  25683                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        78976                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port      1008512                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1087488                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              8691                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.104936                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.306489                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    7779     89.51%     89.51% # Request fanout histogram
system.membus.snoop_fanout::1                     912     10.49%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total                8691                       # Request fanout histogram
system.membus.reqLayer0.occupancy            51638000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              14.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            4241243                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.2                       # Layer utilization (%)
system.membus.respLayer2.occupancy           40715235                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             11.7                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
