// Seed: 376512427
module module_0 (
    output wand id_0,
    output tri0 id_1
);
  wire id_3;
  parameter id_4 = -1;
  assign module_1.id_10 = 0;
endmodule
module module_1 #(
    parameter id_11 = 32'd23,
    parameter id_8  = 32'd51
) (
    input wand id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input uwire id_7,
    output tri0 _id_8,
    input wire id_9,
    input tri1 id_10,
    input uwire _id_11,
    output supply0 id_12[id_8 : id_11],
    output logic id_13,
    output uwire id_14
);
  initial id_13 <= id_0;
  module_0 modCall_1 (
      id_12,
      id_4
  );
  wire id_16[-1 : -1  &&  1], id_17, id_18, id_19;
  assign id_13 = id_0;
endmodule
