#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Thu Nov  2 21:43:37 2023
# Process ID: 21144
# Current directory: E:/Blog/Project/zcu104_ps_pl/ps_pl
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent28400 E:\Blog\Project\zcu104_ps_pl\ps_pl\ps_pl.xpr
# Log file: E:/Blog/Project/zcu104_ps_pl/ps_pl/vivado.log
# Journal file: E:/Blog/Project/zcu104_ps_pl/ps_pl\vivado.jou
# Running On: DESKTOP-CB9FMLM, OS: Windows, CPU Frequency: 3000 MHz, CPU Physical cores: 8, Host memory: 68643 MB
#-----------------------------------------------------------
start_gui
open_project E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.xpr
update_compile_order -fileset sources_1
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name dut_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/dut_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/dut_ip/component.xml
update_compile_order -fileset sources_1
close_project
set_property offset 0xA0010000 [get_bd_addr_segs {zynq_ultra_ps_e_0/Data/SEG_controller_0_S00_AXI_LITE_reg}]
connect_bd_net [get_bd_pins axi_cdma_0/cdma_introut] [get_bd_pins zynq_ultra_ps_e_0/pl_ps_irq0]
validate_bd_design
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
regenerate_bd_layout
ipx::edit_ip_in_project -upgrade true -name controller_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/controller_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/controller_1_0/component.xml
update_compile_order -fileset sources_1
current_project ps_pl
current_project controller_v1_0_project
close_project
ipx::edit_ip_in_project -upgrade true -name controller_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/controller_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/controller_1_0/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Blog/Project/zcu104_ps_pl/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:controller:1.0 [get_ips  design_1_controller_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_controller_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_1] }
catch { [ delete_ip_run [get_ips -all design_1_zynq_ultra_ps_e_0_1] ] }
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_1] }
catch { [ delete_ip_run [get_ips -all design_1_blk_mem_gen_0_1] ] }
catch { config_ip_cache -export [get_ips -all design_1_blk_mem_gen_0_2] }
catch { [ delete_ip_run [get_ips -all design_1_blk_mem_gen_0_2] ] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_axi_bram_ctrl_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_axi_bram_ctrl_0_1] }
catch { [ delete_ip_run [get_ips -all design_1_axi_bram_ctrl_0_1] ] }
catch { config_ip_cache -export [get_ips -all design_1_axi_cdma_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_axi_cdma_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_controller_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_xbar_0] }
catch { [ delete_ip_run [get_ips -all design_1_xbar_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_rst_ps8_0_100M_0] }
catch { [ delete_ip_run [get_ips -all design_1_rst_ps8_0_100M_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_dut_0_0] }
catch { [ delete_ip_run [get_ips -all design_1_dut_0_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_axi_smc_0_synth_1 design_1_controller_0_0_synth_1 -jobs 8
wait_on_run design_1_axi_smc_0_synth_1
wait_on_run design_1_controller_0_0_synth_1
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:ila:6.2 ila_0
endgroup
set_property -dict [list \
  CONFIG.C_DATA_DEPTH {2048} \
  CONFIG.C_MONITOR_TYPE {Native} \
  CONFIG.C_NUM_OF_PROBES {3} \
  CONFIG.C_PROBE1_WIDTH {4} \
] [get_bd_cells ila_0]
connect_bd_net [get_bd_pins controller_0/mnt_FSM_state] [get_bd_pins ila_0/probe1]
connect_bd_net [get_bd_pins controller_0/mnt_enable] [get_bd_pins ila_0/probe0]
connect_bd_net [get_bd_pins controller_0/mnt_slv_reg0_bit0] [get_bd_pins ila_0/probe2]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ila_0/clk]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { [ delete_ip_run [get_ips -all design_1_axi_smc_0] ] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
reset_run design_1_controller_0_0_synth_1
launch_runs design_1_controller_0_0_synth_1 design_1_ila_0_0_synth_1 -jobs 8
wait_on_run design_1_controller_0_0_synth_1
wait_on_run design_1_ila_0_0_synth_1
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/controller_0_mnt_slv_reg0_bit0 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/controller_0_mnt_slv_reg0_bit0 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name controller_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/controller_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/controller_1_0/component.xml
update_compile_order -fileset sources_1
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
current_project ps_pl
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
current_project controller_v1_0_project
close_project
ipx::edit_ip_in_project -upgrade true -name dut_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/dut_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/dut_ip/component.xml
update_compile_order -fileset sources_1
current_project ps_pl
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/controller_0_mnt_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
save_wave_config {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
current_project dut_v1_0_project
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 4 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Blog/Project/zcu104_ps_pl/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:dut:1.0 [get_ips  design_1_dut_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_dut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_dut_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_dut_0_0_synth_1 -jobs 8
wait_on_run design_1_dut_0_0_synth_1
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
startgroup
set_property -dict [list \
  CONFIG.C_NUM_OF_PROBES {12} \
  CONFIG.C_PROBE10_WIDTH {32} \
  CONFIG.C_PROBE3_WIDTH {3} \
  CONFIG.C_PROBE4_WIDTH {7} \
  CONFIG.C_PROBE6_WIDTH {32} \
  CONFIG.C_PROBE7_WIDTH {32} \
  CONFIG.C_PROBE9_WIDTH {32} \
] [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins dut_0/mnt_fsm_state_dut] [get_bd_pins ila_0/probe3]
connect_bd_net [get_bd_pins dut_0/mnt_cnt_dut] [get_bd_pins ila_0/probe4]
connect_bd_net [get_bd_pins dut_0/DUT_finish] [get_bd_pins ila_0/probe5]
connect_bd_net [get_bd_pins dut_0/bram_init_addr_o] [get_bd_pins ila_0/probe6]
connect_bd_net [get_bd_pins dut_0/bram_init_rd_data_i] [get_bd_pins ila_0/probe7]
connect_bd_net [get_bd_pins dut_0/bram_init_en_o] [get_bd_pins ila_0/probe8]
connect_bd_net [get_bd_pins dut_0/bram_res_addr_o] [get_bd_pins ila_0/probe9]
connect_bd_net [get_bd_pins dut_0/bram_res_wr_data_o] [get_bd_pins ila_0/probe10]
connect_bd_net [get_bd_pins dut_0/bram_res_en_o] [get_bd_pins ila_0/probe11]
regenerate_bd_layout
validate_bd_design
report_ip_status -name ip_status 
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins ila_0/probe7] [get_bd_pins BRAM_INIT/doutb]
regenerate_bd_layout
validate_bd_design
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_ila_0_0_synth_1 -jobs 8
wait_on_run design_1_ila_0_0_synth_1
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/BRAM_INIT_doutb} {design_1_i/controller_0_mnt_enable} {design_1_i/controller_0_mnt_FSM_state} {design_1_i/controller_0_mnt_slv_reg0_bit0} {design_1_i/dut_0_bram_init_addr_o} {design_1_i/dut_0_bram_init_en_o} {design_1_i/dut_0_bram_res_addr_o} {design_1_i/dut_0_bram_res_en_o} {design_1_i/dut_0_bram_res_wr_data_o} {design_1_i/dut_0_DUT_finish} {design_1_i/dut_0_mnt_cnt_dut} {design_1_i/dut_0_mnt_fsm_state_dut} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/dut_0_bram_init_en_o -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/controller_0_mnt_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila -timeout 0 [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}] -trigger_now
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
save_wave_config {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.hw/hw_1/wave/hw_ila_data_1/hw_ila_data_1.wcfg}
close_hw_manager
startgroup
set_property -dict [list \
  CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {200} \
  CONFIG.PSU__FPGA_PL1_ENABLE {1} \
] [get_bd_cells zynq_ultra_ps_e_0]
endgroup
delete_bd_objs [get_bd_nets zynq_ultra_ps_e_0_pl_clk0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_cdma_0/m_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins axi_cdma_0/s_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins BRAM_INIT_ctrl/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins BRAM_RES_ctrl/s_axi_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins controller_0/s00_axi_lite_aclk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins dut_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps8_0_axi_periph/ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins ps8_0_axi_periph/S00_ACLK]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins rst_ps8_0_100M/slowest_sync_clk]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/zynq_ultra_ps_e_0/pl_clk0 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins zynq_ultra_ps_e_0/saxihpc0_fpd_aclk]
endgroup
connect_bd_net [get_bd_pins ila_0/clk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk1]
regenerate_bd_layout
validate_bd_design
connect_bd_net [get_bd_pins controller_0/clk_PL] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
validate_bd_design
startgroup
set_property CONFIG.PSU__CRL_APB__PL1_REF_CTRL__FREQMHZ {400} [get_bd_cells zynq_ultra_ps_e_0]
endgroup
validate_bd_design
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_zynq_ultra_ps_e_0_1] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_ila_0_0_synth_1 design_1_zynq_ultra_ps_e_0_1_synth_1 -jobs 8
wait_on_run design_1_ila_0_0_synth_1
wait_on_run design_1_zynq_ultra_ps_e_0_1_synth_1
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
ipx::edit_ip_in_project -upgrade true -name controller_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/controller_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/controller_1_0/component.xml
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 8
wait_on_run synth_1
ipx::merge_project_changes files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Blog/Project/zcu104_ps_pl/ip_repo
ipx::edit_ip_in_project -upgrade true -name dut_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/dut_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/dut_ip/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
ipx::merge_project_changes hdl_parameters [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 5 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Blog/Project/zcu104_ps_pl/ip_repo
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_dut_0_0 design_1_controller_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_dut_0_0 design_1_controller_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_controller_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_dut_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_controller_0_0_synth_1 design_1_dut_0_0_synth_1 -jobs 8
wait_on_run design_1_controller_0_0_synth_1
wait_on_run design_1_dut_0_0_synth_1
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
report_ip_status -name ip_status 
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_controller_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_dut_0_0] }
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_controller_0_0_synth_1 design_1_dut_0_0_synth_1 -jobs 8
wait_on_run design_1_controller_0_0_synth_1
wait_on_run design_1_dut_0_0_synth_1
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
set_property TRIGGER_COMPARE_VALUE eq1'b1 [get_hw_probes design_1_i/controller_0_mnt_enable -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
set_property TRIGGER_COMPARE_VALUE eq1'bX [get_hw_probes design_1_i/dut_0_bram_init_en_o -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name dut_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/dut_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/dut_ip/component.xml
update_compile_order -fileset sources_1
close_project
startgroup
set_property CONFIG.C_NUM_OF_PROBES {16} [get_bd_cells ila_0]
endgroup
connect_bd_net [get_bd_pins controller_0/rstb_PL] [get_bd_pins ila_0/probe12]
connect_bd_net [get_bd_pins BRAM_INIT/enb] [get_bd_pins dut_0/bram_init_en_o]
delete_bd_objs [get_bd_nets dut_0_bram_init_en_o]
connect_bd_net [get_bd_pins ila_0/probe8] [get_bd_pins dut_0/bram_init_en_o]
connect_bd_net [get_bd_pins ila_0/probe13] [get_bd_pins BRAM_INIT/rstb]
connect_bd_net [get_bd_pins ila_0/probe14] [get_bd_pins dut_0/bram_res_rst_0]
connect_bd_net [get_bd_pins dut_0/bram_res_rst_0] [get_bd_pins BRAM_RES/rstb]
connect_bd_net [get_bd_pins dut_0/bram_res_en_o] [get_bd_pins BRAM_RES/enb]
connect_bd_net [get_bd_pins dut_0/bram_res_addr_o] [get_bd_pins BRAM_RES/addrb]
connect_bd_net [get_bd_pins dut_0/bram_res_clk_o] [get_bd_pins BRAM_RES/clkb]
connect_bd_net [get_bd_pins dut_0/bram_res_we_o] [get_bd_pins BRAM_RES/web]
connect_bd_net [get_bd_pins dut_0/bram_init_rst_0] [get_bd_pins BRAM_INIT/rstb]
connect_bd_net [get_bd_pins dut_0/bram_init_clk_o] [get_bd_pins BRAM_INIT/clkb]
connect_bd_net [get_bd_pins dut_0/bram_init_en_o] [get_bd_pins BRAM_INIT/enb]
connect_bd_net [get_bd_pins dut_0/bram_init_rd_data_i] [get_bd_pins dut_0/bram_init_rst_0]
delete_bd_objs [get_bd_nets Net]
connect_bd_net [get_bd_pins dut_0/bram_init_rst_0] [get_bd_pins ila_0/probe13]
connect_bd_net [get_bd_pins BRAM_INIT/rstb] [get_bd_pins dut_0/bram_init_rst_0]
connect_bd_net [get_bd_pins dut_0/bram_init_rd_data_i] [get_bd_pins BRAM_INIT/doutb]
connect_bd_net [get_bd_pins dut_0/bram_init_we_o] [get_bd_pins BRAM_INIT/web]
connect_bd_net [get_bd_pins dut_0/bram_init_addr_o] [get_bd_pins BRAM_INIT/addrb]
validate_bd_design
startgroup
set_property CONFIG.C_NUM_OF_PROBES {15} [get_bd_cells ila_0]
endgroup
report_ip_status -name ip_status 
validate_bd_design
report_ip_status -name ip_status 
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_ila_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_ila_0_0_synth_1 -jobs 8
wait_on_run design_1_ila_0_0_synth_1
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/controller_0_rstb_PL} {design_1_i/dut_0_bram_init_rst_0} {design_1_i/dut_0_bram_res_rst_0} }
add_wave -into {hw_ila_data_1.wcfg} -radix hex { {design_1_i/BRAM_INIT_doutb} {design_1_i/controller_0_mnt_enable} {design_1_i/controller_0_mnt_FSM_state} {design_1_i/controller_0_mnt_slv_reg0_bit0} {design_1_i/controller_0_rstb_PL} {design_1_i/dut_0_bram_init_addr_o} {design_1_i/dut_0_bram_init_en_o} {design_1_i/dut_0_bram_init_rst_0} {design_1_i/dut_0_bram_res_addr_o} {design_1_i/dut_0_bram_res_en_o} {design_1_i/dut_0_bram_res_rst_0} {design_1_i/dut_0_bram_res_wr_data_o} {design_1_i/dut_0_DUT_finish} {design_1_i/dut_0_mnt_cnt_dut} {design_1_i/dut_0_mnt_fsm_state_dut} }
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
connect_bd_net [get_bd_pins dut_0/bram_res_wr_data_o] [get_bd_pins BRAM_RES/dinb]
validate_bd_design
report_ip_status -name ip_status 
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
run_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
wait_on_hw_ila [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]
display_hw_ila_data [upload_hw_ila_data [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
close_hw_manager
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
current_hw_device [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu7_0]
set_property PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property FULL_PROBES.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.ltx} [get_hw_devices xczu7_0]
set_property PROGRAM.FILE {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu7_0]
program_hw_devices [get_hw_devices xczu7_0]
refresh_hw_device [lindex [get_hw_devices xczu7_0] 0]
display_hw_ila_data [ get_hw_ila_data hw_ila_data_1 -of_objects [get_hw_ilas -of_objects [get_hw_devices xczu7_0] -filter {CELL_NAME=~"design_1_i/ila_0"}]]
open_bd_design {E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd}
ipx::edit_ip_in_project -upgrade true -name dut_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/dut_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/dut_ip/component.xml
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
set_property core_revision 6 [ipx::current_core]
ipx::update_source_project_archive -component [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::check_integrity [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path e:/Blog/Project/zcu104_ps_pl/ip_repo
report_ip_status -name ip_status 
upgrade_ip -vlnv xilinx.com:user:dut:1.0 [get_ips  design_1_dut_0_0] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips design_1_dut_0_0] -no_script -sync -force -quiet
generate_target all [get_files  E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { config_ip_cache -export [get_ips -all design_1_dut_0_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_ds_0] }
catch { config_ip_cache -export [get_ips -all design_1_auto_pc_0] }
export_ip_user_files -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd]
launch_runs design_1_dut_0_0_synth_1 -jobs 8
wait_on_run design_1_dut_0_0_synth_1
export_simulation -of_objects [get_files E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.srcs/sources_1/bd/design_1/design_1.bd] -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/sim_scripts -ip_user_files_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files -ipstatic_source_dir E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/modelsim} {questa=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/questa} {riviera=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/riviera} {activehdl=E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
report_ip_status -name ip_status 
write_hw_platform -fixed -include_bit -force -file E:/Blog/Project/zcu104_ps_pl/ps_pl/for_petalinux/design_1_wrapper.xsa
ipx::edit_ip_in_project -upgrade true -name controller_v1_0_project -directory E:/Blog/Project/zcu104_ps_pl/ps_pl/ps_pl.tmp/controller_v1_0_project e:/Blog/Project/zcu104_ps_pl/ip_repo/controller_1_0/component.xml
update_compile_order -fileset sources_1
close_project
