|Top
clock => clock.IN3
reset => reset.IN1
start => nextState.OUTPUTSELECT
start => nextState.OUTPUTSELECT
start => nextState.OUTPUTSELECT
start => processStart.IN0
processorReady <= MultiCore:multi_core_processor.ready
processDone <= processDone.DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor
clock => clock.IN3
reset => reset.IN3
start => start.IN3
ProcessorDataIn[0] => ProcessorDataIn[0].IN1
ProcessorDataIn[1] => ProcessorDataIn[1].IN1
ProcessorDataIn[2] => ProcessorDataIn[2].IN1
ProcessorDataIn[3] => ProcessorDataIn[3].IN1
ProcessorDataIn[4] => ProcessorDataIn[4].IN1
ProcessorDataIn[5] => ProcessorDataIn[5].IN1
ProcessorDataIn[6] => ProcessorDataIn[6].IN1
ProcessorDataIn[7] => ProcessorDataIn[7].IN1
ProcessorDataIn[8] => ProcessorDataIn[8].IN1
ProcessorDataIn[9] => ProcessorDataIn[9].IN1
ProcessorDataIn[10] => ProcessorDataIn[10].IN1
ProcessorDataIn[11] => ProcessorDataIn[11].IN1
ProcessorDataIn[12] => ProcessorDataIn[12].IN1
ProcessorDataIn[13] => ProcessorDataIn[13].IN1
ProcessorDataIn[14] => ProcessorDataIn[14].IN1
ProcessorDataIn[15] => ProcessorDataIn[15].IN1
ProcessorDataIn[16] => ProcessorDataIn[16].IN1
ProcessorDataIn[17] => ProcessorDataIn[17].IN1
ProcessorDataIn[18] => ProcessorDataIn[18].IN1
ProcessorDataIn[19] => ProcessorDataIn[19].IN1
ProcessorDataIn[20] => ProcessorDataIn[20].IN1
ProcessorDataIn[21] => ProcessorDataIn[21].IN1
ProcessorDataIn[22] => ProcessorDataIn[22].IN1
ProcessorDataIn[23] => ProcessorDataIn[23].IN1
ProcessorDataIn[24] => ProcessorDataIn[24].IN1
ProcessorDataIn[25] => ProcessorDataIn[25].IN1
ProcessorDataIn[26] => ProcessorDataIn[26].IN1
ProcessorDataIn[27] => ProcessorDataIn[27].IN1
ProcessorDataIn[28] => ProcessorDataIn[28].IN1
ProcessorDataIn[29] => ProcessorDataIn[29].IN1
ProcessorDataIn[30] => ProcessorDataIn[30].IN1
ProcessorDataIn[31] => ProcessorDataIn[31].IN1
ProcessorDataIn[32] => ProcessorDataIn[32].IN1
ProcessorDataIn[33] => ProcessorDataIn[33].IN1
ProcessorDataIn[34] => ProcessorDataIn[34].IN1
ProcessorDataIn[35] => ProcessorDataIn[35].IN1
InsMemOut[0] => InsMemOut[0].IN3
InsMemOut[1] => InsMemOut[1].IN3
InsMemOut[2] => InsMemOut[2].IN3
InsMemOut[3] => InsMemOut[3].IN3
InsMemOut[4] => InsMemOut[4].IN3
InsMemOut[5] => InsMemOut[5].IN3
InsMemOut[6] => InsMemOut[6].IN3
InsMemOut[7] => InsMemOut[7].IN3
ProcessorDataOut[0] <= Processor:core[0].CPU.toDataMem
ProcessorDataOut[1] <= Processor:core[0].CPU.toDataMem
ProcessorDataOut[2] <= Processor:core[0].CPU.toDataMem
ProcessorDataOut[3] <= Processor:core[0].CPU.toDataMem
ProcessorDataOut[4] <= Processor:core[0].CPU.toDataMem
ProcessorDataOut[5] <= Processor:core[0].CPU.toDataMem
ProcessorDataOut[6] <= Processor:core[0].CPU.toDataMem
ProcessorDataOut[7] <= Processor:core[0].CPU.toDataMem
ProcessorDataOut[8] <= Processor:core[0].CPU.toDataMem
ProcessorDataOut[9] <= Processor:core[0].CPU.toDataMem
ProcessorDataOut[10] <= Processor:core[0].CPU.toDataMem
ProcessorDataOut[11] <= Processor:core[0].CPU.toDataMem
ProcessorDataOut[12] <= Processor:core[1].CPU.toDataMem
ProcessorDataOut[13] <= Processor:core[1].CPU.toDataMem
ProcessorDataOut[14] <= Processor:core[1].CPU.toDataMem
ProcessorDataOut[15] <= Processor:core[1].CPU.toDataMem
ProcessorDataOut[16] <= Processor:core[1].CPU.toDataMem
ProcessorDataOut[17] <= Processor:core[1].CPU.toDataMem
ProcessorDataOut[18] <= Processor:core[1].CPU.toDataMem
ProcessorDataOut[19] <= Processor:core[1].CPU.toDataMem
ProcessorDataOut[20] <= Processor:core[1].CPU.toDataMem
ProcessorDataOut[21] <= Processor:core[1].CPU.toDataMem
ProcessorDataOut[22] <= Processor:core[1].CPU.toDataMem
ProcessorDataOut[23] <= Processor:core[1].CPU.toDataMem
ProcessorDataOut[24] <= Processor:core[2].CPU.toDataMem
ProcessorDataOut[25] <= Processor:core[2].CPU.toDataMem
ProcessorDataOut[26] <= Processor:core[2].CPU.toDataMem
ProcessorDataOut[27] <= Processor:core[2].CPU.toDataMem
ProcessorDataOut[28] <= Processor:core[2].CPU.toDataMem
ProcessorDataOut[29] <= Processor:core[2].CPU.toDataMem
ProcessorDataOut[30] <= Processor:core[2].CPU.toDataMem
ProcessorDataOut[31] <= Processor:core[2].CPU.toDataMem
ProcessorDataOut[32] <= Processor:core[2].CPU.toDataMem
ProcessorDataOut[33] <= Processor:core[2].CPU.toDataMem
ProcessorDataOut[34] <= Processor:core[2].CPU.toDataMem
ProcessorDataOut[35] <= Processor:core[2].CPU.toDataMem
InsAddr[0] <= Processor:core[0].CPU.InsAddr
InsAddr[1] <= Processor:core[0].CPU.InsAddr
InsAddr[2] <= Processor:core[0].CPU.InsAddr
InsAddr[3] <= Processor:core[0].CPU.InsAddr
InsAddr[4] <= Processor:core[0].CPU.InsAddr
InsAddr[5] <= Processor:core[0].CPU.InsAddr
InsAddr[6] <= Processor:core[0].CPU.InsAddr
InsAddr[7] <= Processor:core[0].CPU.InsAddr
MemAddr[0] <= Processor:core[0].CPU.MemAddr
MemAddr[1] <= Processor:core[0].CPU.MemAddr
MemAddr[2] <= Processor:core[0].CPU.MemAddr
MemAddr[3] <= Processor:core[0].CPU.MemAddr
MemAddr[4] <= Processor:core[0].CPU.MemAddr
MemAddr[5] <= Processor:core[0].CPU.MemAddr
MemAddr[6] <= Processor:core[0].CPU.MemAddr
MemAddr[7] <= Processor:core[0].CPU.MemAddr
MemAddr[8] <= Processor:core[0].CPU.MemAddr
MemAddr[9] <= Processor:core[0].CPU.MemAddr
MemAddr[10] <= Processor:core[0].CPU.MemAddr
DataMemoryWriteEnable <= Processor:core[0].CPU.DataMemoryWriteEnable
ready <= Processor:core[0].CPU.ready
done <= Processor:core[0].CPU.done


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU
clock => clock.IN12
reset => reset.IN12
start => start.IN1
fromDataMem[0] => fromDataMem[0].IN1
fromDataMem[1] => fromDataMem[1].IN1
fromDataMem[2] => fromDataMem[2].IN1
fromDataMem[3] => fromDataMem[3].IN1
fromDataMem[4] => fromDataMem[4].IN1
fromDataMem[5] => fromDataMem[5].IN1
fromDataMem[6] => fromDataMem[6].IN1
fromDataMem[7] => fromDataMem[7].IN1
fromDataMem[8] => fromDataMem[8].IN1
fromDataMem[9] => fromDataMem[9].IN1
fromDataMem[10] => fromDataMem[10].IN1
fromDataMem[11] => fromDataMem[11].IN1
fromInsMem[0] => fromInsMem[0].IN1
fromInsMem[1] => fromInsMem[1].IN1
fromInsMem[2] => fromInsMem[2].IN1
fromInsMem[3] => fromInsMem[3].IN1
fromInsMem[4] => fromInsMem[4].IN1
fromInsMem[5] => fromInsMem[5].IN1
fromInsMem[6] => fromInsMem[6].IN1
fromInsMem[7] => fromInsMem[7].IN1
toDataMem[0] <= Rout[0].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[1] <= Rout[1].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[2] <= Rout[2].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[3] <= Rout[3].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[4] <= Rout[4].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[5] <= Rout[5].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[6] <= Rout[6].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[7] <= Rout[7].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[8] <= Rout[8].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[9] <= Rout[9].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[10] <= Rout[10].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[11] <= Rout[11].DB_MAX_OUTPUT_PORT_TYPE
MemAddr[0] <= Register:AR.dataOut
MemAddr[1] <= Register:AR.dataOut
MemAddr[2] <= Register:AR.dataOut
MemAddr[3] <= Register:AR.dataOut
MemAddr[4] <= Register:AR.dataOut
MemAddr[5] <= Register:AR.dataOut
MemAddr[6] <= Register:AR.dataOut
MemAddr[7] <= Register:AR.dataOut
MemAddr[8] <= Register:AR.dataOut
MemAddr[9] <= Register:AR.dataOut
MemAddr[10] <= Register:AR.dataOut
InsAddr[0] <= incRegister:PC.dataOut
InsAddr[1] <= incRegister:PC.dataOut
InsAddr[2] <= incRegister:PC.dataOut
InsAddr[3] <= incRegister:PC.dataOut
InsAddr[4] <= incRegister:PC.dataOut
InsAddr[5] <= incRegister:PC.dataOut
InsAddr[6] <= incRegister:PC.dataOut
InsAddr[7] <= incRegister:PC.dataOut
DataMemoryWriteEnable <= ControlUnit:controlUnit.DataMemWrEn
done <= ControlUnit:controlUnit.done
ready <= ControlUnit:controlUnit.ready


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|ControlUnit:controlUnit
clk => currentState~1.DATAIN
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
start => Selector2.IN4
start => Selector0.IN1
Zout => nextState.DATAB
Zout => nextState.DATAB
Zout => nextState.DATAB
Zout => nextState.DATAB
ins[0] => Decoder0.IN7
ins[1] => Decoder0.IN6
ins[2] => Decoder0.IN5
ins[3] => Decoder0.IN4
ins[4] => Decoder0.IN3
ins[5] => Decoder0.IN2
ins[6] => Decoder0.IN1
ins[7] => Decoder0.IN0
aluOp[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
aluOp[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
aluOp[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
incReg[0] <= incReg[0].DB_MAX_OUTPUT_PORT_TYPE
incReg[1] <= incReg[0].DB_MAX_OUTPUT_PORT_TYPE
incReg[2] <= incReg[0].DB_MAX_OUTPUT_PORT_TYPE
incReg[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[0] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[1] <= wrEnReg[1].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[2] <= wrEnReg[2].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[3] <= wrEnReg[3].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[4] <= wrEnReg[4].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[5] <= wrEnReg[5].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[7] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[8] <= wrEnReg[8].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[9] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
busSel[0] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
busSel[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
busSel[2] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
busSel[3] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
DataMemWrEn <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
ZWrEn <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|ALU:alu
ALUop[0] => Mux0.IN9
ALUop[0] => Mux1.IN9
ALUop[0] => Mux2.IN9
ALUop[0] => Mux3.IN9
ALUop[0] => Mux4.IN9
ALUop[0] => Mux5.IN9
ALUop[0] => Mux6.IN9
ALUop[0] => Mux7.IN9
ALUop[0] => Mux8.IN9
ALUop[0] => Mux9.IN9
ALUop[0] => Mux10.IN9
ALUop[0] => Mux11.IN9
ALUop[1] => Mux0.IN8
ALUop[1] => Mux1.IN8
ALUop[1] => Mux2.IN8
ALUop[1] => Mux3.IN8
ALUop[1] => Mux4.IN8
ALUop[1] => Mux5.IN8
ALUop[1] => Mux6.IN8
ALUop[1] => Mux7.IN8
ALUop[1] => Mux8.IN8
ALUop[1] => Mux9.IN8
ALUop[1] => Mux10.IN8
ALUop[1] => Mux11.IN8
ALUop[2] => Mux0.IN7
ALUop[2] => Mux1.IN7
ALUop[2] => Mux2.IN7
ALUop[2] => Mux3.IN7
ALUop[2] => Mux4.IN7
ALUop[2] => Mux5.IN7
ALUop[2] => Mux6.IN7
ALUop[2] => Mux7.IN7
ALUop[2] => Mux8.IN7
ALUop[2] => Mux9.IN7
ALUop[2] => Mux10.IN7
ALUop[2] => Mux11.IN7
A[0] => Add0.IN12
A[0] => Add1.IN24
A[0] => Mult0.IN11
A[0] => Add2.IN24
A[1] => Add0.IN11
A[1] => Add1.IN23
A[1] => Mult0.IN10
A[1] => Add2.IN23
A[2] => Add0.IN10
A[2] => Add1.IN22
A[2] => Mult0.IN9
A[2] => Add2.IN22
A[3] => Add0.IN9
A[3] => Add1.IN21
A[3] => Mult0.IN8
A[3] => Add2.IN21
A[4] => Add0.IN8
A[4] => Add1.IN20
A[4] => Mult0.IN7
A[4] => Add2.IN20
A[5] => Add0.IN7
A[5] => Add1.IN19
A[5] => Mult0.IN6
A[5] => Add2.IN19
A[6] => Add0.IN6
A[6] => Add1.IN18
A[6] => Mult0.IN5
A[6] => Add2.IN18
A[7] => Add0.IN5
A[7] => Add1.IN17
A[7] => Mult0.IN4
A[7] => Add2.IN17
A[8] => Add0.IN4
A[8] => Add1.IN16
A[8] => Mult0.IN3
A[8] => Add2.IN16
A[9] => Add0.IN3
A[9] => Add1.IN15
A[9] => Mult0.IN2
A[9] => Add2.IN15
A[10] => Add0.IN2
A[10] => Add1.IN14
A[10] => Mult0.IN1
A[10] => Add2.IN14
A[11] => Add0.IN1
A[11] => Add1.IN13
A[11] => Mult0.IN0
A[11] => Add2.IN13
B[0] => Add0.IN24
B[0] => Mult0.IN23
B[0] => Mux11.IN10
B[0] => Add1.IN12
B[1] => Add0.IN23
B[1] => Mult0.IN22
B[1] => Mux10.IN10
B[1] => Add1.IN11
B[2] => Add0.IN22
B[2] => Mult0.IN21
B[2] => Mux9.IN10
B[2] => Add1.IN10
B[3] => Add0.IN21
B[3] => Mult0.IN20
B[3] => Mux8.IN10
B[3] => Add1.IN9
B[4] => Add0.IN20
B[4] => Mult0.IN19
B[4] => Mux7.IN10
B[4] => Add1.IN8
B[5] => Add0.IN19
B[5] => Mult0.IN18
B[5] => Mux6.IN10
B[5] => Add1.IN7
B[6] => Add0.IN18
B[6] => Mult0.IN17
B[6] => Mux5.IN10
B[6] => Add1.IN6
B[7] => Add0.IN17
B[7] => Mult0.IN16
B[7] => Mux4.IN10
B[7] => Add1.IN5
B[8] => Add0.IN16
B[8] => Mult0.IN15
B[8] => Mux3.IN10
B[8] => Add1.IN4
B[9] => Add0.IN15
B[9] => Mult0.IN14
B[9] => Mux2.IN10
B[9] => Add1.IN3
B[10] => Add0.IN14
B[10] => Mult0.IN13
B[10] => Mux1.IN10
B[10] => Add1.IN2
B[11] => Add0.IN13
B[11] => Mult0.IN12
B[11] => Mux0.IN10
B[11] => Add1.IN1
result[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|Bus:bus
selectIn[0] => Mux0.IN11
selectIn[0] => Mux1.IN11
selectIn[0] => Mux2.IN11
selectIn[0] => Mux3.IN11
selectIn[0] => Mux4.IN10
selectIn[0] => Mux5.IN10
selectIn[0] => Mux6.IN10
selectIn[0] => Mux7.IN10
selectIn[0] => Mux8.IN10
selectIn[0] => Mux9.IN10
selectIn[0] => Mux10.IN10
selectIn[0] => Mux11.IN10
selectIn[1] => Mux0.IN10
selectIn[1] => Mux1.IN10
selectIn[1] => Mux2.IN10
selectIn[1] => Mux3.IN10
selectIn[1] => Mux4.IN9
selectIn[1] => Mux5.IN9
selectIn[1] => Mux6.IN9
selectIn[1] => Mux7.IN9
selectIn[1] => Mux8.IN9
selectIn[1] => Mux9.IN9
selectIn[1] => Mux10.IN9
selectIn[1] => Mux11.IN9
selectIn[2] => Mux0.IN9
selectIn[2] => Mux1.IN9
selectIn[2] => Mux2.IN9
selectIn[2] => Mux3.IN9
selectIn[2] => Mux4.IN8
selectIn[2] => Mux5.IN8
selectIn[2] => Mux6.IN8
selectIn[2] => Mux7.IN8
selectIn[2] => Mux8.IN8
selectIn[2] => Mux9.IN8
selectIn[2] => Mux10.IN8
selectIn[2] => Mux11.IN8
selectIn[3] => Mux0.IN8
selectIn[3] => Mux1.IN8
selectIn[3] => Mux2.IN8
selectIn[3] => Mux3.IN8
selectIn[3] => Mux4.IN7
selectIn[3] => Mux5.IN7
selectIn[3] => Mux6.IN7
selectIn[3] => Mux7.IN7
selectIn[3] => Mux8.IN7
selectIn[3] => Mux9.IN7
selectIn[3] => Mux10.IN7
selectIn[3] => Mux11.IN7
DataMem[0] => Mux11.IN11
DataMem[1] => Mux10.IN11
DataMem[2] => Mux9.IN11
DataMem[3] => Mux8.IN11
DataMem[4] => Mux7.IN11
DataMem[5] => Mux6.IN11
DataMem[6] => Mux5.IN11
DataMem[7] => Mux4.IN11
DataMem[8] => Mux3.IN12
DataMem[9] => Mux2.IN12
DataMem[10] => Mux1.IN12
DataMem[11] => Mux0.IN12
R[0] => Mux11.IN12
R[1] => Mux10.IN12
R[2] => Mux9.IN12
R[3] => Mux8.IN12
R[4] => Mux7.IN12
R[5] => Mux6.IN12
R[6] => Mux5.IN12
R[7] => Mux4.IN12
R[8] => Mux3.IN13
R[9] => Mux2.IN13
R[10] => Mux1.IN13
R[11] => Mux0.IN13
RL[0] => Mux11.IN13
RL[1] => Mux10.IN13
RL[2] => Mux9.IN13
RL[3] => Mux8.IN13
RL[4] => Mux7.IN13
RL[5] => Mux6.IN13
RL[6] => Mux5.IN13
RL[7] => Mux4.IN13
RL[8] => Mux3.IN14
RL[9] => Mux2.IN14
RL[10] => Mux1.IN14
RL[11] => Mux0.IN14
RC[0] => Mux11.IN14
RC[1] => Mux10.IN14
RC[2] => Mux9.IN14
RC[3] => Mux8.IN14
RC[4] => Mux7.IN14
RC[5] => Mux6.IN14
RC[6] => Mux5.IN14
RC[7] => Mux4.IN14
RC[8] => Mux3.IN15
RC[9] => Mux2.IN15
RC[10] => Mux1.IN15
RC[11] => Mux0.IN15
RP[0] => Mux11.IN15
RP[1] => Mux10.IN15
RP[2] => Mux9.IN15
RP[3] => Mux8.IN15
RP[4] => Mux7.IN15
RP[5] => Mux6.IN15
RP[6] => Mux5.IN15
RP[7] => Mux4.IN15
RP[8] => Mux3.IN16
RP[9] => Mux2.IN16
RP[10] => Mux1.IN16
RP[11] => Mux0.IN16
RQ[0] => Mux11.IN16
RQ[1] => Mux10.IN16
RQ[2] => Mux9.IN16
RQ[3] => Mux8.IN16
RQ[4] => Mux7.IN16
RQ[5] => Mux6.IN16
RQ[6] => Mux5.IN16
RQ[7] => Mux4.IN16
RQ[8] => Mux3.IN17
RQ[9] => Mux2.IN17
RQ[10] => Mux1.IN17
RQ[11] => Mux0.IN17
R1[0] => Mux11.IN17
R1[1] => Mux10.IN17
R1[2] => Mux9.IN17
R1[3] => Mux8.IN17
R1[4] => Mux7.IN17
R1[5] => Mux6.IN17
R1[6] => Mux5.IN17
R1[7] => Mux4.IN17
R1[8] => Mux3.IN18
R1[9] => Mux2.IN18
R1[10] => Mux1.IN18
R1[11] => Mux0.IN18
ACC[0] => Mux11.IN18
ACC[1] => Mux10.IN18
ACC[2] => Mux9.IN18
ACC[3] => Mux8.IN18
ACC[4] => Mux7.IN18
ACC[5] => Mux6.IN18
ACC[6] => Mux5.IN18
ACC[7] => Mux4.IN18
ACC[8] => Mux3.IN19
ACC[9] => Mux2.IN19
ACC[10] => Mux1.IN19
ACC[11] => Mux0.IN19
IR[0] => Mux11.IN19
IR[1] => Mux10.IN19
IR[2] => Mux9.IN19
IR[3] => Mux8.IN19
IR[4] => Mux7.IN19
IR[5] => Mux6.IN19
IR[6] => Mux5.IN19
IR[7] => Mux4.IN19
busOut[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
busOut[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
busOut[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
busOut[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
busOut[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
busOut[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
busOut[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
busOut[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
busOut[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
busOut[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
busOut[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
busOut[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|Register:AR
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|Register:R
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:PC
dataIn[0] => value.DATAB
dataIn[1] => value.DATAB
dataIn[2] => value.DATAB
dataIn[3] => value.DATAB
dataIn[4] => value.DATAB
dataIn[5] => value.DATAB
dataIn[6] => value.DATAB
dataIn[7] => value.DATAB
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
dataOut[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|Register:IR
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|Register:RL
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RC
dataIn[0] => value.DATAB
dataIn[1] => value.DATAB
dataIn[2] => value.DATAB
dataIn[3] => value.DATAB
dataIn[4] => value.DATAB
dataIn[5] => value.DATAB
dataIn[6] => value.DATAB
dataIn[7] => value.DATAB
dataIn[8] => value.DATAB
dataIn[9] => value.DATAB
dataIn[10] => value.DATAB
dataIn[11] => value.DATAB
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
dataOut[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= value[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= value[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= value[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= value[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RP
dataIn[0] => value.DATAB
dataIn[1] => value.DATAB
dataIn[2] => value.DATAB
dataIn[3] => value.DATAB
dataIn[4] => value.DATAB
dataIn[5] => value.DATAB
dataIn[6] => value.DATAB
dataIn[7] => value.DATAB
dataIn[8] => value.DATAB
dataIn[9] => value.DATAB
dataIn[10] => value.DATAB
dataIn[11] => value.DATAB
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
dataOut[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= value[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= value[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= value[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= value[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|incRegister:RQ
dataIn[0] => value.DATAB
dataIn[1] => value.DATAB
dataIn[2] => value.DATAB
dataIn[3] => value.DATAB
dataIn[4] => value.DATAB
dataIn[5] => value.DATAB
dataIn[6] => value.DATAB
dataIn[7] => value.DATAB
dataIn[8] => value.DATAB
dataIn[9] => value.DATAB
dataIn[10] => value.DATAB
dataIn[11] => value.DATAB
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
dataOut[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= value[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= value[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= value[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= value[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|Register:R1
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|Register:ACC
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[0].CPU|isZeroReg:Z
clock => temp.CLK
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => Equal0.IN31
dataIn[1] => Equal0.IN30
dataIn[2] => Equal0.IN29
dataIn[3] => Equal0.IN28
dataIn[4] => Equal0.IN27
dataIn[5] => Equal0.IN26
dataIn[6] => Equal0.IN25
dataIn[7] => Equal0.IN24
dataIn[8] => Equal0.IN23
dataIn[9] => Equal0.IN22
dataIn[10] => Equal0.IN21
dataIn[11] => Equal0.IN20
dataOut <= temp.DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU
clock => clock.IN12
reset => reset.IN12
start => start.IN1
fromDataMem[0] => fromDataMem[0].IN1
fromDataMem[1] => fromDataMem[1].IN1
fromDataMem[2] => fromDataMem[2].IN1
fromDataMem[3] => fromDataMem[3].IN1
fromDataMem[4] => fromDataMem[4].IN1
fromDataMem[5] => fromDataMem[5].IN1
fromDataMem[6] => fromDataMem[6].IN1
fromDataMem[7] => fromDataMem[7].IN1
fromDataMem[8] => fromDataMem[8].IN1
fromDataMem[9] => fromDataMem[9].IN1
fromDataMem[10] => fromDataMem[10].IN1
fromDataMem[11] => fromDataMem[11].IN1
fromInsMem[0] => fromInsMem[0].IN1
fromInsMem[1] => fromInsMem[1].IN1
fromInsMem[2] => fromInsMem[2].IN1
fromInsMem[3] => fromInsMem[3].IN1
fromInsMem[4] => fromInsMem[4].IN1
fromInsMem[5] => fromInsMem[5].IN1
fromInsMem[6] => fromInsMem[6].IN1
fromInsMem[7] => fromInsMem[7].IN1
toDataMem[0] <= Rout[0].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[1] <= Rout[1].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[2] <= Rout[2].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[3] <= Rout[3].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[4] <= Rout[4].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[5] <= Rout[5].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[6] <= Rout[6].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[7] <= Rout[7].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[8] <= Rout[8].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[9] <= Rout[9].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[10] <= Rout[10].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[11] <= Rout[11].DB_MAX_OUTPUT_PORT_TYPE
MemAddr[0] <= Register:AR.dataOut
MemAddr[1] <= Register:AR.dataOut
MemAddr[2] <= Register:AR.dataOut
MemAddr[3] <= Register:AR.dataOut
MemAddr[4] <= Register:AR.dataOut
MemAddr[5] <= Register:AR.dataOut
MemAddr[6] <= Register:AR.dataOut
MemAddr[7] <= Register:AR.dataOut
MemAddr[8] <= Register:AR.dataOut
MemAddr[9] <= Register:AR.dataOut
MemAddr[10] <= Register:AR.dataOut
InsAddr[0] <= incRegister:PC.dataOut
InsAddr[1] <= incRegister:PC.dataOut
InsAddr[2] <= incRegister:PC.dataOut
InsAddr[3] <= incRegister:PC.dataOut
InsAddr[4] <= incRegister:PC.dataOut
InsAddr[5] <= incRegister:PC.dataOut
InsAddr[6] <= incRegister:PC.dataOut
InsAddr[7] <= incRegister:PC.dataOut
DataMemoryWriteEnable <= ControlUnit:controlUnit.DataMemWrEn
done <= ControlUnit:controlUnit.done
ready <= ControlUnit:controlUnit.ready


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|ControlUnit:controlUnit
clk => currentState~1.DATAIN
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
start => Selector2.IN4
start => Selector0.IN1
Zout => nextState.DATAB
Zout => nextState.DATAB
Zout => nextState.DATAB
Zout => nextState.DATAB
ins[0] => Decoder0.IN7
ins[1] => Decoder0.IN6
ins[2] => Decoder0.IN5
ins[3] => Decoder0.IN4
ins[4] => Decoder0.IN3
ins[5] => Decoder0.IN2
ins[6] => Decoder0.IN1
ins[7] => Decoder0.IN0
aluOp[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
aluOp[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
aluOp[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
incReg[0] <= incReg[0].DB_MAX_OUTPUT_PORT_TYPE
incReg[1] <= incReg[0].DB_MAX_OUTPUT_PORT_TYPE
incReg[2] <= incReg[0].DB_MAX_OUTPUT_PORT_TYPE
incReg[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[0] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[1] <= wrEnReg[1].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[2] <= wrEnReg[2].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[3] <= wrEnReg[3].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[4] <= wrEnReg[4].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[5] <= wrEnReg[5].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[7] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[8] <= wrEnReg[8].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[9] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
busSel[0] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
busSel[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
busSel[2] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
busSel[3] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
DataMemWrEn <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
ZWrEn <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|ALU:alu
ALUop[0] => Mux0.IN9
ALUop[0] => Mux1.IN9
ALUop[0] => Mux2.IN9
ALUop[0] => Mux3.IN9
ALUop[0] => Mux4.IN9
ALUop[0] => Mux5.IN9
ALUop[0] => Mux6.IN9
ALUop[0] => Mux7.IN9
ALUop[0] => Mux8.IN9
ALUop[0] => Mux9.IN9
ALUop[0] => Mux10.IN9
ALUop[0] => Mux11.IN9
ALUop[1] => Mux0.IN8
ALUop[1] => Mux1.IN8
ALUop[1] => Mux2.IN8
ALUop[1] => Mux3.IN8
ALUop[1] => Mux4.IN8
ALUop[1] => Mux5.IN8
ALUop[1] => Mux6.IN8
ALUop[1] => Mux7.IN8
ALUop[1] => Mux8.IN8
ALUop[1] => Mux9.IN8
ALUop[1] => Mux10.IN8
ALUop[1] => Mux11.IN8
ALUop[2] => Mux0.IN7
ALUop[2] => Mux1.IN7
ALUop[2] => Mux2.IN7
ALUop[2] => Mux3.IN7
ALUop[2] => Mux4.IN7
ALUop[2] => Mux5.IN7
ALUop[2] => Mux6.IN7
ALUop[2] => Mux7.IN7
ALUop[2] => Mux8.IN7
ALUop[2] => Mux9.IN7
ALUop[2] => Mux10.IN7
ALUop[2] => Mux11.IN7
A[0] => Add0.IN12
A[0] => Add1.IN24
A[0] => Mult0.IN11
A[0] => Add2.IN24
A[1] => Add0.IN11
A[1] => Add1.IN23
A[1] => Mult0.IN10
A[1] => Add2.IN23
A[2] => Add0.IN10
A[2] => Add1.IN22
A[2] => Mult0.IN9
A[2] => Add2.IN22
A[3] => Add0.IN9
A[3] => Add1.IN21
A[3] => Mult0.IN8
A[3] => Add2.IN21
A[4] => Add0.IN8
A[4] => Add1.IN20
A[4] => Mult0.IN7
A[4] => Add2.IN20
A[5] => Add0.IN7
A[5] => Add1.IN19
A[5] => Mult0.IN6
A[5] => Add2.IN19
A[6] => Add0.IN6
A[6] => Add1.IN18
A[6] => Mult0.IN5
A[6] => Add2.IN18
A[7] => Add0.IN5
A[7] => Add1.IN17
A[7] => Mult0.IN4
A[7] => Add2.IN17
A[8] => Add0.IN4
A[8] => Add1.IN16
A[8] => Mult0.IN3
A[8] => Add2.IN16
A[9] => Add0.IN3
A[9] => Add1.IN15
A[9] => Mult0.IN2
A[9] => Add2.IN15
A[10] => Add0.IN2
A[10] => Add1.IN14
A[10] => Mult0.IN1
A[10] => Add2.IN14
A[11] => Add0.IN1
A[11] => Add1.IN13
A[11] => Mult0.IN0
A[11] => Add2.IN13
B[0] => Add0.IN24
B[0] => Mult0.IN23
B[0] => Mux11.IN10
B[0] => Add1.IN12
B[1] => Add0.IN23
B[1] => Mult0.IN22
B[1] => Mux10.IN10
B[1] => Add1.IN11
B[2] => Add0.IN22
B[2] => Mult0.IN21
B[2] => Mux9.IN10
B[2] => Add1.IN10
B[3] => Add0.IN21
B[3] => Mult0.IN20
B[3] => Mux8.IN10
B[3] => Add1.IN9
B[4] => Add0.IN20
B[4] => Mult0.IN19
B[4] => Mux7.IN10
B[4] => Add1.IN8
B[5] => Add0.IN19
B[5] => Mult0.IN18
B[5] => Mux6.IN10
B[5] => Add1.IN7
B[6] => Add0.IN18
B[6] => Mult0.IN17
B[6] => Mux5.IN10
B[6] => Add1.IN6
B[7] => Add0.IN17
B[7] => Mult0.IN16
B[7] => Mux4.IN10
B[7] => Add1.IN5
B[8] => Add0.IN16
B[8] => Mult0.IN15
B[8] => Mux3.IN10
B[8] => Add1.IN4
B[9] => Add0.IN15
B[9] => Mult0.IN14
B[9] => Mux2.IN10
B[9] => Add1.IN3
B[10] => Add0.IN14
B[10] => Mult0.IN13
B[10] => Mux1.IN10
B[10] => Add1.IN2
B[11] => Add0.IN13
B[11] => Mult0.IN12
B[11] => Mux0.IN10
B[11] => Add1.IN1
result[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|Bus:bus
selectIn[0] => Mux0.IN11
selectIn[0] => Mux1.IN11
selectIn[0] => Mux2.IN11
selectIn[0] => Mux3.IN11
selectIn[0] => Mux4.IN10
selectIn[0] => Mux5.IN10
selectIn[0] => Mux6.IN10
selectIn[0] => Mux7.IN10
selectIn[0] => Mux8.IN10
selectIn[0] => Mux9.IN10
selectIn[0] => Mux10.IN10
selectIn[0] => Mux11.IN10
selectIn[1] => Mux0.IN10
selectIn[1] => Mux1.IN10
selectIn[1] => Mux2.IN10
selectIn[1] => Mux3.IN10
selectIn[1] => Mux4.IN9
selectIn[1] => Mux5.IN9
selectIn[1] => Mux6.IN9
selectIn[1] => Mux7.IN9
selectIn[1] => Mux8.IN9
selectIn[1] => Mux9.IN9
selectIn[1] => Mux10.IN9
selectIn[1] => Mux11.IN9
selectIn[2] => Mux0.IN9
selectIn[2] => Mux1.IN9
selectIn[2] => Mux2.IN9
selectIn[2] => Mux3.IN9
selectIn[2] => Mux4.IN8
selectIn[2] => Mux5.IN8
selectIn[2] => Mux6.IN8
selectIn[2] => Mux7.IN8
selectIn[2] => Mux8.IN8
selectIn[2] => Mux9.IN8
selectIn[2] => Mux10.IN8
selectIn[2] => Mux11.IN8
selectIn[3] => Mux0.IN8
selectIn[3] => Mux1.IN8
selectIn[3] => Mux2.IN8
selectIn[3] => Mux3.IN8
selectIn[3] => Mux4.IN7
selectIn[3] => Mux5.IN7
selectIn[3] => Mux6.IN7
selectIn[3] => Mux7.IN7
selectIn[3] => Mux8.IN7
selectIn[3] => Mux9.IN7
selectIn[3] => Mux10.IN7
selectIn[3] => Mux11.IN7
DataMem[0] => Mux11.IN11
DataMem[1] => Mux10.IN11
DataMem[2] => Mux9.IN11
DataMem[3] => Mux8.IN11
DataMem[4] => Mux7.IN11
DataMem[5] => Mux6.IN11
DataMem[6] => Mux5.IN11
DataMem[7] => Mux4.IN11
DataMem[8] => Mux3.IN12
DataMem[9] => Mux2.IN12
DataMem[10] => Mux1.IN12
DataMem[11] => Mux0.IN12
R[0] => Mux11.IN12
R[1] => Mux10.IN12
R[2] => Mux9.IN12
R[3] => Mux8.IN12
R[4] => Mux7.IN12
R[5] => Mux6.IN12
R[6] => Mux5.IN12
R[7] => Mux4.IN12
R[8] => Mux3.IN13
R[9] => Mux2.IN13
R[10] => Mux1.IN13
R[11] => Mux0.IN13
RL[0] => Mux11.IN13
RL[1] => Mux10.IN13
RL[2] => Mux9.IN13
RL[3] => Mux8.IN13
RL[4] => Mux7.IN13
RL[5] => Mux6.IN13
RL[6] => Mux5.IN13
RL[7] => Mux4.IN13
RL[8] => Mux3.IN14
RL[9] => Mux2.IN14
RL[10] => Mux1.IN14
RL[11] => Mux0.IN14
RC[0] => Mux11.IN14
RC[1] => Mux10.IN14
RC[2] => Mux9.IN14
RC[3] => Mux8.IN14
RC[4] => Mux7.IN14
RC[5] => Mux6.IN14
RC[6] => Mux5.IN14
RC[7] => Mux4.IN14
RC[8] => Mux3.IN15
RC[9] => Mux2.IN15
RC[10] => Mux1.IN15
RC[11] => Mux0.IN15
RP[0] => Mux11.IN15
RP[1] => Mux10.IN15
RP[2] => Mux9.IN15
RP[3] => Mux8.IN15
RP[4] => Mux7.IN15
RP[5] => Mux6.IN15
RP[6] => Mux5.IN15
RP[7] => Mux4.IN15
RP[8] => Mux3.IN16
RP[9] => Mux2.IN16
RP[10] => Mux1.IN16
RP[11] => Mux0.IN16
RQ[0] => Mux11.IN16
RQ[1] => Mux10.IN16
RQ[2] => Mux9.IN16
RQ[3] => Mux8.IN16
RQ[4] => Mux7.IN16
RQ[5] => Mux6.IN16
RQ[6] => Mux5.IN16
RQ[7] => Mux4.IN16
RQ[8] => Mux3.IN17
RQ[9] => Mux2.IN17
RQ[10] => Mux1.IN17
RQ[11] => Mux0.IN17
R1[0] => Mux11.IN17
R1[1] => Mux10.IN17
R1[2] => Mux9.IN17
R1[3] => Mux8.IN17
R1[4] => Mux7.IN17
R1[5] => Mux6.IN17
R1[6] => Mux5.IN17
R1[7] => Mux4.IN17
R1[8] => Mux3.IN18
R1[9] => Mux2.IN18
R1[10] => Mux1.IN18
R1[11] => Mux0.IN18
ACC[0] => Mux11.IN18
ACC[1] => Mux10.IN18
ACC[2] => Mux9.IN18
ACC[3] => Mux8.IN18
ACC[4] => Mux7.IN18
ACC[5] => Mux6.IN18
ACC[6] => Mux5.IN18
ACC[7] => Mux4.IN18
ACC[8] => Mux3.IN19
ACC[9] => Mux2.IN19
ACC[10] => Mux1.IN19
ACC[11] => Mux0.IN19
IR[0] => Mux11.IN19
IR[1] => Mux10.IN19
IR[2] => Mux9.IN19
IR[3] => Mux8.IN19
IR[4] => Mux7.IN19
IR[5] => Mux6.IN19
IR[6] => Mux5.IN19
IR[7] => Mux4.IN19
busOut[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
busOut[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
busOut[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
busOut[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
busOut[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
busOut[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
busOut[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
busOut[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
busOut[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
busOut[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
busOut[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
busOut[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|Register:AR
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|Register:R
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|incRegister:PC
dataIn[0] => value.DATAB
dataIn[1] => value.DATAB
dataIn[2] => value.DATAB
dataIn[3] => value.DATAB
dataIn[4] => value.DATAB
dataIn[5] => value.DATAB
dataIn[6] => value.DATAB
dataIn[7] => value.DATAB
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
dataOut[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|Register:IR
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|Register:RL
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|incRegister:RC
dataIn[0] => value.DATAB
dataIn[1] => value.DATAB
dataIn[2] => value.DATAB
dataIn[3] => value.DATAB
dataIn[4] => value.DATAB
dataIn[5] => value.DATAB
dataIn[6] => value.DATAB
dataIn[7] => value.DATAB
dataIn[8] => value.DATAB
dataIn[9] => value.DATAB
dataIn[10] => value.DATAB
dataIn[11] => value.DATAB
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
dataOut[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= value[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= value[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= value[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= value[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|incRegister:RP
dataIn[0] => value.DATAB
dataIn[1] => value.DATAB
dataIn[2] => value.DATAB
dataIn[3] => value.DATAB
dataIn[4] => value.DATAB
dataIn[5] => value.DATAB
dataIn[6] => value.DATAB
dataIn[7] => value.DATAB
dataIn[8] => value.DATAB
dataIn[9] => value.DATAB
dataIn[10] => value.DATAB
dataIn[11] => value.DATAB
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
dataOut[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= value[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= value[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= value[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= value[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|incRegister:RQ
dataIn[0] => value.DATAB
dataIn[1] => value.DATAB
dataIn[2] => value.DATAB
dataIn[3] => value.DATAB
dataIn[4] => value.DATAB
dataIn[5] => value.DATAB
dataIn[6] => value.DATAB
dataIn[7] => value.DATAB
dataIn[8] => value.DATAB
dataIn[9] => value.DATAB
dataIn[10] => value.DATAB
dataIn[11] => value.DATAB
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
dataOut[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= value[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= value[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= value[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= value[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|Register:R1
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|Register:ACC
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[1].CPU|isZeroReg:Z
clock => temp.CLK
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => Equal0.IN31
dataIn[1] => Equal0.IN30
dataIn[2] => Equal0.IN29
dataIn[3] => Equal0.IN28
dataIn[4] => Equal0.IN27
dataIn[5] => Equal0.IN26
dataIn[6] => Equal0.IN25
dataIn[7] => Equal0.IN24
dataIn[8] => Equal0.IN23
dataIn[9] => Equal0.IN22
dataIn[10] => Equal0.IN21
dataIn[11] => Equal0.IN20
dataOut <= temp.DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU
clock => clock.IN12
reset => reset.IN12
start => start.IN1
fromDataMem[0] => fromDataMem[0].IN1
fromDataMem[1] => fromDataMem[1].IN1
fromDataMem[2] => fromDataMem[2].IN1
fromDataMem[3] => fromDataMem[3].IN1
fromDataMem[4] => fromDataMem[4].IN1
fromDataMem[5] => fromDataMem[5].IN1
fromDataMem[6] => fromDataMem[6].IN1
fromDataMem[7] => fromDataMem[7].IN1
fromDataMem[8] => fromDataMem[8].IN1
fromDataMem[9] => fromDataMem[9].IN1
fromDataMem[10] => fromDataMem[10].IN1
fromDataMem[11] => fromDataMem[11].IN1
fromInsMem[0] => fromInsMem[0].IN1
fromInsMem[1] => fromInsMem[1].IN1
fromInsMem[2] => fromInsMem[2].IN1
fromInsMem[3] => fromInsMem[3].IN1
fromInsMem[4] => fromInsMem[4].IN1
fromInsMem[5] => fromInsMem[5].IN1
fromInsMem[6] => fromInsMem[6].IN1
fromInsMem[7] => fromInsMem[7].IN1
toDataMem[0] <= Rout[0].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[1] <= Rout[1].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[2] <= Rout[2].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[3] <= Rout[3].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[4] <= Rout[4].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[5] <= Rout[5].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[6] <= Rout[6].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[7] <= Rout[7].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[8] <= Rout[8].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[9] <= Rout[9].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[10] <= Rout[10].DB_MAX_OUTPUT_PORT_TYPE
toDataMem[11] <= Rout[11].DB_MAX_OUTPUT_PORT_TYPE
MemAddr[0] <= Register:AR.dataOut
MemAddr[1] <= Register:AR.dataOut
MemAddr[2] <= Register:AR.dataOut
MemAddr[3] <= Register:AR.dataOut
MemAddr[4] <= Register:AR.dataOut
MemAddr[5] <= Register:AR.dataOut
MemAddr[6] <= Register:AR.dataOut
MemAddr[7] <= Register:AR.dataOut
MemAddr[8] <= Register:AR.dataOut
MemAddr[9] <= Register:AR.dataOut
MemAddr[10] <= Register:AR.dataOut
InsAddr[0] <= incRegister:PC.dataOut
InsAddr[1] <= incRegister:PC.dataOut
InsAddr[2] <= incRegister:PC.dataOut
InsAddr[3] <= incRegister:PC.dataOut
InsAddr[4] <= incRegister:PC.dataOut
InsAddr[5] <= incRegister:PC.dataOut
InsAddr[6] <= incRegister:PC.dataOut
InsAddr[7] <= incRegister:PC.dataOut
DataMemoryWriteEnable <= ControlUnit:controlUnit.DataMemWrEn
done <= ControlUnit:controlUnit.done
ready <= ControlUnit:controlUnit.ready


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|ControlUnit:controlUnit
clk => currentState~1.DATAIN
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
reset => currentState.OUTPUTSELECT
start => Selector2.IN4
start => Selector0.IN1
Zout => nextState.DATAB
Zout => nextState.DATAB
Zout => nextState.DATAB
Zout => nextState.DATAB
ins[0] => Decoder0.IN7
ins[1] => Decoder0.IN6
ins[2] => Decoder0.IN5
ins[3] => Decoder0.IN4
ins[4] => Decoder0.IN3
ins[5] => Decoder0.IN2
ins[6] => Decoder0.IN1
ins[7] => Decoder0.IN0
aluOp[0] <= WideOr3.DB_MAX_OUTPUT_PORT_TYPE
aluOp[1] <= WideOr2.DB_MAX_OUTPUT_PORT_TYPE
aluOp[2] <= WideOr1.DB_MAX_OUTPUT_PORT_TYPE
incReg[0] <= incReg[0].DB_MAX_OUTPUT_PORT_TYPE
incReg[1] <= incReg[0].DB_MAX_OUTPUT_PORT_TYPE
incReg[2] <= incReg[0].DB_MAX_OUTPUT_PORT_TYPE
incReg[3] <= WideOr4.DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[0] <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[1] <= wrEnReg[1].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[2] <= wrEnReg[2].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[3] <= wrEnReg[3].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[4] <= wrEnReg[4].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[5] <= wrEnReg[5].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[6] <= WideOr7.DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[7] <= WideOr6.DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[8] <= wrEnReg[8].DB_MAX_OUTPUT_PORT_TYPE
wrEnReg[9] <= WideOr5.DB_MAX_OUTPUT_PORT_TYPE
busSel[0] <= WideOr12.DB_MAX_OUTPUT_PORT_TYPE
busSel[1] <= WideOr11.DB_MAX_OUTPUT_PORT_TYPE
busSel[2] <= WideOr10.DB_MAX_OUTPUT_PORT_TYPE
busSel[3] <= WideOr9.DB_MAX_OUTPUT_PORT_TYPE
DataMemWrEn <= WideOr13.DB_MAX_OUTPUT_PORT_TYPE
ZWrEn <= WideOr8.DB_MAX_OUTPUT_PORT_TYPE
done <= done.DB_MAX_OUTPUT_PORT_TYPE
ready <= ready.DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|ALU:alu
ALUop[0] => Mux0.IN9
ALUop[0] => Mux1.IN9
ALUop[0] => Mux2.IN9
ALUop[0] => Mux3.IN9
ALUop[0] => Mux4.IN9
ALUop[0] => Mux5.IN9
ALUop[0] => Mux6.IN9
ALUop[0] => Mux7.IN9
ALUop[0] => Mux8.IN9
ALUop[0] => Mux9.IN9
ALUop[0] => Mux10.IN9
ALUop[0] => Mux11.IN9
ALUop[1] => Mux0.IN8
ALUop[1] => Mux1.IN8
ALUop[1] => Mux2.IN8
ALUop[1] => Mux3.IN8
ALUop[1] => Mux4.IN8
ALUop[1] => Mux5.IN8
ALUop[1] => Mux6.IN8
ALUop[1] => Mux7.IN8
ALUop[1] => Mux8.IN8
ALUop[1] => Mux9.IN8
ALUop[1] => Mux10.IN8
ALUop[1] => Mux11.IN8
ALUop[2] => Mux0.IN7
ALUop[2] => Mux1.IN7
ALUop[2] => Mux2.IN7
ALUop[2] => Mux3.IN7
ALUop[2] => Mux4.IN7
ALUop[2] => Mux5.IN7
ALUop[2] => Mux6.IN7
ALUop[2] => Mux7.IN7
ALUop[2] => Mux8.IN7
ALUop[2] => Mux9.IN7
ALUop[2] => Mux10.IN7
ALUop[2] => Mux11.IN7
A[0] => Add0.IN12
A[0] => Add1.IN24
A[0] => Mult0.IN11
A[0] => Add2.IN24
A[1] => Add0.IN11
A[1] => Add1.IN23
A[1] => Mult0.IN10
A[1] => Add2.IN23
A[2] => Add0.IN10
A[2] => Add1.IN22
A[2] => Mult0.IN9
A[2] => Add2.IN22
A[3] => Add0.IN9
A[3] => Add1.IN21
A[3] => Mult0.IN8
A[3] => Add2.IN21
A[4] => Add0.IN8
A[4] => Add1.IN20
A[4] => Mult0.IN7
A[4] => Add2.IN20
A[5] => Add0.IN7
A[5] => Add1.IN19
A[5] => Mult0.IN6
A[5] => Add2.IN19
A[6] => Add0.IN6
A[6] => Add1.IN18
A[6] => Mult0.IN5
A[6] => Add2.IN18
A[7] => Add0.IN5
A[7] => Add1.IN17
A[7] => Mult0.IN4
A[7] => Add2.IN17
A[8] => Add0.IN4
A[8] => Add1.IN16
A[8] => Mult0.IN3
A[8] => Add2.IN16
A[9] => Add0.IN3
A[9] => Add1.IN15
A[9] => Mult0.IN2
A[9] => Add2.IN15
A[10] => Add0.IN2
A[10] => Add1.IN14
A[10] => Mult0.IN1
A[10] => Add2.IN14
A[11] => Add0.IN1
A[11] => Add1.IN13
A[11] => Mult0.IN0
A[11] => Add2.IN13
B[0] => Add0.IN24
B[0] => Mult0.IN23
B[0] => Mux11.IN10
B[0] => Add1.IN12
B[1] => Add0.IN23
B[1] => Mult0.IN22
B[1] => Mux10.IN10
B[1] => Add1.IN11
B[2] => Add0.IN22
B[2] => Mult0.IN21
B[2] => Mux9.IN10
B[2] => Add1.IN10
B[3] => Add0.IN21
B[3] => Mult0.IN20
B[3] => Mux8.IN10
B[3] => Add1.IN9
B[4] => Add0.IN20
B[4] => Mult0.IN19
B[4] => Mux7.IN10
B[4] => Add1.IN8
B[5] => Add0.IN19
B[5] => Mult0.IN18
B[5] => Mux6.IN10
B[5] => Add1.IN7
B[6] => Add0.IN18
B[6] => Mult0.IN17
B[6] => Mux5.IN10
B[6] => Add1.IN6
B[7] => Add0.IN17
B[7] => Mult0.IN16
B[7] => Mux4.IN10
B[7] => Add1.IN5
B[8] => Add0.IN16
B[8] => Mult0.IN15
B[8] => Mux3.IN10
B[8] => Add1.IN4
B[9] => Add0.IN15
B[9] => Mult0.IN14
B[9] => Mux2.IN10
B[9] => Add1.IN3
B[10] => Add0.IN14
B[10] => Mult0.IN13
B[10] => Mux1.IN10
B[10] => Add1.IN2
B[11] => Add0.IN13
B[11] => Mult0.IN12
B[11] => Mux0.IN10
B[11] => Add1.IN1
result[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|Bus:bus
selectIn[0] => Mux0.IN11
selectIn[0] => Mux1.IN11
selectIn[0] => Mux2.IN11
selectIn[0] => Mux3.IN11
selectIn[0] => Mux4.IN10
selectIn[0] => Mux5.IN10
selectIn[0] => Mux6.IN10
selectIn[0] => Mux7.IN10
selectIn[0] => Mux8.IN10
selectIn[0] => Mux9.IN10
selectIn[0] => Mux10.IN10
selectIn[0] => Mux11.IN10
selectIn[1] => Mux0.IN10
selectIn[1] => Mux1.IN10
selectIn[1] => Mux2.IN10
selectIn[1] => Mux3.IN10
selectIn[1] => Mux4.IN9
selectIn[1] => Mux5.IN9
selectIn[1] => Mux6.IN9
selectIn[1] => Mux7.IN9
selectIn[1] => Mux8.IN9
selectIn[1] => Mux9.IN9
selectIn[1] => Mux10.IN9
selectIn[1] => Mux11.IN9
selectIn[2] => Mux0.IN9
selectIn[2] => Mux1.IN9
selectIn[2] => Mux2.IN9
selectIn[2] => Mux3.IN9
selectIn[2] => Mux4.IN8
selectIn[2] => Mux5.IN8
selectIn[2] => Mux6.IN8
selectIn[2] => Mux7.IN8
selectIn[2] => Mux8.IN8
selectIn[2] => Mux9.IN8
selectIn[2] => Mux10.IN8
selectIn[2] => Mux11.IN8
selectIn[3] => Mux0.IN8
selectIn[3] => Mux1.IN8
selectIn[3] => Mux2.IN8
selectIn[3] => Mux3.IN8
selectIn[3] => Mux4.IN7
selectIn[3] => Mux5.IN7
selectIn[3] => Mux6.IN7
selectIn[3] => Mux7.IN7
selectIn[3] => Mux8.IN7
selectIn[3] => Mux9.IN7
selectIn[3] => Mux10.IN7
selectIn[3] => Mux11.IN7
DataMem[0] => Mux11.IN11
DataMem[1] => Mux10.IN11
DataMem[2] => Mux9.IN11
DataMem[3] => Mux8.IN11
DataMem[4] => Mux7.IN11
DataMem[5] => Mux6.IN11
DataMem[6] => Mux5.IN11
DataMem[7] => Mux4.IN11
DataMem[8] => Mux3.IN12
DataMem[9] => Mux2.IN12
DataMem[10] => Mux1.IN12
DataMem[11] => Mux0.IN12
R[0] => Mux11.IN12
R[1] => Mux10.IN12
R[2] => Mux9.IN12
R[3] => Mux8.IN12
R[4] => Mux7.IN12
R[5] => Mux6.IN12
R[6] => Mux5.IN12
R[7] => Mux4.IN12
R[8] => Mux3.IN13
R[9] => Mux2.IN13
R[10] => Mux1.IN13
R[11] => Mux0.IN13
RL[0] => Mux11.IN13
RL[1] => Mux10.IN13
RL[2] => Mux9.IN13
RL[3] => Mux8.IN13
RL[4] => Mux7.IN13
RL[5] => Mux6.IN13
RL[6] => Mux5.IN13
RL[7] => Mux4.IN13
RL[8] => Mux3.IN14
RL[9] => Mux2.IN14
RL[10] => Mux1.IN14
RL[11] => Mux0.IN14
RC[0] => Mux11.IN14
RC[1] => Mux10.IN14
RC[2] => Mux9.IN14
RC[3] => Mux8.IN14
RC[4] => Mux7.IN14
RC[5] => Mux6.IN14
RC[6] => Mux5.IN14
RC[7] => Mux4.IN14
RC[8] => Mux3.IN15
RC[9] => Mux2.IN15
RC[10] => Mux1.IN15
RC[11] => Mux0.IN15
RP[0] => Mux11.IN15
RP[1] => Mux10.IN15
RP[2] => Mux9.IN15
RP[3] => Mux8.IN15
RP[4] => Mux7.IN15
RP[5] => Mux6.IN15
RP[6] => Mux5.IN15
RP[7] => Mux4.IN15
RP[8] => Mux3.IN16
RP[9] => Mux2.IN16
RP[10] => Mux1.IN16
RP[11] => Mux0.IN16
RQ[0] => Mux11.IN16
RQ[1] => Mux10.IN16
RQ[2] => Mux9.IN16
RQ[3] => Mux8.IN16
RQ[4] => Mux7.IN16
RQ[5] => Mux6.IN16
RQ[6] => Mux5.IN16
RQ[7] => Mux4.IN16
RQ[8] => Mux3.IN17
RQ[9] => Mux2.IN17
RQ[10] => Mux1.IN17
RQ[11] => Mux0.IN17
R1[0] => Mux11.IN17
R1[1] => Mux10.IN17
R1[2] => Mux9.IN17
R1[3] => Mux8.IN17
R1[4] => Mux7.IN17
R1[5] => Mux6.IN17
R1[6] => Mux5.IN17
R1[7] => Mux4.IN17
R1[8] => Mux3.IN18
R1[9] => Mux2.IN18
R1[10] => Mux1.IN18
R1[11] => Mux0.IN18
ACC[0] => Mux11.IN18
ACC[1] => Mux10.IN18
ACC[2] => Mux9.IN18
ACC[3] => Mux8.IN18
ACC[4] => Mux7.IN18
ACC[5] => Mux6.IN18
ACC[6] => Mux5.IN18
ACC[7] => Mux4.IN18
ACC[8] => Mux3.IN19
ACC[9] => Mux2.IN19
ACC[10] => Mux1.IN19
ACC[11] => Mux0.IN19
IR[0] => Mux11.IN19
IR[1] => Mux10.IN19
IR[2] => Mux9.IN19
IR[3] => Mux8.IN19
IR[4] => Mux7.IN19
IR[5] => Mux6.IN19
IR[6] => Mux5.IN19
IR[7] => Mux4.IN19
busOut[0] <= Mux11.DB_MAX_OUTPUT_PORT_TYPE
busOut[1] <= Mux10.DB_MAX_OUTPUT_PORT_TYPE
busOut[2] <= Mux9.DB_MAX_OUTPUT_PORT_TYPE
busOut[3] <= Mux8.DB_MAX_OUTPUT_PORT_TYPE
busOut[4] <= Mux7.DB_MAX_OUTPUT_PORT_TYPE
busOut[5] <= Mux6.DB_MAX_OUTPUT_PORT_TYPE
busOut[6] <= Mux5.DB_MAX_OUTPUT_PORT_TYPE
busOut[7] <= Mux4.DB_MAX_OUTPUT_PORT_TYPE
busOut[8] <= Mux3.DB_MAX_OUTPUT_PORT_TYPE
busOut[9] <= Mux2.DB_MAX_OUTPUT_PORT_TYPE
busOut[10] <= Mux1.DB_MAX_OUTPUT_PORT_TYPE
busOut[11] <= Mux0.DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|Register:AR
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|Register:R
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|incRegister:PC
dataIn[0] => value.DATAB
dataIn[1] => value.DATAB
dataIn[2] => value.DATAB
dataIn[3] => value.DATAB
dataIn[4] => value.DATAB
dataIn[5] => value.DATAB
dataIn[6] => value.DATAB
dataIn[7] => value.DATAB
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
dataOut[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|Register:IR
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|Register:RL
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|incRegister:RC
dataIn[0] => value.DATAB
dataIn[1] => value.DATAB
dataIn[2] => value.DATAB
dataIn[3] => value.DATAB
dataIn[4] => value.DATAB
dataIn[5] => value.DATAB
dataIn[6] => value.DATAB
dataIn[7] => value.DATAB
dataIn[8] => value.DATAB
dataIn[9] => value.DATAB
dataIn[10] => value.DATAB
dataIn[11] => value.DATAB
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
dataOut[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= value[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= value[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= value[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= value[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|incRegister:RP
dataIn[0] => value.DATAB
dataIn[1] => value.DATAB
dataIn[2] => value.DATAB
dataIn[3] => value.DATAB
dataIn[4] => value.DATAB
dataIn[5] => value.DATAB
dataIn[6] => value.DATAB
dataIn[7] => value.DATAB
dataIn[8] => value.DATAB
dataIn[9] => value.DATAB
dataIn[10] => value.DATAB
dataIn[11] => value.DATAB
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
dataOut[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= value[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= value[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= value[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= value[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|incRegister:RQ
dataIn[0] => value.DATAB
dataIn[1] => value.DATAB
dataIn[2] => value.DATAB
dataIn[3] => value.DATAB
dataIn[4] => value.DATAB
dataIn[5] => value.DATAB
dataIn[6] => value.DATAB
dataIn[7] => value.DATAB
dataIn[8] => value.DATAB
dataIn[9] => value.DATAB
dataIn[10] => value.DATAB
dataIn[11] => value.DATAB
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
writeEn => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
rst => value.OUTPUTSELECT
clock => value[0].CLK
clock => value[1].CLK
clock => value[2].CLK
clock => value[3].CLK
clock => value[4].CLK
clock => value[5].CLK
clock => value[6].CLK
clock => value[7].CLK
clock => value[8].CLK
clock => value[9].CLK
clock => value[10].CLK
clock => value[11].CLK
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
incEn => value.OUTPUTSELECT
dataOut[0] <= value[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= value[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= value[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= value[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= value[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= value[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= value[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= value[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= value[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= value[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= value[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= value[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|Register:R1
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|Register:ACC
clock => temp[0].CLK
clock => temp[1].CLK
clock => temp[2].CLK
clock => temp[3].CLK
clock => temp[4].CLK
clock => temp[5].CLK
clock => temp[6].CLK
clock => temp[7].CLK
clock => temp[8].CLK
clock => temp[9].CLK
clock => temp[10].CLK
clock => temp[11].CLK
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => temp.DATAB
dataIn[1] => temp.DATAB
dataIn[2] => temp.DATAB
dataIn[3] => temp.DATAB
dataIn[4] => temp.DATAB
dataIn[5] => temp.DATAB
dataIn[6] => temp.DATAB
dataIn[7] => temp.DATAB
dataIn[8] => temp.DATAB
dataIn[9] => temp.DATAB
dataIn[10] => temp.DATAB
dataIn[11] => temp.DATAB
dataOut[0] <= temp[0].DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= temp[1].DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= temp[2].DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= temp[3].DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= temp[4].DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= temp[5].DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= temp[6].DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= temp[7].DB_MAX_OUTPUT_PORT_TYPE
dataOut[8] <= temp[8].DB_MAX_OUTPUT_PORT_TYPE
dataOut[9] <= temp[9].DB_MAX_OUTPUT_PORT_TYPE
dataOut[10] <= temp[10].DB_MAX_OUTPUT_PORT_TYPE
dataOut[11] <= temp[11].DB_MAX_OUTPUT_PORT_TYPE


|Top|MultiCore:multi_core_processor|Processor:core[2].CPU|isZeroReg:Z
clock => temp.CLK
rst => temp.OUTPUTSELECT
writeEn => temp.OUTPUTSELECT
dataIn[0] => Equal0.IN31
dataIn[1] => Equal0.IN30
dataIn[2] => Equal0.IN29
dataIn[3] => Equal0.IN28
dataIn[4] => Equal0.IN27
dataIn[5] => Equal0.IN26
dataIn[6] => Equal0.IN25
dataIn[7] => Equal0.IN24
dataIn[8] => Equal0.IN23
dataIn[9] => Equal0.IN22
dataIn[10] => Equal0.IN21
dataIn[11] => Equal0.IN20
dataOut <= temp.DB_MAX_OUTPUT_PORT_TYPE


|Top|InsMemory:IM
clock => memory.we_a.CLK
clock => memory.waddr_a[7].CLK
clock => memory.waddr_a[6].CLK
clock => memory.waddr_a[5].CLK
clock => memory.waddr_a[4].CLK
clock => memory.waddr_a[3].CLK
clock => memory.waddr_a[2].CLK
clock => memory.waddr_a[1].CLK
clock => memory.waddr_a[0].CLK
clock => memory.data_a[7].CLK
clock => memory.data_a[6].CLK
clock => memory.data_a[5].CLK
clock => memory.data_a[4].CLK
clock => memory.data_a[3].CLK
clock => memory.data_a[2].CLK
clock => memory.data_a[1].CLK
clock => memory.data_a[0].CLK
clock => addr_reg[0].CLK
clock => addr_reg[1].CLK
clock => addr_reg[2].CLK
clock => addr_reg[3].CLK
clock => addr_reg[4].CLK
clock => addr_reg[5].CLK
clock => addr_reg[6].CLK
clock => addr_reg[7].CLK
clock => memory.CLK0
writeEn => memory.we_a.DATAIN
writeEn => memory.WE
dataIn[0] => memory.data_a[0].DATAIN
dataIn[0] => memory.DATAIN
dataIn[1] => memory.data_a[1].DATAIN
dataIn[1] => memory.DATAIN1
dataIn[2] => memory.data_a[2].DATAIN
dataIn[2] => memory.DATAIN2
dataIn[3] => memory.data_a[3].DATAIN
dataIn[3] => memory.DATAIN3
dataIn[4] => memory.data_a[4].DATAIN
dataIn[4] => memory.DATAIN4
dataIn[5] => memory.data_a[5].DATAIN
dataIn[5] => memory.DATAIN5
dataIn[6] => memory.data_a[6].DATAIN
dataIn[6] => memory.DATAIN6
dataIn[7] => memory.data_a[7].DATAIN
dataIn[7] => memory.DATAIN7
address[0] => memory.waddr_a[0].DATAIN
address[0] => addr_reg[0].DATAIN
address[0] => memory.WADDR
address[1] => memory.waddr_a[1].DATAIN
address[1] => addr_reg[1].DATAIN
address[1] => memory.WADDR1
address[2] => memory.waddr_a[2].DATAIN
address[2] => addr_reg[2].DATAIN
address[2] => memory.WADDR2
address[3] => memory.waddr_a[3].DATAIN
address[3] => addr_reg[3].DATAIN
address[3] => memory.WADDR3
address[4] => memory.waddr_a[4].DATAIN
address[4] => addr_reg[4].DATAIN
address[4] => memory.WADDR4
address[5] => memory.waddr_a[5].DATAIN
address[5] => addr_reg[5].DATAIN
address[5] => memory.WADDR5
address[6] => memory.waddr_a[6].DATAIN
address[6] => addr_reg[6].DATAIN
address[6] => memory.WADDR6
address[7] => memory.waddr_a[7].DATAIN
address[7] => addr_reg[7].DATAIN
address[7] => memory.WADDR7
dataOut[0] <= memory.DATAOUT
dataOut[1] <= memory.DATAOUT1
dataOut[2] <= memory.DATAOUT2
dataOut[3] <= memory.DATAOUT3
dataOut[4] <= memory.DATAOUT4
dataOut[5] <= memory.DATAOUT5
dataOut[6] <= memory.DATAOUT6
dataOut[7] <= memory.DATAOUT7


|Top|DataMemory:DM
clock => memory.we_a.CLK
clock => memory.waddr_a[10].CLK
clock => memory.waddr_a[9].CLK
clock => memory.waddr_a[8].CLK
clock => memory.waddr_a[7].CLK
clock => memory.waddr_a[6].CLK
clock => memory.waddr_a[5].CLK
clock => memory.waddr_a[4].CLK
clock => memory.waddr_a[3].CLK
clock => memory.waddr_a[2].CLK
clock => memory.waddr_a[1].CLK
clock => memory.waddr_a[0].CLK
clock => memory.data_a[35].CLK
clock => memory.data_a[34].CLK
clock => memory.data_a[33].CLK
clock => memory.data_a[32].CLK
clock => memory.data_a[31].CLK
clock => memory.data_a[30].CLK
clock => memory.data_a[29].CLK
clock => memory.data_a[28].CLK
clock => memory.data_a[27].CLK
clock => memory.data_a[26].CLK
clock => memory.data_a[25].CLK
clock => memory.data_a[24].CLK
clock => memory.data_a[23].CLK
clock => memory.data_a[22].CLK
clock => memory.data_a[21].CLK
clock => memory.data_a[20].CLK
clock => memory.data_a[19].CLK
clock => memory.data_a[18].CLK
clock => memory.data_a[17].CLK
clock => memory.data_a[16].CLK
clock => memory.data_a[15].CLK
clock => memory.data_a[14].CLK
clock => memory.data_a[13].CLK
clock => memory.data_a[12].CLK
clock => memory.data_a[11].CLK
clock => memory.data_a[10].CLK
clock => memory.data_a[9].CLK
clock => memory.data_a[8].CLK
clock => memory.data_a[7].CLK
clock => memory.data_a[6].CLK
clock => memory.data_a[5].CLK
clock => memory.data_a[4].CLK
clock => memory.data_a[3].CLK
clock => memory.data_a[2].CLK
clock => memory.data_a[1].CLK
clock => memory.data_a[0].CLK
clock => addr_reg[0].CLK
clock => addr_reg[1].CLK
clock => addr_reg[2].CLK
clock => addr_reg[3].CLK
clock => addr_reg[4].CLK
clock => addr_reg[5].CLK
clock => addr_reg[6].CLK
clock => addr_reg[7].CLK
clock => addr_reg[8].CLK
clock => addr_reg[9].CLK
clock => addr_reg[10].CLK
clock => memory.CLK0
writeEn => memory.we_a.DATAIN
writeEn => memory.WE
dataIn[0] => memory.data_a[0].DATAIN
dataIn[0] => memory.DATAIN
dataIn[1] => memory.data_a[1].DATAIN
dataIn[1] => memory.DATAIN1
dataIn[2] => memory.data_a[2].DATAIN
dataIn[2] => memory.DATAIN2
dataIn[3] => memory.data_a[3].DATAIN
dataIn[3] => memory.DATAIN3
dataIn[4] => memory.data_a[4].DATAIN
dataIn[4] => memory.DATAIN4
dataIn[5] => memory.data_a[5].DATAIN
dataIn[5] => memory.DATAIN5
dataIn[6] => memory.data_a[6].DATAIN
dataIn[6] => memory.DATAIN6
dataIn[7] => memory.data_a[7].DATAIN
dataIn[7] => memory.DATAIN7
dataIn[8] => memory.data_a[8].DATAIN
dataIn[8] => memory.DATAIN8
dataIn[9] => memory.data_a[9].DATAIN
dataIn[9] => memory.DATAIN9
dataIn[10] => memory.data_a[10].DATAIN
dataIn[10] => memory.DATAIN10
dataIn[11] => memory.data_a[11].DATAIN
dataIn[11] => memory.DATAIN11
dataIn[12] => memory.data_a[12].DATAIN
dataIn[12] => memory.DATAIN12
dataIn[13] => memory.data_a[13].DATAIN
dataIn[13] => memory.DATAIN13
dataIn[14] => memory.data_a[14].DATAIN
dataIn[14] => memory.DATAIN14
dataIn[15] => memory.data_a[15].DATAIN
dataIn[15] => memory.DATAIN15
dataIn[16] => memory.data_a[16].DATAIN
dataIn[16] => memory.DATAIN16
dataIn[17] => memory.data_a[17].DATAIN
dataIn[17] => memory.DATAIN17
dataIn[18] => memory.data_a[18].DATAIN
dataIn[18] => memory.DATAIN18
dataIn[19] => memory.data_a[19].DATAIN
dataIn[19] => memory.DATAIN19
dataIn[20] => memory.data_a[20].DATAIN
dataIn[20] => memory.DATAIN20
dataIn[21] => memory.data_a[21].DATAIN
dataIn[21] => memory.DATAIN21
dataIn[22] => memory.data_a[22].DATAIN
dataIn[22] => memory.DATAIN22
dataIn[23] => memory.data_a[23].DATAIN
dataIn[23] => memory.DATAIN23
dataIn[24] => memory.data_a[24].DATAIN
dataIn[24] => memory.DATAIN24
dataIn[25] => memory.data_a[25].DATAIN
dataIn[25] => memory.DATAIN25
dataIn[26] => memory.data_a[26].DATAIN
dataIn[26] => memory.DATAIN26
dataIn[27] => memory.data_a[27].DATAIN
dataIn[27] => memory.DATAIN27
dataIn[28] => memory.data_a[28].DATAIN
dataIn[28] => memory.DATAIN28
dataIn[29] => memory.data_a[29].DATAIN
dataIn[29] => memory.DATAIN29
dataIn[30] => memory.data_a[30].DATAIN
dataIn[30] => memory.DATAIN30
dataIn[31] => memory.data_a[31].DATAIN
dataIn[31] => memory.DATAIN31
dataIn[32] => memory.data_a[32].DATAIN
dataIn[32] => memory.DATAIN32
dataIn[33] => memory.data_a[33].DATAIN
dataIn[33] => memory.DATAIN33
dataIn[34] => memory.data_a[34].DATAIN
dataIn[34] => memory.DATAIN34
dataIn[35] => memory.data_a[35].DATAIN
dataIn[35] => memory.DATAIN35
address[0] => memory.waddr_a[0].DATAIN
address[0] => addr_reg[0].DATAIN
address[0] => memory.WADDR
address[1] => memory.waddr_a[1].DATAIN
address[1] => addr_reg[1].DATAIN
address[1] => memory.WADDR1
address[2] => memory.waddr_a[2].DATAIN
address[2] => addr_reg[2].DATAIN
address[2] => memory.WADDR2
address[3] => memory.waddr_a[3].DATAIN
address[3] => addr_reg[3].DATAIN
address[3] => memory.WADDR3
address[4] => memory.waddr_a[4].DATAIN
address[4] => addr_reg[4].DATAIN
address[4] => memory.WADDR4
address[5] => memory.waddr_a[5].DATAIN
address[5] => addr_reg[5].DATAIN
address[5] => memory.WADDR5
address[6] => memory.waddr_a[6].DATAIN
address[6] => addr_reg[6].DATAIN
address[6] => memory.WADDR6
address[7] => memory.waddr_a[7].DATAIN
address[7] => addr_reg[7].DATAIN
address[7] => memory.WADDR7
address[8] => memory.waddr_a[8].DATAIN
address[8] => addr_reg[8].DATAIN
address[8] => memory.WADDR8
address[9] => memory.waddr_a[9].DATAIN
address[9] => addr_reg[9].DATAIN
address[9] => memory.WADDR9
address[10] => memory.waddr_a[10].DATAIN
address[10] => addr_reg[10].DATAIN
address[10] => memory.WADDR10
dataOut[0] <= memory.DATAOUT
dataOut[1] <= memory.DATAOUT1
dataOut[2] <= memory.DATAOUT2
dataOut[3] <= memory.DATAOUT3
dataOut[4] <= memory.DATAOUT4
dataOut[5] <= memory.DATAOUT5
dataOut[6] <= memory.DATAOUT6
dataOut[7] <= memory.DATAOUT7
dataOut[8] <= memory.DATAOUT8
dataOut[9] <= memory.DATAOUT9
dataOut[10] <= memory.DATAOUT10
dataOut[11] <= memory.DATAOUT11
dataOut[12] <= memory.DATAOUT12
dataOut[13] <= memory.DATAOUT13
dataOut[14] <= memory.DATAOUT14
dataOut[15] <= memory.DATAOUT15
dataOut[16] <= memory.DATAOUT16
dataOut[17] <= memory.DATAOUT17
dataOut[18] <= memory.DATAOUT18
dataOut[19] <= memory.DATAOUT19
dataOut[20] <= memory.DATAOUT20
dataOut[21] <= memory.DATAOUT21
dataOut[22] <= memory.DATAOUT22
dataOut[23] <= memory.DATAOUT23
dataOut[24] <= memory.DATAOUT24
dataOut[25] <= memory.DATAOUT25
dataOut[26] <= memory.DATAOUT26
dataOut[27] <= memory.DATAOUT27
dataOut[28] <= memory.DATAOUT28
dataOut[29] <= memory.DATAOUT29
dataOut[30] <= memory.DATAOUT30
dataOut[31] <= memory.DATAOUT31
dataOut[32] <= memory.DATAOUT32
dataOut[33] <= memory.DATAOUT33
dataOut[34] <= memory.DATAOUT34
dataOut[35] <= memory.DATAOUT35
processDone => ~NO_FANOUT~


