/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_14z;
  wire [16:0] celloutsig_0_15z;
  wire [17:0] celloutsig_0_19z;
  reg [3:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [21:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  reg [17:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [7:0] celloutsig_1_0z;
  wire [3:0] celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [5:0] celloutsig_1_12z;
  wire [15:0] celloutsig_1_13z;
  wire [30:0] celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire [10:0] celloutsig_1_7z;
  reg [5:0] celloutsig_1_9z;
  input [159:0] clkin_data;
  wire [159:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_9z[0] | celloutsig_1_9z[0]);
  assign celloutsig_0_5z = ~(celloutsig_0_0z | celloutsig_0_1z[3]);
  assign celloutsig_1_1z = ~(in_data[162] | in_data[165]);
  assign celloutsig_1_3z = ~(in_data[188] | celloutsig_1_0z[2]);
  assign celloutsig_0_0z = ~((in_data[61] | in_data[35]) & (in_data[15] | in_data[48]));
  assign celloutsig_1_11z = ~((in_data[119] | celloutsig_1_10z[1]) & (celloutsig_1_10z[1] | celloutsig_1_10z[1]));
  assign celloutsig_1_2z = ~((celloutsig_1_1z | in_data[152]) & (celloutsig_1_1z | celloutsig_1_0z[6]));
  assign celloutsig_0_2z = in_data[69:48] & { in_data[57], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_15z = celloutsig_0_2z[20:4] & { in_data[81:80], celloutsig_0_0z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_3z };
  assign celloutsig_1_4z = { in_data[150:145], celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_2z } >= { celloutsig_1_0z, celloutsig_1_3z };
  assign celloutsig_1_19z = { celloutsig_1_13z[15], celloutsig_1_0z, celloutsig_1_10z, celloutsig_1_4z } >= { celloutsig_1_14z[21:16], celloutsig_1_0z };
  assign celloutsig_0_10z = { in_data[18:6], celloutsig_0_3z } >= celloutsig_0_6z[15:2];
  assign celloutsig_1_14z = { celloutsig_1_13z[14:6], 1'h1, celloutsig_1_6z, celloutsig_1_7z, celloutsig_1_6z } * { in_data[180:152], celloutsig_1_11z, celloutsig_1_3z };
  assign celloutsig_0_11z = in_data[18:11] * { celloutsig_0_2z[5:0], celloutsig_0_7z, celloutsig_0_4z };
  assign celloutsig_0_14z = celloutsig_0_6z[9:5] * celloutsig_0_6z[9:5];
  assign celloutsig_1_10z = { celloutsig_1_6z[4:2], celloutsig_1_4z } | celloutsig_1_9z[4:1];
  assign celloutsig_0_12z = | in_data[64:44];
  assign celloutsig_0_3z = ~^ in_data[27:24];
  assign celloutsig_0_19z = { celloutsig_0_2z[20:4], celloutsig_0_10z } - celloutsig_0_6z;
  assign celloutsig_1_7z = { in_data[182:180], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z } ~^ { celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_1z };
  assign celloutsig_1_6z = { celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_4z } ^ { celloutsig_1_0z[6:3], celloutsig_1_3z };
  assign celloutsig_1_12z = { celloutsig_1_0z[3:1], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_4z } ^ { celloutsig_1_3z, celloutsig_1_6z };
  assign celloutsig_0_23z = celloutsig_0_15z[6:4] ^ celloutsig_0_19z[5:3];
  assign celloutsig_1_0z = in_data[108:101] ^ in_data[130:123];
  assign celloutsig_0_4z = ~((celloutsig_0_0z & in_data[14]) | celloutsig_0_1z[0]);
  always_latch
    if (clkin_data[128]) celloutsig_1_9z = 6'h00;
    else if (clkin_data[32]) celloutsig_1_9z = { celloutsig_1_7z[3:1], celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z };
  always_latch
    if (!clkin_data[96]) celloutsig_0_6z = 18'h00000;
    else if (celloutsig_1_18z) celloutsig_0_6z = { celloutsig_0_2z[12:3], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (!clkin_data[64]) celloutsig_0_1z = 4'h0;
    else if (celloutsig_1_18z) celloutsig_0_1z = in_data[65:62];
  assign celloutsig_1_5z = ~((celloutsig_1_0z[5] & celloutsig_1_4z) | (celloutsig_1_3z & celloutsig_1_2z));
  assign celloutsig_0_7z = ~((celloutsig_0_2z[12] & celloutsig_0_6z[4]) | (celloutsig_0_4z & celloutsig_0_1z[2]));
  assign celloutsig_0_24z = ~((celloutsig_0_7z & celloutsig_0_12z) | (celloutsig_0_12z & celloutsig_0_6z[14]));
  assign { celloutsig_1_13z[11:6], celloutsig_1_13z[12], celloutsig_1_13z[15:13] } = { celloutsig_1_12z, celloutsig_1_11z, celloutsig_1_10z[2:0] } ~^ { celloutsig_1_9z[3:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_9z[4], celloutsig_1_12z[5], celloutsig_1_2z, celloutsig_1_9z[5] };
  assign celloutsig_1_13z[5:0] = 6'h3f;
  assign { out_data[128], out_data[96], out_data[34:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_23z, celloutsig_0_24z };
endmodule
