#
# Run once and exit
#
# OneShot=1

#
# Daemon check interval
#
WatchdogIntervalMS=30000

#
# Watch and set a general MSR register
#
# MSRGeneralRegLock=CPUx, Reg, EDX(63-32), EAX(31-0)

#
# Physical Memory Lock
#
# PhysicalMemoryLock=0x0000000000FFEEFF, 0x063C2047
# PhysicalMemoryLock=0x0000000000FFEEFF, 0xC0CAFE11

#
# XEON E5-2683 V4
#

# Uncore Ratio: 12 - 27 (Package)
# 6:0  MAX_RATIO
# 14:8 MIN_RATIO
MSRGeneralRegLock=0, 0x00000620, 0x00000000, 0x00000c1b

# IA32_ENERGY_PERF_BIAS (Package)
# 0x0: Max Perf
# 0xF: Max PowerSaving
MSRGeneralRegLock=0, 0x000001b0, 0x00000000, 0x00000000

# MSR_PKG_CST_CONFIG_CONTROL (Core)
# Bit 2:0 Package C-State Limit
#       000: C0/C1
#       001: C2
#       010: C6 (non-retention)
#       011: C6 (retention)
#       111: All C-State are available
# Bit 10 I/O MWAIT Redirection Enabled
# Bit 15 CFGLOCK
# Bit 16 Automatic C-State Conversion Enabled
# Bit 25 C3 Auto Demotion Enabled
# Bit 26 C1 Auto Demotion Enabled
# Bit 27 C3 Undemotion Enabled
# Bit 28 C1 Undemotion Enabled
# Bit 29 Package C State Demotion Enabled
# Bit 30 Package C State Undemotion Enabled
#
MSRGeneralRegLock=0,  0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=2,  0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=4,  0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=6,  0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=8,  0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=10, 0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=12, 0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=14, 0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=16, 0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=18, 0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=20, 0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=22, 0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=24, 0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=26, 0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=28, 0x000000e2, 0x00000000, 0x1e010400
MSRGeneralRegLock=30, 0x000000e2, 0x00000000, 0x1e010400

#
# Mailbox MSR
#
# MailboxRegGet=REG, EDX, EAX : write EDX, EAX to REG, and Read REG
# MailboxRegRet=REG, EDX, EAX : EDX, EAX value to compare with the read results
# MailboxRegSet=REG, EDX, EAX : if not match values defined in Ret, set with these
#

#
# MSR 0x150:
#
# 0x80000 0 1 1 F9A00000
# ------- - - - --------
#    |    | | |     |
#  const  | | |  voltage offset
#         | | 0: read 1: write 
#         |const 
#       plane idx
#
# Voltage offset Computation:
# One step might be 1mV (hwmonitor) or 1.024mV (throttlestop)
# Take unit 1mV here, value 128 to get 128mV,
# left shift 21, gets offset 0x10000000.
# If negative number is wanted, two's complement applies.
#
# Plane Idx | VID
# ----------|-----
#         0 | IA
#         1 | iGPU
#         2 | LLC/Ring
#         3 | System Agent
#

#
# FIVR LLC/Ring: +128mV
#
# MailboxRegLock=0x00000150
# MailboxRegGet=0x00000150, 0x80000210, 0x00000000
# MailboxRegSet=0x00000150, 0x80000211, 0x10000000
# MailboxRegRet=0x00000150, 0x00000200, 0x10000000

#
# FIVR System Agent: +128mV
#
# Default voltage +307mV on this Engineering Sample is too high,
# to reduce heat and power comsuption and still maintain stability...
#
# Due to heat reduced, benchmark score still maintain
# relativly higher after several runs...
#
# Note that unvolting to +0mV will cause system crash
#
MailboxRegLock=0x00000150
MailboxRegGet=0x00000150, 0x80000310, 0x00000000
MailboxRegSet=0x00000150, 0x80000311, 0x10000000
MailboxRegRet=0x00000150, 0x80000300, 0x10000000
