#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:39:19 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Jun 29 00:15:14 2018
# Process ID: 10983
# Current directory: /home/leviathan/SauMauPing1/vivado/mia702
# Command line: vivado mia702.xpr
# Log file: /home/leviathan/SauMauPing1/vivado/mia702/vivado.log
# Journal file: /home/leviathan/SauMauPing1/vivado/mia702/vivado.jou
#-----------------------------------------------------------
start_gui
open_project mia702.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/leviathan/SauMauPing1/rocket-chip/vsrc/AsyncResetReg.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/leviathan/SauMauPing1/rocket-chip/vsim/generated-src/freechips.rocketchip.system.BOOMConfig.behav_srams.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/leviathan/SauMauPing1/rocket-chip/vsim/generated-src/freechips.rocketchip.system.BOOMConfig.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/leviathan/SauMauPing1/rocket-chip/vsrc/ClockDivider2.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/leviathan/SauMauPing1/rocket-chip/vsrc/ClockDivider3.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/leviathan/SauMauPing1/rocket-chip/vsrc/plusarg_reader.v'.
CRITICAL WARNING: [Project 1-19] Could not find the file '/home/leviathan/SauMauPing1/rocket-chip/vsrc/jtag_vpi.v'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6430.754 ; gain = 0.000 ; free physical = 9849 ; free virtual = 24922
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/vsrc/AsyncResetReg.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/vsrc/ClockDivider2.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/vsrc/ClockDivider3.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/vsim/generated-src/freechips.rocketchip.system.BOOMConfig.behav_srams.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/vsim/generated-src/freechips.rocketchip.system.BOOMConfig.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/vsrc/jtag_vpi.v] -no_script -reset -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/rocket-chip/vsrc/plusarg_reader.v] -no_script -reset -force -quiet
remove_files  {/home/leviathan/SauMauPing1/rocket-chip/vsrc/AsyncResetReg.v /home/leviathan/SauMauPing1/rocket-chip/vsrc/ClockDivider2.v /home/leviathan/SauMauPing1/rocket-chip/vsrc/ClockDivider3.v /home/leviathan/SauMauPing1/rocket-chip/vsim/generated-src/freechips.rocketchip.system.BOOMConfig.behav_srams.v /home/leviathan/SauMauPing1/rocket-chip/vsim/generated-src/freechips.rocketchip.system.BOOMConfig.v /home/leviathan/SauMauPing1/rocket-chip/vsrc/jtag_vpi.v /home/leviathan/SauMauPing1/rocket-chip/vsrc/plusarg_reader.v}
add_files -norecurse /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v
update_compile_order -fileset sources_1
add_files -norecurse {/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/sdio.v /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v}
update_compile_order -fileset sources_1
add_files -norecurse /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/PowerOnResetFPGAOnly.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: SauMauPingMIA702
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 6430.754 ; gain = 0.000 ; free physical = 9495 ; free virtual = 24576
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:422863]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' (7#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1' (8#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_sync' (9#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_hold' (10#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6155] done synthesizing module 'vc707reset' (11#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:417881]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (12#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:149740]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9061]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12156]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
ERROR: [Synth 8-439] module 'plusarg_reader' not found [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:754]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 32'sb00000000000000000000000000000000 
ERROR: [Synth 8-6156] failed synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
ERROR: [Synth 8-6156] failed synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9061]
ERROR: [Synth 8-6156] failed synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:149740]
ERROR: [Synth 8-6156] failed synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:417881]
ERROR: [Synth 8-6156] failed synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:422863]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 6471.379 ; gain = 40.625 ; free physical = 9584 ; free virtual = 24667
---------------------------------------------------------------------------------
RTL Elaboration failed
31 Infos, 1 Warnings, 0 Critical Warnings and 7 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: SauMauPingMIA702
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 6552.340 ; gain = 0.000 ; free physical = 9111 ; free virtual = 24379
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:422863]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' (7#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1' (8#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_sync' (9#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_hold' (10#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6155] done synthesizing module 'vc707reset' (11#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:417881]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (12#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:149740]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9061]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12156]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (13#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (14#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12194]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12232]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12270]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12308]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5951]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (15#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5951]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (16#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9061]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26227]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26731]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17191]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (17#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17191]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26769]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26807]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26845]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26883]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23117]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (18#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23117]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (19#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26227]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82209]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30346]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30658]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27238]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (20#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27238]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (21#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30346]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50787]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34997]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:35105]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:31275]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (22#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:31275]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34417]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (23#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34417]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34707]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (24#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34707]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (25#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34997]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38390]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:39203]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:35240]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (26#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:35240]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (27#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38390]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43443]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43624]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:40293]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (28#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:40293]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (29#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43443]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47383]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47447]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44233]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (30#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44233]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (31#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47383]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50660]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50724]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47510]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (32#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47510]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (33#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50660]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (34#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50787]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58162]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54558]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54727]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51392]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (35#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51392]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54409]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (36#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54409]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (37#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54558]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58059]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58111]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:55042]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (38#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:55042]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (39#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58059]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (40#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58162]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65093]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61523]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61692]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58391]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (41#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58391]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61374]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (42#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61374]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (43#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61523]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64990]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65042]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:62007]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (44#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:62007]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (45#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64990]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (46#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65093]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72020]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68452]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68621]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65322]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (47#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65322]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68303]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (48#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68303]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (49#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68452]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71917]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71969]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68936]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (50#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68936]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (51#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71917]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (52#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72020]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81919]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75383]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72249]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (53#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72249]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75088]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (54#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75088]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (55#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75237]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78650]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78747]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75676]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (56#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75676]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78579]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (57#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78579]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (58#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78650]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81822]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81871]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78919]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (59#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78919]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (60#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81822]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (61#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81919]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (62#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82209]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93397]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86127]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86299]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83005]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (63#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83005]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (64#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86127]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90021]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90085]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86899]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (65#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86899]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (66#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90021]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93270]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93334]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90148]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (67#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90148]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (68#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93270]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_9' (69#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93397]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93786]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_11' (70#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93786]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106437]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100047]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100165]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_28' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93897]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_28' (71#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93897]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_11' (72#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100047]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106211]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106325]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_29' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100285]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_29' (73#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100285]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (74#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106211]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_12' (75#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106437]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107165]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106939]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107053]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (76#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106939]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_13' (77#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107165]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107893]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107667]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107781]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_4' (78#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107667]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_14' (79#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107893]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108621]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108395]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108509]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_5' (80#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108395]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_15' (81#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108621]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112725]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112494]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112594]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_36' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109123]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_36' (82#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109123]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112229]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (83#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112229]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_15' (84#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112494]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_16' (85#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112725]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:122523]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115984]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116048]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_37' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112874]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_37' (86#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112874]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_16' (87#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115984]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_6' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:119221]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:119417]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_38' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116111]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_38' (88#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116111]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_6' (89#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:119221]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:121862]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120450]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w4_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120041]
ERROR: [Synth 8-439] module 'AsyncResetReg' not found [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120070]
	Parameter RESET_VALUE bound to: 32'sb00000000000000000000000000000000 
ERROR: [Synth 8-6156] failed synthesizing module 'AsyncResetRegVec_w4_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120041]
ERROR: [Synth 8-6156] failed synthesizing module 'AsyncQueueSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120450]
ERROR: [Synth 8-6156] failed synthesizing module 'TLAsyncCrossingSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:121862]
ERROR: [Synth 8-6156] failed synthesizing module 'SimpleLazyModule_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:122523]
ERROR: [Synth 8-6156] failed synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:149740]
ERROR: [Synth 8-6156] failed synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:417881]
ERROR: [Synth 8-6156] failed synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:422863]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:18 ; elapsed = 00:00:18 . Memory (MB): peak = 6562.223 ; gain = 9.883 ; free physical = 9148 ; free virtual = 24417
---------------------------------------------------------------------------------
RTL Elaboration failed
187 Infos, 36 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
add_files -norecurse {/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ClockDivider3.v /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ClockDivider2.v /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v}
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
add_files -fileset sim_1 -norecurse /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/TestDriver.v
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: SauMauPingMIA702
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 6688.711 ; gain = 0.000 ; free physical = 8911 ; free virtual = 24210
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:422863]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' (7#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1' (8#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_sync' (9#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_hold' (10#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6155] done synthesizing module 'vc707reset' (11#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:417881]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (12#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:149740]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9061]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12156]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (13#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (14#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12194]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12232]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12270]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12308]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5951]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (15#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5951]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (16#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9061]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26227]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26731]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17191]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (17#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17191]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26769]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26807]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26845]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26883]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23117]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (18#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23117]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (19#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26227]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82209]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30346]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30658]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27238]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (20#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27238]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (21#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30346]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50787]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34997]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:35105]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:31275]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (22#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:31275]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34417]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (23#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34417]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34707]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (24#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34707]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (25#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34997]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38390]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:39203]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:35240]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (26#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:35240]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (27#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38390]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43443]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43624]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:40293]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (28#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:40293]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (29#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43443]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47383]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47447]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44233]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (30#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44233]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (31#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47383]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50660]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50724]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47510]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (32#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47510]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (33#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50660]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (34#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50787]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58162]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54558]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54727]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51392]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (35#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51392]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54409]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (36#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54409]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (37#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54558]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58059]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58111]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:55042]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (38#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:55042]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (39#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58059]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (40#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58162]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65093]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61523]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61692]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58391]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (41#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58391]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61374]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (42#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61374]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (43#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61523]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64990]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65042]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:62007]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (44#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:62007]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (45#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64990]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (46#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65093]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72020]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68452]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68621]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65322]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (47#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65322]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68303]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (48#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68303]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (49#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68452]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71917]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71969]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68936]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (50#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68936]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (51#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71917]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (52#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72020]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81919]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75383]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72249]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (53#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72249]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75088]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (54#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75088]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (55#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75237]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78650]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78747]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75676]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (56#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75676]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78579]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (57#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78579]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (58#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78650]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81822]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81871]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78919]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (59#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78919]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (60#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81822]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (61#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81919]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (62#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82209]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93397]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86127]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86299]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83005]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (63#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83005]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (64#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86127]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90021]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90085]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86899]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (65#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86899]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (66#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90021]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93270]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93334]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90148]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (67#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90148]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (68#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93270]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_9' (69#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93397]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93786]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_11' (70#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93786]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106437]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100047]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100165]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_28' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93897]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_28' (71#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93897]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_11' (72#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100047]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106211]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106325]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_29' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100285]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_29' (73#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100285]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (74#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106211]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_12' (75#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106437]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107165]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106939]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107053]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (76#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106939]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_13' (77#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107165]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107893]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107667]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107781]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_4' (78#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107667]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_14' (79#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107893]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108621]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108395]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108509]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_5' (80#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108395]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_15' (81#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108621]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112725]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112494]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112594]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_36' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109123]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_36' (82#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109123]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112229]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (83#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112229]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_15' (84#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112494]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_16' (85#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112725]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:122523]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115984]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116048]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_37' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112874]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_37' (86#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112874]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_16' (87#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115984]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_6' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:119221]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:119417]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_38' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116111]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_38' (88#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116111]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_6' (89#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:119221]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:121862]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120450]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w4_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120041]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (90#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w4_i0' (91#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120041]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120118]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (92#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120118]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w124_d1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120174]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w124_d1' (93#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120174]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (94#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120210]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (95#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120235]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (96#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120307]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (97#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120328]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_1' (98#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120352]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (99#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120373]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:128294]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:131839]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:135406]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:141244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:145017]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:148736]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:158339]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:162076]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:166147]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:170749]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:174185]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:177535]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:180967]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:184317]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:187749]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:191099]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:200211]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:204438]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:207542]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:210737]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:213834]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:217212]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:221715]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:226255]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:229654]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:233315]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:236827]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:248065]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:248083]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:265999]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:266041]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:298180]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:323746]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element _T_1738_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:325916]
WARNING: [Synth 8-6014] Unused sequential element _T_1740_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:325931]
WARNING: [Synth 8-6014] Unused sequential element _T_1743_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:325934]
WARNING: [Synth 8-6014] Unused sequential element _T_1745_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:325949]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:331344]
ERROR: [Synth 8-439] module 'BootROM' not found [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:331361]
ERROR: [Synth 8-6156] failed synthesizing module 'TLMaskROM' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:331288]
ERROR: [Synth 8-6156] failed synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:417881]
ERROR: [Synth 8-6156] failed synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:422863]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:37 ; elapsed = 00:00:35 . Memory (MB): peak = 6980.199 ; gain = 291.488 ; free physical = 8844 ; free virtual = 24143
---------------------------------------------------------------------------------
RTL Elaboration failed
202 Infos, 80 Warnings, 0 Critical Warnings and 5 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
create_ip -name dist_mem_gen -vendor xilinx.com -library ip -version 8.0 -module_name BootROM
set_property -dict [list CONFIG.Component_Name {BootROM} CONFIG.memory_type {rom}] [get_ips BootROM]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'BootROM' to 'BootROM' is not allowed and is ignored.
generate_target {instantiation_template} [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/BootROM/BootROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BootROM'...
update_compile_order -fileset sources_1
set_property generate_synth_checkpoint false [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/BootROM/BootROM.xci]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/BootROM/BootROM.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'BootROM'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'BootROM'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'BootROM'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'BootROM'...
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/BootROM/BootROM.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/BootROM/BootROM.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: SauMauPingMIA702
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 7039.035 ; gain = 0.000 ; free physical = 8651 ; free virtual = 24002
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:422863]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' (7#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1' (8#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_sync' (9#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_hold' (10#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6155] done synthesizing module 'vc707reset' (11#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:417881]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (12#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:149740]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9061]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12156]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (13#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (14#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12194]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12232]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12270]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12308]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5951]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (15#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5951]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (16#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9061]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26227]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26731]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17191]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (17#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17191]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26769]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26807]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26845]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26883]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23117]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (18#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23117]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (19#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26227]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82209]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30346]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30658]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27238]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (20#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27238]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (21#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30346]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50787]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34997]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:35105]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:31275]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (22#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:31275]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34417]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (23#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34417]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34707]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (24#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34707]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (25#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34997]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38390]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:39203]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:35240]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (26#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:35240]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (27#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38390]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43443]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43624]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:40293]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (28#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:40293]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (29#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43443]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47383]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47447]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44233]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (30#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44233]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (31#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47383]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50660]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50724]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47510]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (32#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47510]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (33#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50660]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (34#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50787]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58162]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54558]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54727]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51392]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (35#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51392]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54409]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (36#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54409]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (37#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54558]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58059]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58111]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:55042]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (38#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:55042]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (39#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58059]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (40#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58162]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65093]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61523]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61692]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58391]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (41#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58391]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61374]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (42#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61374]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (43#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61523]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64990]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65042]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:62007]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (44#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:62007]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (45#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64990]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (46#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65093]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72020]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68452]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68621]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65322]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (47#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65322]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68303]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (48#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68303]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (49#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68452]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71917]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71969]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68936]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (50#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68936]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (51#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71917]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (52#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72020]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81919]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75237]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75383]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72249]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (53#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72249]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75088]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (54#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75088]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (55#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75237]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78650]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78747]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75676]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (56#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75676]
INFO: [Synth 8-6157] synthesizing module 'Repeater_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78579]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_4' (57#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78579]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (58#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78650]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81822]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81871]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78919]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (59#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78919]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (60#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81822]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (61#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:81919]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (62#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82209]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93397]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86127]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86299]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83005]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (63#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83005]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (64#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86127]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90021]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90085]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86899]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (65#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:86899]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_2' (66#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90021]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93270]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93334]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_27' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90148]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_27' (67#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:90148]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (68#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93270]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_9' (69#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93397]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93786]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_11' (70#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93786]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106437]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100047]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100165]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_28' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93897]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_28' (71#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:93897]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_11' (72#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100047]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106211]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106325]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_29' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100285]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_29' (73#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100285]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (74#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106211]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_12' (75#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106437]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107165]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106939]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107053]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (76#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:106939]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_13' (77#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107165]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107893]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107667]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107781]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_4' (78#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107667]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_14' (79#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:107893]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108621]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108395]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108509]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_5' (80#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108395]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_15' (81#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108621]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112725]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112494]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112594]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_36' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109123]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_36' (82#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109123]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112229]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (83#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112229]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_15' (84#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112494]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_16' (85#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112725]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:122523]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115984]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116048]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_37' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112874]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_37' (86#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112874]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_16' (87#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115984]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_6' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:119221]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:119417]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_38' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116111]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_38' (88#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116111]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_6' (89#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:119221]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:121862]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120450]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w4_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120041]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (90#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w4_i0' (91#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120041]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120118]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (92#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120118]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w124_d1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120174]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w124_d1' (93#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120174]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (94#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120210]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (95#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120235]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (96#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120307]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (97#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120328]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_1' (98#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120352]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (99#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:120373]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:128294]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:131839]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:135406]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:141244]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:145017]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:148736]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:158339]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:162076]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:166147]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:170749]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:174185]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:177535]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:180967]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:184317]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:187749]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:191099]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:200211]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:204438]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:207542]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:210737]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:213834]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:217212]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:221715]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:226255]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:229654]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:233315]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:236827]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:248065]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:248083]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:265999]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:266041]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:298180]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:323746]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element _T_1738_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:325916]
WARNING: [Synth 8-6014] Unused sequential element _T_1740_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:325931]
WARNING: [Synth 8-6014] Unused sequential element _T_1743_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:325934]
WARNING: [Synth 8-6014] Unused sequential element _T_1745_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:325949]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:331344]
INFO: [Synth 8-638] synthesizing module 'BootROM' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/BootROM/synth/BootROM.vhd:66]
	Parameter C_FAMILY bound to: artix7 - type: string 
	Parameter C_ADDR_WIDTH bound to: 6 - type: integer 
	Parameter C_DEFAULT_DATA bound to: 0 - type: string 
	Parameter C_DEPTH bound to: 64 - type: integer 
	Parameter C_HAS_CLK bound to: 0 - type: integer 
	Parameter C_HAS_D bound to: 0 - type: integer 
	Parameter C_HAS_DPO bound to: 0 - type: integer 
	Parameter C_HAS_DPRA bound to: 0 - type: integer 
	Parameter C_HAS_I_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_CLK bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QDPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_CE bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_RST bound to: 0 - type: integer 
	Parameter C_HAS_QSPO_SRST bound to: 0 - type: integer 
	Parameter C_HAS_SPO bound to: 1 - type: integer 
	Parameter C_HAS_WE bound to: 0 - type: integer 
	Parameter C_MEM_INIT_FILE bound to: no_coe_file_loaded - type: string 
	Parameter C_ELABORATION_DIR bound to: ./ - type: string 
	Parameter C_MEM_TYPE bound to: 0 - type: integer 
	Parameter C_PIPELINE_STAGES bound to: 0 - type: integer 
	Parameter C_QCE_JOINED bound to: 0 - type: integer 
	Parameter C_QUALIFY_WE bound to: 0 - type: integer 
	Parameter C_READ_MIF bound to: 0 - type: integer 
	Parameter C_REG_A_D_INPUTS bound to: 0 - type: integer 
	Parameter C_REG_DPRA_INPUT bound to: 0 - type: integer 
	Parameter C_SYNC_ENABLE bound to: 1 - type: integer 
	Parameter C_WIDTH bound to: 16 - type: integer 
	Parameter C_PARSER_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'dist_mem_gen_v8_0_12' declared at '/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/BootROM/hdl/dist_mem_gen_v8_0_vhsyn_rfs.vhd:3237' bound to instance 'U0' of component 'dist_mem_gen_v8_0_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/BootROM/synth/BootROM.vhd:132]
INFO: [Synth 8-256] done synthesizing module 'BootROM' (285#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/BootROM/synth/BootROM.vhd:66]
ERROR: [Synth 8-448] named port connection 'q' does not exist for instance 'rom' of module 'BootROM' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:331362]
ERROR: [Synth 8-448] named port connection 'me' does not exist for instance 'rom' of module 'BootROM' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:331363]
ERROR: [Synth 8-448] named port connection 'oe' does not exist for instance 'rom' of module 'BootROM' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:331364]
ERROR: [Synth 8-448] named port connection 'address' does not exist for instance 'rom' of module 'BootROM' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:331365]
ERROR: [Synth 8-448] named port connection 'clock' does not exist for instance 'rom' of module 'BootROM' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:331366]
ERROR: [Synth 8-6156] failed synthesizing module 'TLMaskROM' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:331288]
ERROR: [Synth 8-6156] failed synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:417881]
ERROR: [Synth 8-6156] failed synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:422863]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 7039.035 ; gain = 0.000 ; free physical = 8640 ; free virtual = 23992
---------------------------------------------------------------------------------
RTL Elaboration failed
205 Infos, 80 Warnings, 0 Critical Warnings and 9 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/BootROM/BootROM.xci] -no_script -reset -force -quiet
remove_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/BootROM/BootROM.xci
file delete -force /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/BootROM
INFO: [Device 21-403] Loading part xc7a100tfgg484-2
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: SauMauPingMIA702
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 7126.590 ; gain = 0.000 ; free physical = 5349 ; free virtual = 22173
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:408905]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' (7#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1' (8#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_sync' (9#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_hold' (10#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6155] done synthesizing module 'vc707reset' (11#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:404045]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (12#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:139116]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9001]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12096]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (13#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (14#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12134]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12210]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12248]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5909]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (15#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5909]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (16#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9001]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26107]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26611]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17131]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (17#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17131]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26649]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26687]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26725]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26763]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23015]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (18#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23015]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (19#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26107]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71846]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30208]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30465]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27118]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (20#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27118]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (21#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30208]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50384]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34684]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34792]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30980]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (22#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30980]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34104]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (23#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34104]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34394]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (24#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34394]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (25#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34684]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38059]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38872]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34927]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (26#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34927]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (27#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38059]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43094]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43266]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:39962]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (28#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:39962]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (29#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43094]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:46998]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47062]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43866]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (30#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43866]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (31#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:46998]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50257]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50321]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47125]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (32#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47125]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (33#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50257]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (34#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50384]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57759]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54155]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54324]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50989]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (35#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50989]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54006]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (36#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54006]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (37#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54155]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57656]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57708]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54639]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (38#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54639]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (39#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57656]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (40#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57759]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64690]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61120]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61289]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57988]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (41#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57988]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:60971]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (42#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:60971]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (43#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61120]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64587]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64639]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61604]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (44#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61604]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (45#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64587]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (46#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64690]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71617]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68049]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68218]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64919]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (47#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64919]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:67900]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (48#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:67900]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (49#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68049]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71514]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71566]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68533]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (50#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68533]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (51#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71514]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (52#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71617]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (53#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71846]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82895]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75625]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75797]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72503]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (54#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72503]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (55#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75625]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79519]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79583]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:76397]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (56#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:76397]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (57#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79519]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82768]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82832]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79646]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (58#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79646]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (59#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82768]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (60#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82895]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83284]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_10' (61#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83284]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95851]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89503]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89621]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83395]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (62#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83395]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (63#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89503]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95625]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95739]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89741]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (64#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89741]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (65#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95625]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_11' (66#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95851]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96579]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96353]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96467]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (67#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96353]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_12' (68#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96579]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97307]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97081]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97195]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_4' (69#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97081]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_13' (70#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97307]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98035]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97809]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97923]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_5' (71#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97809]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_14' (72#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98035]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102139]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101908]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102008]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_33' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98537]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_33' (73#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98537]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101643]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (74#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101643]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_14' (75#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101908]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_15' (76#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102139]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111899]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105380]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105444]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_34' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102288]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_34' (77#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102288]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_15' (78#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105380]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_6' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108599]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108794]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_35' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105507]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_35' (79#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105507]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_6' (80#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108599]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111238]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109826]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w4_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109417]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (81#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w4_i0' (82#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109417]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109494]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (83#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109494]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w124_d1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109550]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w124_d1' (84#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109550]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109586]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (85#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109586]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109683]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109611]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (86#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109611]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (87#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109683]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109728]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109704]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (88#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109704]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_1' (89#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109728]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109805]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109749]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (90#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109749]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_2' (91#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109805]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (92#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109826]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:110225]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (93#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:110225]
INFO: [Synth 8-6155] done synthesizing module 'TLAsyncCrossingSink' (94#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111238]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_16' (95#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111899]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:124917]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:117670]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_36' (96#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112768]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_1' (97#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115874]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w80_d1' (98#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116887]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_1' (99#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116923]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:121215]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:124782]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:130620]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:134393]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:138112]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:147659]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:151396]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:155467]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:160069]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:163505]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:166855]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:170287]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:173637]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:177069]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:180419]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:189531]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:193758]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:196862]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:200057]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:203154]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:206532]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:211035]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:215573]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:218967]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:222628]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:226140]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:237378]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:237396]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:255252]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:255294]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:287291]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:312845]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element _T_1738_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315015]
WARNING: [Synth 8-6014] Unused sequential element _T_1740_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315030]
WARNING: [Synth 8-6014] Unused sequential element _T_1743_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315033]
WARNING: [Synth 8-6014] Unused sequential element _T_1745_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315048]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:320928]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:324724]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter DEFAULT bound to: 1 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:329521]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:333300]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:337448]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:342703]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
ERROR: [Synth 8-439] module 'vc707mig1gb' not found [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356527]
ERROR: [Synth 8-6156] failed synthesizing module 'XilinxVC707MIGIsland' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:355619]
ERROR: [Synth 8-6156] failed synthesizing module 'XilinxVC707MIG' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:360283]
ERROR: [Synth 8-6156] failed synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:404045]
ERROR: [Synth 8-6156] failed synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:408905]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:36 ; elapsed = 00:00:35 . Memory (MB): peak = 7319.379 ; gain = 192.789 ; free physical = 5237 ; free virtual = 22062
---------------------------------------------------------------------------------
RTL Elaboration failed
202 Infos, 99 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
ERROR: [Vivado 12-106] *** Exception: java.lang.ArrayIndexOutOfBoundsException: -2 (See /home/leviathan/SauMauPing1/vivado/mia702/vivado_pid10983.debug)
add_files -norecurse /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci
WARNING: [IP_Flow 19-2162] IP 'mig_7series_0' is locked:
* IP definition 'Memory Interface Generator (MIG 7 Series) (4.0)' for IP 'mig_7series_0' (customized with software release 2016.4) has a newer minor version in the IP Catalog.
* IP definition 'Memory Interface Generator (MIG 7 Series) (4.0)' for IP 'mig_7series_0' (customized with software release 2016.4) has a different revision in the IP Catalog.
Please select 'Report IP Status' from the 'Tools/Report' menu or run Tcl command 'report_ip_status' for more information.
export_ip_user_files -of_objects  [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
set_property is_enabled false [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
set_property is_enabled true [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
update_compile_order -fileset sources_1
upgrade_ip -vlnv xilinx.com:ip:mig_7series:4.1 [get_ips  mig_7series_0] -log ip_upgrade.log
Upgrading 'mig_7series_0'
INFO: [IP_Flow 19-1972] Upgraded mig_7series_0 from Memory Interface Generator (MIG 7 Series) 4.0 to Memory Interface Generator (MIG 7 Series) 4.1
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
INFO: [Coretcl 2-1525] Wrote upgrade log to '/home/leviathan/SauMauPing1/vivado/mia702/ip_upgrade.log'.
upgrade_ip: Time (s): cpu = 00:00:42 ; elapsed = 00:00:41 . Memory (MB): peak = 7417.734 ; gain = 0.000 ; free physical = 3949 ; free virtual = 21475
export_ip_user_files -of_objects [get_ips mig_7series_0] -no_script -sync -force -quiet
set_property generate_synth_checkpoint false [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'mig_7series_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'mig_7series_0'...
generate_target: Time (s): cpu = 00:01:17 ; elapsed = 00:01:16 . Memory (MB): peak = 7441.746 ; gain = 0.000 ; free physical = 3897 ; free virtual = 21425
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
export_ip_user_files -of_objects  [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci] -no_script -reset -force -quiet
remove_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/mig_7series_0/mig_7series_0.xci
add_files -norecurse /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci
WARNING: [IP_Flow 19-3664] IP 'vc707mig1gb' generated file not found '/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/constraints/vc707mig1gb_ooc.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'vc707mig1gb' generated file not found '/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/constraints/vc707mig1gb.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'vc707mig1gb' generated file not found '/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'vc707mig1gb' generated file not found '/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'vc707mig1gb' generated file not found '/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig_sim.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'vc707mig1gb' generated file not found '/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb.v'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'vc707mig1gb' generated file not found '/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/constraints/vc707mig1gb_ooc.xdc'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'vc707mig1gb' generated file not found '/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/constraints/vc707mig1gb.xdc'. Please regenerate to continue.
export_ip_user_files -of_objects  [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci] -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_b.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips vc707mig1gb]
generate_target {instantiation_template} [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707mig1gb'...
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vc707mig1gb'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vc707mig1gb'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'vc707mig1gb'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vc707mig1gb'...
generate_target: Time (s): cpu = 00:00:27 ; elapsed = 00:00:25 . Memory (MB): peak = 7523.562 ; gain = 0.000 ; free physical = 3887 ; free virtual = 21440
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: SauMauPingMIA702
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 7523.562 ; gain = 0.000 ; free physical = 3799 ; free virtual = 21354
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:408905]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' (7#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1' (8#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_sync' (9#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_hold' (10#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6155] done synthesizing module 'vc707reset' (11#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:404045]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (12#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:139116]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9001]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12096]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (13#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (14#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12134]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12210]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12248]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5909]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (15#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5909]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (16#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9001]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26107]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26611]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17131]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (17#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17131]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26649]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26687]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26725]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26763]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23015]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (18#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23015]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (19#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26107]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71846]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30208]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30465]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27118]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (20#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27118]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (21#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30208]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50384]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34684]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34792]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30980]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (22#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30980]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34104]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (23#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34104]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34394]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (24#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34394]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (25#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34684]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38059]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38872]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34927]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (26#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34927]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (27#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38059]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43094]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43266]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:39962]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (28#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:39962]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (29#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43094]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:46998]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47062]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43866]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (30#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43866]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (31#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:46998]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50257]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50321]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47125]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (32#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47125]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (33#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50257]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (34#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50384]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57759]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54155]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54324]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50989]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (35#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50989]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54006]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (36#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54006]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (37#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54155]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57656]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57708]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54639]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (38#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54639]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (39#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57656]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (40#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57759]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64690]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61120]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61289]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57988]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (41#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57988]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:60971]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (42#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:60971]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (43#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61120]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64587]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64639]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61604]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (44#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61604]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (45#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64587]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (46#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64690]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71617]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68049]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68218]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64919]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (47#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64919]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:67900]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (48#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:67900]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (49#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68049]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71514]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71566]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68533]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (50#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68533]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (51#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71514]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (52#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71617]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (53#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71846]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82895]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75625]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75797]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72503]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (54#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72503]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (55#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75625]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79519]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79583]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:76397]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (56#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:76397]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (57#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79519]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82768]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82832]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79646]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (58#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79646]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (59#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82768]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (60#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82895]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83284]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_10' (61#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83284]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95851]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89503]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89621]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83395]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (62#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83395]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (63#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89503]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95625]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95739]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89741]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (64#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89741]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (65#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95625]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_11' (66#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95851]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96579]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96353]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96467]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (67#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96353]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_12' (68#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96579]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97307]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97081]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97195]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_4' (69#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97081]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_13' (70#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97307]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98035]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97809]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97923]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_5' (71#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97809]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_14' (72#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98035]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102139]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101908]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102008]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_33' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98537]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_33' (73#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98537]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101643]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (74#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101643]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_14' (75#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101908]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_15' (76#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102139]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111899]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105380]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105444]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_34' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102288]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_34' (77#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102288]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_15' (78#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105380]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_6' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108599]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108794]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_35' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105507]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_35' (79#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105507]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_6' (80#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108599]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111238]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109826]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w4_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109417]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (81#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w4_i0' (82#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109417]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109494]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (83#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109494]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w124_d1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109550]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w124_d1' (84#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109550]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109586]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (85#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109586]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109683]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109611]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (86#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109611]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (87#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109683]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109728]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109704]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (88#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109704]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_1' (89#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109728]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109805]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109749]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (90#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109749]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_2' (91#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109805]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (92#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109826]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:110225]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (93#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:110225]
INFO: [Synth 8-6155] done synthesizing module 'TLAsyncCrossingSink' (94#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111238]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_16' (95#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111899]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:124917]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:117670]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_36' (96#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112768]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_1' (97#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115874]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w80_d1' (98#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116887]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_1' (99#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116923]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:121215]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:124782]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:130620]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:134393]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:138112]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:147659]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:151396]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:155467]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:160069]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:163505]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:166855]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:170287]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:173637]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:177069]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:180419]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:189531]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:193758]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:196862]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:200057]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:203154]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:206532]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:211035]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:215573]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:218967]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:222628]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:226140]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:237378]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:237396]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:255252]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:255294]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:287291]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:312845]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element _T_1738_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315015]
WARNING: [Synth 8-6014] Unused sequential element _T_1740_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315030]
WARNING: [Synth 8-6014] Unused sequential element _T_1743_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315033]
WARNING: [Synth 8-6014] Unused sequential element _T_1745_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315048]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:320928]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:324724]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter DEFAULT bound to: 1 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:329521]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:333300]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:337448]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:342703]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
	Parameter MEM_DENSITY bound to: 2Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 15E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter IODELAY_GRP0 bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: VC707MIG1GB_IODELAY_MIG1 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:215]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.tempmon_state' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:242]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.sample_en' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:242]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.xadc_drdy_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:242]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: VC707MIG1GB_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v:142]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v:83]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 40000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 10000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 10.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 448 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 447 - type: integer 
	Parameter QCNTR_WIDTH bound to: 9 - type: integer 
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:144]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: VC707MIG1GB_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 4 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter CWL_T bound to: 5 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 3 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nFAW bound to: 18 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nWR_CK bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nRRD_CK bound to: 3 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 3 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter nRTP_CK bound to: 3 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter CL_M bound to: 6 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 32 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 18 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 18 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -4 - type: integer 
	Parameter nRRD_CLKS bound to: -1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 5 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 13 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 4 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-567] referenced signal 'inhbt_act_faw.faw_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:289]
WARNING: [Synth 8-567] referenced signal 'inhbt_act_faw.act_delayed' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:289]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.wtr_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:340]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.write_this_rank' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:340]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.inhbt_rd_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:352]
WARNING: [Synth 8-567] referenced signal 'rtw_timer.rtw_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:387]
WARNING: [Synth 8-567] referenced signal 'rtw_timer.inhbt_wr_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:399]
WARNING: [Synth 8-567] referenced signal 'refresh_generation.my_refresh' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:431]
WARNING: [Synth 8-567] referenced signal 'refresh_generation.refresh_bank_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:431]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_cntr1_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:494]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.int_read_this_rank' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:487]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 5 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'maint_prescaler.maint_prescaler_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:119]
WARNING: [Synth 8-567] referenced signal 'maint_prescaler.maint_prescaler_tick_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:119]
WARNING: [Synth 8-567] referenced signal 'refresh_timer.refresh_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:143]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_timer.zq_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:172]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:172]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_timer.zq_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:181]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_request_logic.zq_request_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:197]
WARNING: [Synth 8-567] referenced signal 'sr_cntrl.sre_request_logic.sre_request_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:225]
WARNING: [Synth 8-567] referenced signal 'sr_cntrl.ckesr_timer.ckesr_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:236]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[1].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[2].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:143]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_zq_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_sre_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_srx_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.present' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.upd_last_master_pls' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_grant_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_1_round_robin_arb__parameterized0 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:153]
WARNING: [Synth 8-567] referenced signal 'periodic_read_request.upd_last_master_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:467]
WARNING: [Synth 8-567] referenced signal 'periodic_read_request.periodic_rd_grant_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:467]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nWTP bound to: 15 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v:251]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 16 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.present' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:369]
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.send_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:380]
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.present_count' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:380]
WARNING: [Synth 8-567] referenced signal 'rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:434]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[1].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[2].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[3].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:357]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-567] referenced signal 'row_mux.maint_cmd' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:332]
WARNING: [Synth 8-567] referenced signal 'pre_mux.pre_cmd_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:361]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_periodic_rd_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_rmw_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_size_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_row_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_data_buf_addr_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_1_arb_select does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:390]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_1_bank_mach' requires 74 connections, but only 73 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_mc.v:670]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-567] referenced signal 'read_fifo.fifo_out_data_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_col_mach.v:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_col_mach.v:396]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter CTL_BYTE_LANE bound to: 8'b11100100 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000100000000000010000000001000 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000001000000000000100000000000010000000001000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.259600 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: -1.209600 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:596]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:112]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1428]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000001000000000000100000000000010000000001000 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b1111 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 2500 - type: integer 
	Parameter N_LANES bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 2500 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1250.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 769.250000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 511.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 1219.750000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_DELAY bound to: 1866.187500 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 1944 - type: integer 
	Parameter PO_DELAY_INT bound to: 1866 - type: integer 
	Parameter PI_OFFSET bound to: -78 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 1172.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 63 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v:371]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000001000000000000100000000000010000000001000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:750]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v:110]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized1 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized1 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:1557]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0000 
	Parameter BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0000 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 0 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b1 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b1 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b1 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b1 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b0 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b0 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b010000000011 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter BITLANES bound to: 12'b010000000011 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111101 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b111111111101 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000001111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b000001111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_1_ddr_mc_phy' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (8) of module 'mig_7series_v4_1_ddr_mc_phy' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_1_ddr_mc_phy' requires 89 connections, but only 88 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_1_ddr_mc_phy_wrapper does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:227]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter CTL_BYTE_LANE bound to: 8'b11100100 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 4 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-5856] 3D RAM wl_corse_cnt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM wl_dqs_tap_count_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:792]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[2] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[3] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[2] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[3] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:628]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 19 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v:162]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000001111 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_1_ddr_phy_dqs_found_cal_hr does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2697]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[2:0]' into 'rd_mux_sel_r_reg[2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:610]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_NEXT_DQS bound to: 6'b001000 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001001 
	Parameter PRBS_DONE bound to: 6'b001010 
	Parameter PRBS_CALC_TAPS_PRE bound to: 6'b001011 
	Parameter PRBS_CALC_TAPS_WAIT bound to: 6'b001100 
	Parameter FINE_PI_DEC bound to: 6'b001101 
	Parameter FINE_PI_DEC_WAIT bound to: 6'b001110 
	Parameter FINE_PI_INC bound to: 6'b001111 
	Parameter FINE_PI_INC_WAIT bound to: 6'b010000 
	Parameter FINE_PAT_COMPARE_PER_BIT bound to: 6'b010001 
	Parameter FINE_CALC_TAPS bound to: 6'b010010 
	Parameter FINE_CALC_TAPS_WAIT bound to: 6'b010011 
	Parameter RD_DONE_WAIT_FOR_PI_INC_INC bound to: 6'b010100 
	Parameter RD_DONE_WAIT_FOR_PI_INC_DEC bound to: 6'b010101 
	Parameter NUM_SAMPLES_CNT bound to: 12'b000000001100 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b000000010100 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b000000001010 
	Parameter MIN_WIN bound to: 8 - type: integer 
	Parameter MATCH_ALL_ONE bound to: 8'b11111111 
	Parameter MIN_PASS bound to: 8'b00000000 
	Parameter MIN_LEFT bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v:205]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 60 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 2500 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 20 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 70 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 39 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 27 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 6 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:5273]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_1_ddr_phy_init does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:276]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_1_ddr_phy_init' requires 131 connections, but only 130 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:1367]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[2:0]' into 'po_stg2_wrcal_cnt_reg[2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_1_ddr_phy_wrcal does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:155]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:616]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_1_ddr_calib_top' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v:1340]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 288 - type: integer 
	Parameter FULL_RAM_CNT bound to: 48 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 48 - type: integer 
	Parameter RAM_WIDTH bound to: 288 - type: integer 
WARNING: [Synth 8-567] referenced signal 'write_data_control.wr_data_addr_le' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:284]
WARNING: [Synth 8-567] referenced signal 'write_data_control.wb_wr_data_addr_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:297]
WARNING: [Synth 8-567] referenced signal 'write_data_control.wr_data_addr_le' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:297]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:380]
WARNING: [Synth 8-567] referenced signal 'wr_req_counter.wr_req_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:376]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 256 - type: integer 
	Parameter FULL_RAM_CNT bound to: 42 - type: integer 
	Parameter REMAINDER bound to: 4 - type: integer 
	Parameter RAM_CNT bound to: 43 - type: integer 
	Parameter RAM_WIDTH bound to: 258 - type: integer 
WARNING: [Synth 8-567] referenced signal 'rd_buf_indx.upd_rd_buf_indx' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:181]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:432]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_1_memc_ui_top_std does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v:417]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:648]
ERROR: [Synth 8-448] named port connection 's_axi_rvalid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356529]
ERROR: [Synth 8-448] named port connection 's_axi_rlast' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356530]
ERROR: [Synth 8-448] named port connection 's_axi_rresp' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356531]
ERROR: [Synth 8-448] named port connection 's_axi_rdata' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356532]
ERROR: [Synth 8-448] named port connection 's_axi_rid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356533]
ERROR: [Synth 8-448] named port connection 's_axi_rready' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356534]
ERROR: [Synth 8-448] named port connection 's_axi_arready' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356535]
ERROR: [Synth 8-448] named port connection 's_axi_arvalid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356536]
ERROR: [Synth 8-448] named port connection 's_axi_arqos' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356537]
ERROR: [Synth 8-448] named port connection 's_axi_arprot' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356538]
ERROR: [Synth 8-448] named port connection 's_axi_arcache' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356539]
ERROR: [Synth 8-448] named port connection 's_axi_arlock' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356540]
ERROR: [Synth 8-448] named port connection 's_axi_arburst' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356541]
ERROR: [Synth 8-448] named port connection 's_axi_arsize' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356542]
ERROR: [Synth 8-448] named port connection 's_axi_arlen' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356543]
ERROR: [Synth 8-448] named port connection 's_axi_araddr' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356544]
ERROR: [Synth 8-448] named port connection 's_axi_arid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356545]
ERROR: [Synth 8-448] named port connection 's_axi_bvalid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356546]
ERROR: [Synth 8-448] named port connection 's_axi_bresp' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356547]
ERROR: [Synth 8-448] named port connection 's_axi_bid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356548]
ERROR: [Synth 8-448] named port connection 's_axi_bready' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356549]
ERROR: [Synth 8-448] named port connection 's_axi_wready' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356550]
ERROR: [Synth 8-448] named port connection 's_axi_wvalid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356551]
ERROR: [Synth 8-448] named port connection 's_axi_wlast' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356552]
ERROR: [Synth 8-448] named port connection 's_axi_wstrb' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356553]
ERROR: [Synth 8-448] named port connection 's_axi_wdata' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356554]
ERROR: [Synth 8-448] named port connection 's_axi_awready' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356555]
ERROR: [Synth 8-448] named port connection 's_axi_awvalid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356556]
ERROR: [Synth 8-448] named port connection 's_axi_awqos' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356557]
ERROR: [Synth 8-448] named port connection 's_axi_awprot' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356558]
ERROR: [Synth 8-448] named port connection 's_axi_awcache' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356559]
ERROR: [Synth 8-448] named port connection 's_axi_awlock' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356560]
ERROR: [Synth 8-448] named port connection 's_axi_awburst' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356561]
ERROR: [Synth 8-448] named port connection 's_axi_awsize' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356562]
ERROR: [Synth 8-448] named port connection 's_axi_awlen' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356563]
ERROR: [Synth 8-448] named port connection 's_axi_awaddr' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356564]
ERROR: [Synth 8-448] named port connection 's_axi_awid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356565]
ERROR: [Synth 8-448] named port connection 'aresetn' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356574]
ERROR: [Synth 8-448] named port connection 'mmcm_locked' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356575]
WARNING: [Synth 8-689] width (8) of port connection 'ddr3_dqs_p' does not match port width (4) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356579]
WARNING: [Synth 8-689] width (8) of port connection 'ddr3_dqs_n' does not match port width (4) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356580]
WARNING: [Synth 8-689] width (64) of port connection 'ddr3_dq' does not match port width (32) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356581]
WARNING: [Synth 8-689] width (8) of port connection 'ddr3_dm' does not match port width (4) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356583]
ERROR: [Synth 8-6156] failed synthesizing module 'XilinxVC707MIGIsland' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:355619]
ERROR: [Synth 8-6156] failed synthesizing module 'XilinxVC707MIG' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:360283]
ERROR: [Synth 8-6156] failed synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:404045]
ERROR: [Synth 8-6156] failed synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:408905]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 7688.957 ; gain = 165.395 ; free physical = 3702 ; free virtual = 21260
---------------------------------------------------------------------------------
RTL Elaboration failed
274 Infos, 367 Warnings, 0 Critical Warnings and 44 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips vc707mig1gb]
generate_target {instantiation_template} [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707mig1gb'...
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vc707mig1gb'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vc707mig1gb'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'vc707mig1gb'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vc707mig1gb'...
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: SauMauPingMIA702
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7728.980 ; gain = 0.000 ; free physical = 3809 ; free virtual = 21385
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:408905]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' (7#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1' (8#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_sync' (9#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_hold' (10#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6155] done synthesizing module 'vc707reset' (11#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:404045]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (12#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:139116]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9001]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12096]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (13#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (14#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12134]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12210]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12248]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5909]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (15#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5909]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (16#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9001]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26107]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26611]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17131]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (17#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17131]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26649]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26687]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26725]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26763]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23015]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (18#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23015]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (19#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26107]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71846]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30208]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30465]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27118]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (20#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27118]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (21#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30208]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50384]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34684]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34792]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30980]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (22#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30980]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34104]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (23#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34104]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34394]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (24#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34394]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (25#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34684]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38059]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38872]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34927]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (26#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34927]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (27#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38059]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43094]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43266]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:39962]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (28#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:39962]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (29#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43094]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:46998]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47062]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43866]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (30#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43866]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (31#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:46998]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50257]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50321]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47125]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (32#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47125]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (33#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50257]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (34#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50384]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57759]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54155]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54324]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50989]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (35#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50989]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54006]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (36#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54006]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (37#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54155]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57656]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57708]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54639]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (38#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54639]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (39#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57656]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (40#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57759]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64690]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61120]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61289]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57988]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (41#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57988]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:60971]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (42#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:60971]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (43#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61120]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64587]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64639]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61604]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (44#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61604]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (45#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64587]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (46#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64690]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71617]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68049]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68218]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64919]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (47#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64919]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:67900]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (48#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:67900]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (49#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68049]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71514]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71566]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68533]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (50#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68533]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (51#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71514]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (52#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71617]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (53#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71846]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82895]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75625]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75797]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72503]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (54#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72503]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (55#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75625]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79519]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79583]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:76397]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (56#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:76397]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (57#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79519]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82768]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82832]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79646]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (58#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79646]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (59#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82768]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (60#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82895]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83284]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_10' (61#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83284]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95851]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89503]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89621]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83395]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (62#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83395]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (63#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89503]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95625]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95739]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89741]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (64#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89741]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (65#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95625]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_11' (66#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95851]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96579]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96353]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96467]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (67#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96353]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_12' (68#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96579]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97307]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97081]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97195]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_4' (69#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97081]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_13' (70#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97307]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98035]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97809]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97923]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_5' (71#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97809]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_14' (72#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98035]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102139]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101908]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102008]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_33' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98537]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_33' (73#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98537]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101643]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (74#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101643]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_14' (75#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101908]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_15' (76#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102139]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111899]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105380]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105444]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_34' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102288]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_34' (77#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102288]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_15' (78#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105380]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_6' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108599]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108794]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_35' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105507]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_35' (79#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105507]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_6' (80#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108599]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111238]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109826]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w4_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109417]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (81#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w4_i0' (82#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109417]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109494]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (83#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109494]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w124_d1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109550]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w124_d1' (84#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109550]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109586]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (85#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109586]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109683]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109611]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (86#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109611]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (87#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109683]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109728]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109704]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (88#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109704]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_1' (89#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109728]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109805]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109749]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (90#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109749]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_2' (91#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109805]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (92#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109826]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:110225]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (93#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:110225]
INFO: [Synth 8-6155] done synthesizing module 'TLAsyncCrossingSink' (94#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111238]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_16' (95#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111899]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:124917]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:117670]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_36' (96#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112768]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_1' (97#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115874]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w80_d1' (98#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116887]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_1' (99#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116923]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:121215]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:124782]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:130620]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:134393]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:138112]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:147659]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:151396]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:155467]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:160069]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:163505]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:166855]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:170287]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:173637]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:177069]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:180419]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:189531]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:193758]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:196862]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:200057]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:203154]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:206532]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:211035]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:215573]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:218967]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:222628]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:226140]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:237378]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:237396]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:255252]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:255294]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:287291]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:312845]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element _T_1738_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315015]
WARNING: [Synth 8-6014] Unused sequential element _T_1740_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315030]
WARNING: [Synth 8-6014] Unused sequential element _T_1743_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315033]
WARNING: [Synth 8-6014] Unused sequential element _T_1745_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315048]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:320928]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:324724]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter DEFAULT bound to: 1 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:329521]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:333300]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:337448]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:342703]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
	Parameter MEM_DENSITY bound to: 2Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 15E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter IODELAY_GRP0 bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: VC707MIG1GB_IODELAY_MIG1 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:215]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.tempmon_state' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:242]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.sample_en' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:242]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.xadc_drdy_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:242]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: VC707MIG1GB_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v:142]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v:83]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 40000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 10000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 10.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 448 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 447 - type: integer 
	Parameter QCNTR_WIDTH bound to: 9 - type: integer 
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:144]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: VC707MIG1GB_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 4 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter CWL_T bound to: 5 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 3 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nFAW bound to: 18 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nWR_CK bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nRRD_CK bound to: 3 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 3 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter nRTP_CK bound to: 3 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter CL_M bound to: 6 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 32 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 18 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 18 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -4 - type: integer 
	Parameter nRRD_CLKS bound to: -1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 5 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 13 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 4 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-567] referenced signal 'inhbt_act_faw.faw_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:289]
WARNING: [Synth 8-567] referenced signal 'inhbt_act_faw.act_delayed' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:289]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.wtr_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:340]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.write_this_rank' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:340]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.inhbt_rd_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:352]
WARNING: [Synth 8-567] referenced signal 'rtw_timer.rtw_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:387]
WARNING: [Synth 8-567] referenced signal 'rtw_timer.inhbt_wr_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:399]
WARNING: [Synth 8-567] referenced signal 'refresh_generation.my_refresh' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:431]
WARNING: [Synth 8-567] referenced signal 'refresh_generation.refresh_bank_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:431]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_cntr1_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:494]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.int_read_this_rank' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:487]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 5 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'maint_prescaler.maint_prescaler_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:119]
WARNING: [Synth 8-567] referenced signal 'maint_prescaler.maint_prescaler_tick_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:119]
WARNING: [Synth 8-567] referenced signal 'refresh_timer.refresh_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:143]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_timer.zq_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:172]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:172]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_timer.zq_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:181]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_request_logic.zq_request_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:197]
WARNING: [Synth 8-567] referenced signal 'sr_cntrl.sre_request_logic.sre_request_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:225]
WARNING: [Synth 8-567] referenced signal 'sr_cntrl.ckesr_timer.ckesr_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:236]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[1].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[2].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:143]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_zq_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_sre_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_srx_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.present' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.upd_last_master_pls' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_grant_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_1_round_robin_arb__parameterized0 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:153]
WARNING: [Synth 8-567] referenced signal 'periodic_read_request.upd_last_master_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:467]
WARNING: [Synth 8-567] referenced signal 'periodic_read_request.periodic_rd_grant_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:467]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nWTP bound to: 15 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v:251]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 16 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.present' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:369]
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.send_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:380]
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.present_count' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:380]
WARNING: [Synth 8-567] referenced signal 'rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:434]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[1].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[2].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[3].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:357]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-567] referenced signal 'row_mux.maint_cmd' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:332]
WARNING: [Synth 8-567] referenced signal 'pre_mux.pre_cmd_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:361]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_periodic_rd_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_rmw_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_size_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_row_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_data_buf_addr_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_1_arb_select does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:390]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_1_bank_mach' requires 74 connections, but only 73 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_mc.v:670]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-567] referenced signal 'read_fifo.fifo_out_data_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_col_mach.v:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_col_mach.v:396]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter CTL_BYTE_LANE bound to: 8'b11100100 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000100000000000010000000001000 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000001000000000000100000000000010000000001000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.259600 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: -1.209600 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:596]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:112]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1428]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000001000000000000100000000000010000000001000 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b1111 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 2500 - type: integer 
	Parameter N_LANES bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 2500 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1250.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 769.250000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 511.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 1219.750000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_DELAY bound to: 1866.187500 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 1944 - type: integer 
	Parameter PO_DELAY_INT bound to: 1866 - type: integer 
	Parameter PI_OFFSET bound to: -78 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 1172.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 63 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v:371]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000001000000000000100000000000010000000001000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:750]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v:110]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized1 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized1 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:1557]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0000 
	Parameter BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0000 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 0 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b1 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b1 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b1 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b1 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b0 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b0 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b010000000011 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter BITLANES bound to: 12'b010000000011 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111101 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b111111111101 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000001111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b000001111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_1_ddr_mc_phy' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (8) of module 'mig_7series_v4_1_ddr_mc_phy' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_1_ddr_mc_phy' requires 89 connections, but only 88 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_1_ddr_mc_phy_wrapper does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:227]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter CTL_BYTE_LANE bound to: 8'b11100100 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 4 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-5856] 3D RAM wl_corse_cnt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM wl_dqs_tap_count_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:792]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[2] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[3] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[2] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[3] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:628]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 19 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v:162]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000001111 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_1_ddr_phy_dqs_found_cal_hr does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2697]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[2:0]' into 'rd_mux_sel_r_reg[2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:610]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_NEXT_DQS bound to: 6'b001000 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001001 
	Parameter PRBS_DONE bound to: 6'b001010 
	Parameter PRBS_CALC_TAPS_PRE bound to: 6'b001011 
	Parameter PRBS_CALC_TAPS_WAIT bound to: 6'b001100 
	Parameter FINE_PI_DEC bound to: 6'b001101 
	Parameter FINE_PI_DEC_WAIT bound to: 6'b001110 
	Parameter FINE_PI_INC bound to: 6'b001111 
	Parameter FINE_PI_INC_WAIT bound to: 6'b010000 
	Parameter FINE_PAT_COMPARE_PER_BIT bound to: 6'b010001 
	Parameter FINE_CALC_TAPS bound to: 6'b010010 
	Parameter FINE_CALC_TAPS_WAIT bound to: 6'b010011 
	Parameter RD_DONE_WAIT_FOR_PI_INC_INC bound to: 6'b010100 
	Parameter RD_DONE_WAIT_FOR_PI_INC_DEC bound to: 6'b010101 
	Parameter NUM_SAMPLES_CNT bound to: 12'b000000001100 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b000000010100 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b000000001010 
	Parameter MIN_WIN bound to: 8 - type: integer 
	Parameter MATCH_ALL_ONE bound to: 8'b11111111 
	Parameter MIN_PASS bound to: 8'b00000000 
	Parameter MIN_LEFT bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v:205]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 60 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 2500 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 20 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 70 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 39 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 27 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 6 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:5273]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_1_ddr_phy_init does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:276]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_1_ddr_phy_init' requires 131 connections, but only 130 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:1367]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[2:0]' into 'po_stg2_wrcal_cnt_reg[2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_1_ddr_phy_wrcal does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:155]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:616]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_1_ddr_calib_top' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v:1340]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 288 - type: integer 
	Parameter FULL_RAM_CNT bound to: 48 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 48 - type: integer 
	Parameter RAM_WIDTH bound to: 288 - type: integer 
WARNING: [Synth 8-567] referenced signal 'write_data_control.wr_data_addr_le' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:284]
WARNING: [Synth 8-567] referenced signal 'write_data_control.wb_wr_data_addr_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:297]
WARNING: [Synth 8-567] referenced signal 'write_data_control.wr_data_addr_le' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:297]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:380]
WARNING: [Synth 8-567] referenced signal 'wr_req_counter.wr_req_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:376]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 256 - type: integer 
	Parameter FULL_RAM_CNT bound to: 42 - type: integer 
	Parameter REMAINDER bound to: 4 - type: integer 
	Parameter RAM_CNT bound to: 43 - type: integer 
	Parameter RAM_WIDTH bound to: 258 - type: integer 
WARNING: [Synth 8-567] referenced signal 'rd_buf_indx.upd_rd_buf_indx' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:181]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:432]
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_1_memc_ui_top_std does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_std.v:417]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:648]
ERROR: [Synth 8-448] named port connection 's_axi_rvalid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356529]
ERROR: [Synth 8-448] named port connection 's_axi_rlast' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356530]
ERROR: [Synth 8-448] named port connection 's_axi_rresp' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356531]
ERROR: [Synth 8-448] named port connection 's_axi_rdata' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356532]
ERROR: [Synth 8-448] named port connection 's_axi_rid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356533]
ERROR: [Synth 8-448] named port connection 's_axi_rready' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356534]
ERROR: [Synth 8-448] named port connection 's_axi_arready' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356535]
ERROR: [Synth 8-448] named port connection 's_axi_arvalid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356536]
ERROR: [Synth 8-448] named port connection 's_axi_arqos' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356537]
ERROR: [Synth 8-448] named port connection 's_axi_arprot' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356538]
ERROR: [Synth 8-448] named port connection 's_axi_arcache' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356539]
ERROR: [Synth 8-448] named port connection 's_axi_arlock' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356540]
ERROR: [Synth 8-448] named port connection 's_axi_arburst' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356541]
ERROR: [Synth 8-448] named port connection 's_axi_arsize' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356542]
ERROR: [Synth 8-448] named port connection 's_axi_arlen' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356543]
ERROR: [Synth 8-448] named port connection 's_axi_araddr' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356544]
ERROR: [Synth 8-448] named port connection 's_axi_arid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356545]
ERROR: [Synth 8-448] named port connection 's_axi_bvalid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356546]
ERROR: [Synth 8-448] named port connection 's_axi_bresp' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356547]
ERROR: [Synth 8-448] named port connection 's_axi_bid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356548]
ERROR: [Synth 8-448] named port connection 's_axi_bready' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356549]
ERROR: [Synth 8-448] named port connection 's_axi_wready' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356550]
ERROR: [Synth 8-448] named port connection 's_axi_wvalid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356551]
ERROR: [Synth 8-448] named port connection 's_axi_wlast' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356552]
ERROR: [Synth 8-448] named port connection 's_axi_wstrb' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356553]
ERROR: [Synth 8-448] named port connection 's_axi_wdata' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356554]
ERROR: [Synth 8-448] named port connection 's_axi_awready' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356555]
ERROR: [Synth 8-448] named port connection 's_axi_awvalid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356556]
ERROR: [Synth 8-448] named port connection 's_axi_awqos' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356557]
ERROR: [Synth 8-448] named port connection 's_axi_awprot' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356558]
ERROR: [Synth 8-448] named port connection 's_axi_awcache' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356559]
ERROR: [Synth 8-448] named port connection 's_axi_awlock' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356560]
ERROR: [Synth 8-448] named port connection 's_axi_awburst' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356561]
ERROR: [Synth 8-448] named port connection 's_axi_awsize' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356562]
ERROR: [Synth 8-448] named port connection 's_axi_awlen' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356563]
ERROR: [Synth 8-448] named port connection 's_axi_awaddr' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356564]
ERROR: [Synth 8-448] named port connection 's_axi_awid' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356565]
ERROR: [Synth 8-448] named port connection 'aresetn' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356574]
ERROR: [Synth 8-448] named port connection 'mmcm_locked' does not exist for instance 'blackbox' of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356575]
WARNING: [Synth 8-689] width (8) of port connection 'ddr3_dqs_p' does not match port width (4) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356579]
WARNING: [Synth 8-689] width (8) of port connection 'ddr3_dqs_n' does not match port width (4) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356580]
WARNING: [Synth 8-689] width (64) of port connection 'ddr3_dq' does not match port width (32) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356581]
WARNING: [Synth 8-689] width (8) of port connection 'ddr3_dm' does not match port width (4) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356583]
ERROR: [Synth 8-6156] failed synthesizing module 'XilinxVC707MIGIsland' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:355619]
ERROR: [Synth 8-6156] failed synthesizing module 'XilinxVC707MIG' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:360283]
ERROR: [Synth 8-6156] failed synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:404045]
ERROR: [Synth 8-6156] failed synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:408905]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:47 ; elapsed = 00:00:46 . Memory (MB): peak = 7728.980 ; gain = 0.000 ; free physical = 3775 ; free virtual = 21352
---------------------------------------------------------------------------------
RTL Elaboration failed
274 Infos, 367 Warnings, 0 Critical Warnings and 44 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_b.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips vc707mig1gb]
generate_target {instantiation_template} [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707mig1gb'...
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vc707mig1gb'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vc707mig1gb'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'vc707mig1gb'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vc707mig1gb'...
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.XML_INPUT_FILE {mig_a.prj} CONFIG.RESET_BOARD_INTERFACE {Custom} CONFIG.MIG_DONT_TOUCH_PARAM {Custom} CONFIG.BOARD_MIG_PARAM {Custom}] [get_ips vc707mig1gb]
generate_target {instantiation_template} [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'vc707mig1gb'...
generate_target all [get_files  /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'vc707mig1gb'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'vc707mig1gb'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'vc707mig1gb'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'vc707mig1gb'...
export_ip_user_files -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb.xci] -directory /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/sim_scripts -ip_user_files_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files -ipstatic_source_dir /home/leviathan/SauMauPing1/vivado/mia702/mia702.ip_user_files/ipstatic -lib_map_path [list {modelsim=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/modelsim} {questa=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/questa} {ies=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/ies} {xcelium=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/xcelium} {vcs=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/vcs} {riviera=/home/leviathan/SauMauPing1/vivado/mia702/mia702.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: SauMauPingMIA702
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 7806.020 ; gain = 0.000 ; free physical = 3612 ; free virtual = 21219
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:408905]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' (7#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1' (8#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_sync' (9#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_hold' (10#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6155] done synthesizing module 'vc707reset' (11#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:404045]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (12#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:139116]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9001]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12096]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (13#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (14#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12134]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12172]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12210]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:12248]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5909]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (15#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5909]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (16#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:9001]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26107]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26611]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17131]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_5' (17#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17131]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26649]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26687]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26725]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26763]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23015]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (18#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:23015]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (19#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:26107]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71846]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30208]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30465]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27118]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (20#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:27118]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (21#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30208]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50384]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34684]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34792]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30980]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (22#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30980]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34104]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (23#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34104]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34394]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (24#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34394]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (25#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34684]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38059]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38872]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34927]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (26#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34927]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (27#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:38059]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43094]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43266]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:39962]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (28#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:39962]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (29#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43094]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:46998]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47062]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43866]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (30#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:43866]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (31#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:46998]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50257]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50321]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47125]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (32#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47125]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (33#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50257]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (34#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50384]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57759]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54155]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54324]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50989]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (35#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:50989]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54006]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (36#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54006]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (37#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54155]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57656]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57708]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54639]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (38#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54639]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (39#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57656]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (40#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57759]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64690]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61120]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61289]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57988]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (41#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:57988]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:60971]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (42#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:60971]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (43#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61120]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64587]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64639]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61604]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (44#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61604]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (45#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64587]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (46#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64690]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71617]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68049]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68218]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64919]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (47#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:64919]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:67900]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (48#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:67900]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (49#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68049]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71514]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71566]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68533]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (50#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68533]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (51#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71514]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (52#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71617]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (53#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:71846]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82895]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75625]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75797]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72503]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (54#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72503]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (55#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:75625]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79519]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79583]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:76397]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (56#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:76397]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (57#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79519]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82768]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82832]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79646]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (58#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79646]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (59#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82768]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (60#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:82895]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83284]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_10' (61#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83284]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95851]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89503]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89621]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_25' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83395]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_25' (62#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:83395]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (63#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89503]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95625]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95739]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_26' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89741]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_26' (64#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89741]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (65#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95625]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_11' (66#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95851]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96579]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96353]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96467]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_3' (67#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96353]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_12' (68#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96579]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97307]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97081]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97195]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_4' (69#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97081]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_13' (70#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97307]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98035]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97809]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97923]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_5' (71#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:97809]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_14' (72#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98035]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102139]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101908]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102008]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_33' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98537]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_33' (73#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:98537]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101643]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (74#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101643]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_14' (75#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:101908]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_15' (76#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102139]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111899]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105380]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105444]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_34' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102288]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_34' (77#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:102288]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_15' (78#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105380]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_6' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108599]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108794]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_35' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105507]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_35' (79#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105507]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_6' (80#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108599]
INFO: [Synth 8-6157] synthesizing module 'TLAsyncCrossingSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111238]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSink' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109826]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w4_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109417]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetReg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v:40]
	Parameter RESET_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetReg' (81#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/AsyncResetReg.v:40]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w4_i0' (82#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109417]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109494]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w4_d3_i0' (83#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109494]
INFO: [Synth 8-6157] synthesizing module 'SynchronizerShiftReg_w124_d1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109550]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w124_d1' (84#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109550]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetRegVec_w1_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109586]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetRegVec_w1_i0' (85#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109586]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109683]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109611]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d4_i0' (86#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109611]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync' (87#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109683]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109728]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109704]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d1_i0' (88#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109704]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_1' (89#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109728]
INFO: [Synth 8-6157] synthesizing module 'AsyncValidSync_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109805]
INFO: [Synth 8-6157] synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109749]
INFO: [Synth 8-6155] done synthesizing module 'AsyncResetSynchronizerShiftReg_w1_d3_i0' (90#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109749]
INFO: [Synth 8-6155] done synthesizing module 'AsyncValidSync_2' (91#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109805]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink' (92#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:109826]
INFO: [Synth 8-6157] synthesizing module 'AsyncQueueSource' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:110225]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource' (93#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:110225]
INFO: [Synth 8-6155] done synthesizing module 'TLAsyncCrossingSink' (94#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111238]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_16' (95#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111899]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:124917]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:117670]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_36' (96#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112768]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSource_1' (97#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115874]
INFO: [Synth 8-6155] done synthesizing module 'SynchronizerShiftReg_w80_d1' (98#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116887]
INFO: [Synth 8-6155] done synthesizing module 'AsyncQueueSink_1' (99#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:116923]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:121215]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:124782]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:130620]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:134393]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:138112]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:147659]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:151396]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:155467]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:160069]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:163505]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:166855]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:170287]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:173637]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:177069]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:180419]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:189531]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:193758]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:196862]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:200057]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:203154]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:206532]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:211035]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:215573]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:218967]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:222628]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:226140]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:237378]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:237396]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:255252]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:255294]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:287291]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:312845]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element _T_1738_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315015]
WARNING: [Synth 8-6014] Unused sequential element _T_1740_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315030]
WARNING: [Synth 8-6014] Unused sequential element _T_1743_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315033]
WARNING: [Synth 8-6014] Unused sequential element _T_1745_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:315048]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:320928]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:324724]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter DEFAULT bound to: 1 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:329521]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:333300]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:337448]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:342703]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
	Parameter MEM_DENSITY bound to: 2Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 15E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter IODELAY_GRP0 bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: VC707MIG1GB_IODELAY_MIG1 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MEM_SIZE bound to: 536870912 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:215]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.tempmon_state' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:242]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.sample_en' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:242]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.xadc_drdy_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:242]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: VC707MIG1GB_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v:142]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v:83]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 40000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 10000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 10.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 448 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 447 - type: integer 
	Parameter QCNTR_WIDTH bound to: 9 - type: integer 
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:144]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: VC707MIG1GB_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter INTERFACE bound to: AXI4 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MC_DATA_WIDTH_LCL bound to: 256 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 4 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter CWL_T bound to: 5 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 3 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nFAW bound to: 18 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nWR_CK bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nRRD_CK bound to: 3 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 3 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter nRTP_CK bound to: 3 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter CL_M bound to: 6 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 32 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 18 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 18 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -4 - type: integer 
	Parameter nRRD_CLKS bound to: -1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 5 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 13 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 4 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-567] referenced signal 'inhbt_act_faw.faw_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:289]
WARNING: [Synth 8-567] referenced signal 'inhbt_act_faw.act_delayed' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:289]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.wtr_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:340]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.write_this_rank' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:340]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.inhbt_rd_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:352]
WARNING: [Synth 8-567] referenced signal 'rtw_timer.rtw_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:387]
WARNING: [Synth 8-567] referenced signal 'rtw_timer.inhbt_wr_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:399]
WARNING: [Synth 8-567] referenced signal 'refresh_generation.my_refresh' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:431]
WARNING: [Synth 8-567] referenced signal 'refresh_generation.refresh_bank_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:431]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_cntr1_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:494]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.int_read_this_rank' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:487]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 5 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'maint_prescaler.maint_prescaler_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:119]
WARNING: [Synth 8-567] referenced signal 'maint_prescaler.maint_prescaler_tick_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:119]
WARNING: [Synth 8-567] referenced signal 'refresh_timer.refresh_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:143]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_timer.zq_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:172]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:172]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_timer.zq_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:181]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_request_logic.zq_request_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:197]
WARNING: [Synth 8-567] referenced signal 'sr_cntrl.sre_request_logic.sre_request_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:225]
WARNING: [Synth 8-567] referenced signal 'sr_cntrl.ckesr_timer.ckesr_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:236]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[1].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[2].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:143]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_zq_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_sre_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_srx_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.present' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.upd_last_master_pls' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_grant_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_1_round_robin_arb__parameterized0 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:153]
WARNING: [Synth 8-567] referenced signal 'periodic_read_request.upd_last_master_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:467]
WARNING: [Synth 8-567] referenced signal 'periodic_read_request.periodic_rd_grant_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:467]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nWTP bound to: 15 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v:251]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 16 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.present' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:369]
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.send_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:380]
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.present_count' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:380]
WARNING: [Synth 8-567] referenced signal 'rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:434]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[1].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[2].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[3].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:357]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-567] referenced signal 'row_mux.maint_cmd' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:332]
WARNING: [Synth 8-567] referenced signal 'pre_mux.pre_cmd_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:361]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_periodic_rd_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_rmw_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_size_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_row_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_data_buf_addr_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_1_arb_select does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:390]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_1_bank_mach' requires 74 connections, but only 73 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_mc.v:670]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-567] referenced signal 'read_fifo.fifo_out_data_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_col_mach.v:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_col_mach.v:396]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter CTL_BYTE_LANE bound to: 8'b11100100 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000100000000000010000000001000 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000001000000000000100000000000010000000001000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.259600 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: -1.209600 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:596]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:112]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1428]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000001000000000000100000000000010000000001000 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b1111 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 2500 - type: integer 
	Parameter N_LANES bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 2500 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1250.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 769.250000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 511.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 1219.750000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_DELAY bound to: 1866.187500 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 1944 - type: integer 
	Parameter PO_DELAY_INT bound to: 1866 - type: integer 
	Parameter PI_OFFSET bound to: -78 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 1172.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 63 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v:371]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000001000000000000100000000000010000000001000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:750]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v:110]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized1 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized1 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:1557]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0000 
	Parameter BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0000 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 0 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b1 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b1 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b1 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b1 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b0 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b0 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b010000000011 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter BITLANES bound to: 12'b010000000011 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111101 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b111111111101 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000001111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b000001111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_1_ddr_mc_phy' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (8) of module 'mig_7series_v4_1_ddr_mc_phy' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_1_ddr_mc_phy' requires 89 connections, but only 88 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_1_ddr_mc_phy_wrapper does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:227]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter CTL_BYTE_LANE bound to: 8'b11100100 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 4 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-5856] 3D RAM wl_corse_cnt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM wl_dqs_tap_count_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:792]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[2] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[3] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[2] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[3] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:628]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 19 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v:162]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000001111 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_1_ddr_phy_dqs_found_cal_hr does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2697]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[2:0]' into 'rd_mux_sel_r_reg[2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:610]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_NEXT_DQS bound to: 6'b001000 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001001 
	Parameter PRBS_DONE bound to: 6'b001010 
	Parameter PRBS_CALC_TAPS_PRE bound to: 6'b001011 
	Parameter PRBS_CALC_TAPS_WAIT bound to: 6'b001100 
	Parameter FINE_PI_DEC bound to: 6'b001101 
	Parameter FINE_PI_DEC_WAIT bound to: 6'b001110 
	Parameter FINE_PI_INC bound to: 6'b001111 
	Parameter FINE_PI_INC_WAIT bound to: 6'b010000 
	Parameter FINE_PAT_COMPARE_PER_BIT bound to: 6'b010001 
	Parameter FINE_CALC_TAPS bound to: 6'b010010 
	Parameter FINE_CALC_TAPS_WAIT bound to: 6'b010011 
	Parameter RD_DONE_WAIT_FOR_PI_INC_INC bound to: 6'b010100 
	Parameter RD_DONE_WAIT_FOR_PI_INC_DEC bound to: 6'b010101 
	Parameter NUM_SAMPLES_CNT bound to: 12'b000000001100 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b000000010100 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b000000001010 
	Parameter MIN_WIN bound to: 8 - type: integer 
	Parameter MATCH_ALL_ONE bound to: 8'b11111111 
	Parameter MIN_PASS bound to: 8'b00000000 
	Parameter MIN_LEFT bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v:205]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 60 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 2500 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 20 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 70 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 39 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 27 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 6 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:5273]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_1_ddr_phy_init does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:276]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_1_ddr_phy_init' requires 131 connections, but only 130 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:1367]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[2:0]' into 'po_stg2_wrcal_cnt_reg[2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_1_ddr_phy_wrcal does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:155]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:616]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_1_ddr_calib_top' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v:1340]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 288 - type: integer 
	Parameter FULL_RAM_CNT bound to: 48 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 48 - type: integer 
	Parameter RAM_WIDTH bound to: 288 - type: integer 
WARNING: [Synth 8-567] referenced signal 'write_data_control.wr_data_addr_le' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:284]
WARNING: [Synth 8-567] referenced signal 'write_data_control.wb_wr_data_addr_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:297]
WARNING: [Synth 8-567] referenced signal 'write_data_control.wr_data_addr_le' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:297]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:380]
WARNING: [Synth 8-567] referenced signal 'wr_req_counter.wr_req_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:376]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 256 - type: integer 
	Parameter FULL_RAM_CNT bound to: 42 - type: integer 
	Parameter REMAINDER bound to: 4 - type: integer 
	Parameter RAM_CNT bound to: 43 - type: integer 
	Parameter RAM_WIDTH bound to: 258 - type: integer 
WARNING: [Synth 8-567] referenced signal 'rd_buf_indx.upd_rd_buf_indx' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:181]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:432]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 5 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 29 - type: integer 
	Parameter C_AWID_RIGHT bound to: 59 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 63 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 32 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 33 - type: integer 
	Parameter C_WDATA_LEN bound to: 256 - type: integer 
	Parameter C_WID_RIGHT bound to: 289 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 293 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 29 - type: integer 
	Parameter C_ARID_RIGHT bound to: 59 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 63 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 256 - type: integer 
	Parameter C_RID_RIGHT bound to: 259 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 263 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_register_slice.v:206]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 293 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 263 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/axi/mig_7series_v4_1_axi_mc_incr_cmd.v:126]
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_1_axi_mc_w_channel does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/axi/mig_7series_v4_1_axi_mc_w_channel.v:96]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 4 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter B_RESP_PERF bound to: 1'b1 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 7 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 257 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v:189]
	Parameter C_WIDTH bound to: 257 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v:315]
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_1_memc_ui_top_axi does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_1_memc_ui_top_axi does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_axi.v:500]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:754]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:756]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:758]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:760]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:763]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:766]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:768]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:771]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:784]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (256) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356532]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_araddr' does not match port width (29) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356544]
WARNING: [Synth 8-689] width (8) of port connection 's_axi_wstrb' does not match port width (32) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356553]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_wdata' does not match port width (256) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356554]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_awaddr' does not match port width (29) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356564]
WARNING: [Synth 8-689] width (8) of port connection 'ddr3_dqs_p' does not match port width (4) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356579]
WARNING: [Synth 8-689] width (8) of port connection 'ddr3_dqs_n' does not match port width (4) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356580]
WARNING: [Synth 8-689] width (64) of port connection 'ddr3_dq' does not match port width (32) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356581]
WARNING: [Synth 8-689] width (8) of port connection 'ddr3_dm' does not match port width (4) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356583]
WARNING: [Synth 8-350] instance 'blackbox' of module 'vc707mig1gb' requires 67 connections, but only 66 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:356527]
ERROR: [Synth 8-439] module 'vc707axi_to_pcie_x1' not found [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:362787]
ERROR: [Synth 8-6156] failed synthesizing module 'VC707AXIToPCIeX1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:362610]
ERROR: [Synth 8-6156] failed synthesizing module 'XilinxVC707PCIeX1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:397053]
ERROR: [Synth 8-6156] failed synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:404045]
ERROR: [Synth 8-6156] failed synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:408905]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:50 ; elapsed = 00:00:47 . Memory (MB): peak = 7806.020 ; gain = 0.000 ; free physical = 3571 ; free virtual = 21183
---------------------------------------------------------------------------------
RTL Elaboration failed
277 Infos, 384 Warnings, 0 Critical Warnings and 6 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tfgg484-2
Top: SauMauPingMIA702
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 7845.020 ; gain = 0.000 ; free physical = 3461 ; free virtual = 21003
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'SauMauPingMIA702' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:313981]
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (1#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19487]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6157] synthesizing module 'IBUF' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUF' (2#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:19472]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV' (3#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (4#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2_clk_wiz' (5#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_clk_wiz.v:74]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm2' (6#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.v:76]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6157] synthesizing module 'MMCME2_ADV__parameterized0' [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 10.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 2.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: ZHOLD - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCME2_ADV__parameterized0' (6#1) [/opt/Xilinx/Vivado/2018.1/scripts/rt/data/unisim_comp.v:25761]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1_clk_wiz' (7#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_clk_wiz.v:69]
INFO: [Synth 8-6155] done synthesizing module 'vc707_sys_clock_mmcm1' (8#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.v:71]
INFO: [Synth 8-6157] synthesizing module 'vc707reset' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_hold' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6157] synthesizing module 'sifive_reset_sync' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_sync' (9#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:30]
INFO: [Synth 8-6155] done synthesizing module 'sifive_reset_hold' (10#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:46]
INFO: [Synth 8-6155] done synthesizing module 'vc707reset' (11#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/vc707reset.v:7]
INFO: [Synth 8-6157] synthesizing module 'SayMauPingMIA702System' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:311209]
INFO: [Synth 8-6157] synthesizing module 'IntXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6155] done synthesizing module 'IntXbar' (12#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:1]
INFO: [Synth 8-6157] synthesizing module 'SystemBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89647]
INFO: [Synth 8-6157] synthesizing module 'TLXbar' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5822]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:7849]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:22]
INFO: [Synth 8-6157] synthesizing module 'plusarg_reader' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
	Parameter FORMAT bound to: tilelink_timeout=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'plusarg_reader' (13#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/plusarg_reader.v:7]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor' (14#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:22]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:7887]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:7925]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:7963]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar' (15#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:5822]
INFO: [Synth 8-6157] synthesizing module 'TLSplitter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17114]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17558]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:11314]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_4' (16#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:11314]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17596]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17634]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17672]
INFO: [Synth 8-6155] done synthesizing module 'TLSplitter' (17#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:17114]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61942]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:21081]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:21338]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_8' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:18003]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_8' (18#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:18003]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_1' (19#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:21081]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:40552]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25545]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25653]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:21853]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_9' (20#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:21853]
INFO: [Synth 8-6157] synthesizing module 'Queue' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:24965]
INFO: [Synth 8-6155] done synthesizing module 'Queue' (21#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:24965]
INFO: [Synth 8-6157] synthesizing module 'Queue_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25255]
INFO: [Synth 8-6155] done synthesizing module 'Queue_1' (22#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25255]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer' (23#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25545]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:28908]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:29721]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25788]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_10' (24#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:25788]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata' (25#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:28908]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:33931]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:33995]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30811]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_11' (26#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:30811]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer' (27#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:33931]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:37178]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:37242]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_12' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34058]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_12' (28#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:34058]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget' (29#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:37178]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:40425]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:40489]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_13' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:37305]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_13' (30#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:37305]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_1' (31#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:40425]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule' (32#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:40552]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47903]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44311]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44480]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:41157]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_14' (33#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:41157]
INFO: [Synth 8-6157] synthesizing module 'Repeater' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44162]
INFO: [Synth 8-6155] done synthesizing module 'Repeater' (34#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44162]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter' (35#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44311]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47800]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47852]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44795]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_15' (36#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:44795]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_2' (37#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47800]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_1' (38#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:47903]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54810]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51252]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51421]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:48132]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_16' (39#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:48132]
INFO: [Synth 8-6157] synthesizing module 'Repeater_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51103]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_1' (40#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51103]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_1' (41#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51252]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54707]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54759]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51736]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_17' (42#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:51736]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_3' (43#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54707]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_2' (44#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:54810]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61713]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58157]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58326]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_18' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:55039]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_18' (45#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:55039]
INFO: [Synth 8-6157] synthesizing module 'Repeater_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58008]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_2' (46#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58008]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_2' (47#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58157]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61610]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61662]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_19' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58641]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_19' (48#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:58641]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_4' (49#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61610]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_3' (50#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61713]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus' (51#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:61942]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_8' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72310]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65709]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65773]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_20' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:62599]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_20' (52#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:62599]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_1' (53#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65709]
INFO: [Synth 8-6157] synthesizing module 'TLWidthWidget_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68946]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:69010]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_21' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65836]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_21' (54#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:65836]
INFO: [Synth 8-6155] done synthesizing module 'TLWidthWidget_1' (55#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:68946]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_9' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72183]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72247]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_22' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:69073]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_22' (56#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:69073]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_9' (57#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72183]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_8' (58#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72310]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72699]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_10' (59#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72699]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_11' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:85358]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_10' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78834]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78960]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_23' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72810]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_23' (60#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:72810]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_10' (61#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:78834]
INFO: [Synth 8-6157] synthesizing module 'TLFIFOFixer_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:85108]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:85234]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_24' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79084]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_24' (62#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:79084]
INFO: [Synth 8-6155] done synthesizing module 'TLFIFOFixer_2' (63#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:85108]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_11' (64#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:85358]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89498]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_14' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89267]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89367]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_31' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:85908]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_31' (65#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:85908]
INFO: [Synth 8-6157] synthesizing module 'Queue_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89002]
INFO: [Synth 8-6155] done synthesizing module 'Queue_2' (66#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89002]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_14' (67#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89267]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_15' (68#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89498]
INFO: [Synth 8-6155] done synthesizing module 'SystemBus' (69#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:89647]
INFO: [Synth 8-6157] synthesizing module 'PeripheryBus_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:129360]
INFO: [Synth 8-6157] synthesizing module 'TLXbar_2' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95881]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96138]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_32' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:92813]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_32' (70#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:92813]
INFO: [Synth 8-6155] done synthesizing module 'TLXbar_2' (71#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:95881]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105303]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_15' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100045]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100153]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_33' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96653]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_33' (72#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:96653]
INFO: [Synth 8-6157] synthesizing module 'Queue_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:99755]
INFO: [Synth 8-6155] done synthesizing module 'Queue_4' (73#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:99755]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_15' (74#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100045]
INFO: [Synth 8-6157] synthesizing module 'TLAtomicAutomata_1' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:103398]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:104212]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_34' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100288]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_34' (75#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:100288]
INFO: [Synth 8-6155] done synthesizing module 'TLAtomicAutomata_1' (76#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:103398]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_16' (77#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105303]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_16' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108694]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108802]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_35' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105584]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_35' (78#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:105584]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_16' (79#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108694]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115615]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112057]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112226]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_36' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108937]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_36' (80#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:108937]
INFO: [Synth 8-6157] synthesizing module 'Repeater_3' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111908]
INFO: [Synth 8-6155] done synthesizing module 'Repeater_3' (81#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:111908]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_3' (82#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112057]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_17' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115512]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115564]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_37' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112541]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_37' (83#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:112541]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_17' (84#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115512]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_17' (85#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115615]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_18' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:122373]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_4' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:118815]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:118984]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_38' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115844]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_38' (86#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:115844]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_4' (87#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:118815]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_18' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:122270]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:122322]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_39' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:119299]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_39' (88#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:119299]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_18' (89#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:122270]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_18' (90#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:122373]
INFO: [Synth 8-6157] synthesizing module 'SimpleLazyModule_19' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:129131]
INFO: [Synth 8-6157] synthesizing module 'TLFragmenter_5' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:125573]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:125742]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_40' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:122602]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_40' (91#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:122602]
INFO: [Synth 8-6155] done synthesizing module 'TLFragmenter_5' (92#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:125573]
INFO: [Synth 8-6157] synthesizing module 'TLBuffer_19' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:129028]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:129080]
INFO: [Synth 8-6157] synthesizing module 'TLMonitor_41' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:126057]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_41' (93#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:126057]
INFO: [Synth 8-6155] done synthesizing module 'TLBuffer_19' (94#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:129028]
INFO: [Synth 8-6155] done synthesizing module 'SimpleLazyModule_19' (95#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:129131]
INFO: [Synth 8-6155] done synthesizing module 'PeripheryBus_1' (96#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:129360]
INFO: [Synth 8-6157] synthesizing module 'TLBroadcast' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:137426]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:138176]
INFO: [Synth 8-6155] done synthesizing module 'TLMonitor_42' (97#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:130125]
INFO: [Synth 8-6155] done synthesizing module 'Queue_8' (98#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:135870]
INFO: [Synth 8-6155] done synthesizing module 'TLBroadcastTracker' (99#1) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:136010]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:142401]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:145505]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:148700]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:151797]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:155175]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:159638]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_read_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_read_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_index_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_index_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_mask_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_mask_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_extra_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_extra_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:164123]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:167517]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:171255]
	Parameter RESET_VALUE bound to: 0 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:175007]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:186245]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:186263]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:203999]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:204041]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:235842]
WARNING: [Synth 8-4767] Trying to implement RAM 'regfile_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: RAM has multiple writes via different ports in same process. If RAM inferencing intended, write to one port per process. 
	2: Unable to determine number of words or word size in RAM. 
	3: No valid read/write found for RAM. 
RAM "regfile_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:261370]
	Parameter FORMAT bound to: max_core_cycles=%d - type: string 
	Parameter DEFAULT bound to: 0 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element _T_1738_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:263540]
WARNING: [Synth 8-6014] Unused sequential element _T_1740_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:263555]
WARNING: [Synth 8-6014] Unused sequential element _T_1743_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:263558]
WARNING: [Synth 8-6014] Unused sequential element _T_1745_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:263573]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:269445]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_opcode_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_opcode_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_source_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_source_reg" dissolved into registers
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:273241]
	Parameter FORMAT bound to: uart_tx=%d - type: string 
	Parameter DEFAULT bound to: 1 - type: integer 
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:278038]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:281817]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:285965]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:290452]
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_data_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_data_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_strb_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_strb_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_last_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_last_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_id_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_id_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_addr_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_addr_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_len_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_len_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_size_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_size_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_burst_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_burst_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_lock_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_lock_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_cache_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_cache_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_prot_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_prot_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_qos_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_qos_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_user_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_user_reg" dissolved into registers
WARNING: [Synth 8-4767] Trying to implement RAM 'ram_wen_reg' in registers. Block RAM or DRAM implementation is not possible; see log for reasons.
Reason is one or more of the following :
	1: Write port has constant address. 
	2: No valid read/write found for RAM. 
	2: Only 1 word in RAM 
RAM "ram_wen_reg" dissolved into registers
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_PER_DM bound to: 8 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IS_CLK_SHARED bound to: FALSE - type: string 
	Parameter PHY_CONTROL_MASTER_BANK bound to: 1 - type: integer 
	Parameter MEM_DENSITY bound to: 2Gb - type: string 
	Parameter MEM_SPEEDGRADE bound to: 15E - type: string 
	Parameter MEM_DEVICE_WIDTH bound to: 16 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nAL bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter IODELAY_GRP0 bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: VC707MIG1GB_IODELAY_MIG1 - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter REFCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_MEM_SIZE bound to: 536870912 - type: string 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_MON_CONTROL bound to: INTERNAL - type: string 
	Parameter XADC_CLK_PERIOD bound to: 5000 - type: integer 
	Parameter tTEMPSAMPLE bound to: 10000000 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:126]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:127]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:128]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:129]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:130]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:133]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:214]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:215]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.tempmon_state' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:242]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.sample_en' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:242]
WARNING: [Synth 8-567] referenced signal 'xadc_supplied_temperature.xadc_drdy_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v:242]
	Parameter INIT_40 bound to: 16'b0001000000000000 
	Parameter INIT_41 bound to: 16'b0010111111111111 
	Parameter INIT_42 bound to: 16'b0000100000000000 
	Parameter INIT_43 bound to: 16'b0000000000000000 
	Parameter INIT_44 bound to: 16'b0000000000000000 
	Parameter INIT_45 bound to: 16'b0000000000000000 
	Parameter INIT_46 bound to: 16'b0000000000000000 
	Parameter INIT_47 bound to: 16'b0000000000000000 
	Parameter INIT_48 bound to: 16'b0000000100000001 
	Parameter INIT_49 bound to: 16'b0000000000000000 
	Parameter INIT_4A bound to: 16'b0000000100000000 
	Parameter INIT_4B bound to: 16'b0000000000000000 
	Parameter INIT_4C bound to: 16'b0000000000000000 
	Parameter INIT_4D bound to: 16'b0000000000000000 
	Parameter INIT_4E bound to: 16'b0000000000000000 
	Parameter INIT_4F bound to: 16'b0000000000000000 
	Parameter INIT_50 bound to: 16'b1011010111101101 
	Parameter INIT_51 bound to: 16'b0101011111100100 
	Parameter INIT_52 bound to: 16'b1010000101000111 
	Parameter INIT_53 bound to: 16'b1100101000110011 
	Parameter INIT_54 bound to: 16'b1010100100111010 
	Parameter INIT_55 bound to: 16'b0101001011000110 
	Parameter INIT_56 bound to: 16'b1001010101010101 
	Parameter INIT_57 bound to: 16'b1010111001001110 
	Parameter INIT_58 bound to: 16'b0101100110011001 
	Parameter INIT_59 bound to: 16'b0000000000000000 
	Parameter INIT_5A bound to: 16'b0000000000000000 
	Parameter INIT_5B bound to: 16'b0000000000000000 
	Parameter INIT_5C bound to: 16'b0101000100010001 
	Parameter INIT_5D bound to: 16'b0000000000000000 
	Parameter INIT_5E bound to: 16'b0000000000000000 
	Parameter INIT_5F bound to: 16'b0000000000000000 
	Parameter IS_CONVSTCLK_INVERTED bound to: 1'b0 
	Parameter IS_DCLK_INVERTED bound to: 1'b0 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SIM_MONITOR_FILE bound to: design.txt - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter IODELAY_GRP0 bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: VC707MIG1GB_IODELAY_MIG1 - type: string 
	Parameter REFCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter SYS_RST_PORT bound to: FALSE - type: string 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter DIFF_TERM_REFCLK bound to: TRUE - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter REF_CLK_MMCM_IODELAY_CTRL bound to: FALSE - type: string 
	Parameter RST_SYNC_NUM bound to: 15 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v:142]
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter DIFF_TERM_SYSCLK bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v:83]
	Parameter SIMULATION bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter CLKIN_PERIOD bound to: 5000 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter SYSCLK_TYPE bound to: NO_BUFFER - type: string 
	Parameter UI_EXTRA_CLOCKS bound to: FALSE - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter MMCM_VCO bound to: 800 - type: integer 
	Parameter MMCM_MULT_F bound to: 8 - type: integer 
	Parameter MMCM_DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT0_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT1_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT2_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT3_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT4_EN bound to: FALSE - type: string 
	Parameter MMCM_CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter MMCM_CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter RST_ACT_LOW bound to: 1 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter MEM_TYPE bound to: DDR3 - type: string 
	Parameter RST_SYNC_NUM bound to: 25 - type: integer 
	Parameter RST_DIV_SYNC_NUM bound to: 13 - type: integer 
	Parameter CLKIN1_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter VCO_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT0_PERIOD bound to: 1250 - type: integer 
	Parameter CLKOUT1_PERIOD bound to: 2500 - type: integer 
	Parameter CLKOUT2_PERIOD bound to: 40000 - type: integer 
	Parameter CLKOUT3_PERIOD bound to: 10000 - type: integer 
	Parameter CLKOUT4_PERIOD bound to: 5000 - type: integer 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT3_PERIOD_NS bound to: 10.000000 - type: float 
	Parameter CLKOUT4_PERIOD_NS bound to: 5.000000 - type: float 
	Parameter MMCM_VCO_PERIOD bound to: 1250.000000 - type: float 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TAPSPERFCLK bound to: 448 - type: integer 
	Parameter TAPSPERFCLK_MINUS_ONE bound to: 447 - type: integer 
	Parameter QCNTR_WIDTH bound to: 9 - type: integer 
	Parameter BANDWIDTH bound to: HIGH - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 16.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: TRUE - type: string 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: FALSE - type: string 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: FALSE - type: string 
	Parameter COMPENSATION bound to: BUF_IN - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT bound to: 4 - type: integer 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 5.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 2 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 32 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.062500 - type: float 
	Parameter CLKOUT2_PHASE bound to: 9.843750 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 8 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 168.750000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.010000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
WARNING: [Synth 8-3848] Net ui_addn_clk_0 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:140]
WARNING: [Synth 8-3848] Net ui_addn_clk_1 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:141]
WARNING: [Synth 8-3848] Net ui_addn_clk_2 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:142]
WARNING: [Synth 8-3848] Net ui_addn_clk_3 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:143]
WARNING: [Synth 8-3848] Net ui_addn_clk_4 in module/entity mig_7series_v4_1_infrastructure does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v:144]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP0 bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter IODELAY_GRP1 bound to: VC707MIG1GB_IODELAY_MIG1 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_CTRL_ADDR_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_CTRL_DATA_WIDTH bound to: 32 - type: integer 
	Parameter C_S_AXI_BASEADDR bound to: 0 - type: integer 
	Parameter C_ECC_ONOFF_RESET_VALUE bound to: 1 - type: integer 
	Parameter C_ECC_CE_COUNTER_WIDTH bound to: 8 - type: integer 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter INTERFACE bound to: AXI4 - type: string 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_MC_DATA_WIDTH_LCL bound to: 256 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_CNT_WIDTH bound to: 5 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nAL bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PHASE_DETECT bound to: OFF - type: string 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter CAL_WIDTH bound to: HALF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00000001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter nDQS_COL0 bound to: 4 - type: integer 
	Parameter nDQS_COL1 bound to: 0 - type: integer 
	Parameter nDQS_COL2 bound to: 0 - type: integer 
	Parameter nDQS_COL3 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL0 bound to: 144'b000100010001000000001111000011100000110100001100000010110000101000001001000010000000011100000110000001010000010000000011000000100000000100000000 
	Parameter DQS_LOC_COL1 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL2 bound to: 0 - type: integer 
	Parameter DQS_LOC_COL3 bound to: 0 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter TEMP_MON_EN bound to: ON - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SLOT_0_CONFIG_MC bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG_MC bound to: 8'b00000000 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter CWL_T bound to: 5 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CL bound to: 6 - type: integer 
	Parameter CMD_PIPE_PLUS1 bound to: ON - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_WIDTH bound to: 0 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD bound to: 200000 - type: integer 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter PAYLOAD_WIDTH bound to: 32 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tCKE bound to: 5625 - type: integer 
	Parameter tFAW bound to: 45000 - type: integer 
	Parameter tRAS bound to: 36000 - type: integer 
	Parameter tRCD bound to: 13500 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tRP bound to: 13500 - type: integer 
	Parameter tRRD bound to: 7500 - type: integer 
	Parameter tRTP bound to: 7500 - type: integer 
	Parameter tWTR bound to: 7500 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter tZQI bound to: 128000000 - type: integer 
	Parameter tPRDI bound to: 1000000 - type: integer 
	Parameter USER_REFRESH bound to: OFF - type: string 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nCKE bound to: 3 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nFAW bound to: 18 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nWR_CK bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nRRD_CK bound to: 3 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR_CK bound to: 3 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter nRTP_CK bound to: 3 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter CL_M bound to: 6 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter tXSDLL bound to: 512 - type: integer 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter MAINT_PRESCALER_PERIOD_NS bound to: 200 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter CODE_WIDTH bound to: 32 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter nFAW bound to: 18 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter DQRD2DQWR_DLY bound to: 4 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nFAW bound to: 18 - type: integer 
	Parameter nREFRESH_BANK bound to: 1 - type: integer 
	Parameter nRRD bound to: 4 - type: integer 
	Parameter nWTR bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter nADD_RRD bound to: -4 - type: integer 
	Parameter nRRD_CLKS bound to: -1 - type: integer 
	Parameter ADD_RRD_CNTR_WIDTH bound to: 1 - type: integer 
	Parameter nFAW_CLKS bound to: 5 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter CASWR2CASRD bound to: 13 - type: integer 
	Parameter CASWR2CASRD_CLKS bound to: 4 - type: integer 
	Parameter WTR_CNT_WIDTH bound to: 2 - type: integer 
	Parameter CASRD2CASWR bound to: 9 - type: integer 
	Parameter CASRD2CASWR_CLKS bound to: 3 - type: integer 
	Parameter RTW_CNT_WIDTH bound to: 2 - type: integer 
	Parameter REFRESH_BANK_WIDTH bound to: 1 - type: integer 
	Parameter PERIODIC_RD_TIMER_WIDTH bound to: 3 - type: integer 
	Parameter INIT bound to: 32'b00000000000000000000000000000000 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-567] referenced signal 'inhbt_act_faw.faw_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:289]
WARNING: [Synth 8-567] referenced signal 'inhbt_act_faw.act_delayed' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:289]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.wtr_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:340]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.write_this_rank' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:340]
WARNING: [Synth 8-567] referenced signal 'wtr_timer.inhbt_rd_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:352]
WARNING: [Synth 8-567] referenced signal 'rtw_timer.rtw_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:387]
WARNING: [Synth 8-567] referenced signal 'rtw_timer.inhbt_wr_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:399]
WARNING: [Synth 8-567] referenced signal 'refresh_generation.my_refresh' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:431]
WARNING: [Synth 8-567] referenced signal 'refresh_generation.refresh_bank_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:431]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_cntr1_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:494]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.int_read_this_rank' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-567] referenced signal 'periodic_rd_generation.periodic_rd_timer_one' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:509]
WARNING: [Synth 8-6014] Unused sequential element periodic_rd_generation.read_this_rank_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v:487]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter MAINT_PRESCALER_DIV bound to: 20 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCKESR bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter PERIODIC_RD_TIMER_DIV bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REFRESH_TIMER_DIV bound to: 37 - type: integer 
	Parameter ZQ_TIMER_DIV bound to: 640000 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter MAINT_PRESCALER_WIDTH bound to: 5 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 6 - type: integer 
	Parameter ZQ_TIMER_WIDTH bound to: 20 - type: integer 
	Parameter nCKESR_CLKS bound to: 1 - type: integer 
	Parameter CKESR_TIMER_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'maint_prescaler.maint_prescaler_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:119]
WARNING: [Synth 8-567] referenced signal 'maint_prescaler.maint_prescaler_tick_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:119]
WARNING: [Synth 8-567] referenced signal 'refresh_timer.refresh_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:143]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_timer.zq_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:172]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_tick' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:172]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_timer.zq_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:181]
WARNING: [Synth 8-567] referenced signal 'zq_cntrl.zq_request_logic.zq_request_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:197]
WARNING: [Synth 8-567] referenced signal 'sr_cntrl.sre_request_logic.sre_request_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:225]
WARNING: [Synth 8-567] referenced signal 'sr_cntrl.ckesr_timer.ckesr_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:236]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 3 - type: integer 
	Parameter ONE bound to: 4 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[1].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[2].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '6' to '5' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '6' to '4' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:143]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_zq_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_sre_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_srx_ns' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.present' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.upd_last_master_pls' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
WARNING: [Synth 8-567] referenced signal 'maintenance_request.maint_grant_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:329]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-6014] Unused sequential element last_master_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:181]
WARNING: [Synth 8-3848] Net channel[0].inh_group in module/entity mig_7series_v4_1_round_robin_arb__parameterized0 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:153]
WARNING: [Synth 8-567] referenced signal 'periodic_read_request.upd_last_master_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:467]
WARNING: [Synth 8-567] referenced signal 'periodic_read_request.periodic_rd_grant_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_rank_common.v:467]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_BM_BV_WIDTH bound to: 4 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nWTP bound to: 15 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
WARNING: [Synth 8-3936] Found unconnected internal register 'col_addr_template_reg' and it is trimmed from '16' to '14' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v:251]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 0 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 2 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRAS_CLKS bound to: 4 - type: integer 
	Parameter nRP bound to: 6 - type: integer 
	Parameter nRTP bound to: 4 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWTP_CLKS bound to: 5 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RAS_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter STARVE_LIMIT bound to: 2 - type: integer 
	Parameter nRCD_CLKS bound to: 2 - type: integer 
	Parameter nRCD_CLKS_M2 bound to: 0 - type: integer 
	Parameter RCD_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter TWO bound to: 2 - type: integer 
	Parameter nRTP_CLKS bound to: 3 - type: integer 
	Parameter nRTP_CLKS_M1 bound to: 2 - type: integer 
	Parameter RTP_TIMER_WIDTH bound to: 2 - type: integer 
	Parameter OP_WIDTH bound to: 1 - type: integer 
	Parameter nRP_CLKS bound to: 2 - type: integer 
	Parameter nRP_CLKS_M2 bound to: 0 - type: integer 
	Parameter RP_TIMER_WIDTH bound to: 1 - type: integer 
	Parameter STARVE_LIMIT_CNT bound to: 8 - type: integer 
	Parameter STARVE_LIMIT_WIDTH bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter ID bound to: 3 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BM_CNT_WIDTH bound to: 2 - type: integer 
	Parameter LOW_IDLE_CNT bound to: 0 - type: integer 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nOP_WAIT bound to: 0 - type: integer 
	Parameter nRFC bound to: 64 - type: integer 
	Parameter nXSDLL bound to: 512 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter tZQCS bound to: 64 - type: integer 
	Parameter ZERO bound to: 0 - type: integer 
	Parameter ONE bound to: 1 - type: integer 
	Parameter BM_CNT_ZERO bound to: 2'b00 
	Parameter BM_CNT_ONE bound to: 2'b01 
	Parameter nRFC_CLKS bound to: 16 - type: integer 
	Parameter nZQCS_CLKS bound to: 16 - type: integer 
	Parameter nXSDLL_CLKS bound to: 128 - type: integer 
	Parameter RFC_ZQ_TIMER_WIDTH bound to: 8 - type: integer 
	Parameter THREE bound to: 3 - type: integer 
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.present' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:369]
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.send_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:380]
WARNING: [Synth 8-567] referenced signal 'generate_maint_cmds.present_count' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:380]
WARNING: [Synth 8-567] referenced signal 'rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_bank_common.v:434]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CWL bound to: 5 - type: integer 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nRAS bound to: 15 - type: integer 
	Parameter nRCD bound to: 6 - type: integer 
	Parameter nWR bound to: 6 - type: integer 
	Parameter RNK2RNK_DLY bound to: 12 - type: integer 
	Parameter RNK2RNK_DLY_CLKS bound to: 3 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter WIDTH bound to: 4 - type: integer 
	Parameter ONE bound to: 8 - type: integer 
WARNING: [Synth 8-567] referenced signal 'channel[0].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[1].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[2].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-567] referenced signal 'channel[3].inh_group' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:158]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_req_reg' and it is trimmed from '8' to '7' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:145]
WARNING: [Synth 8-3936] Found unconnected internal register 'dbl_last_master_ns_reg' and it is trimmed from '8' to '6' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v:143]
WARNING: [Synth 8-6014] Unused sequential element sent_row_or_maint_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v:357]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter EVEN_CWL_2T_MODE bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_VECT_INDX bound to: 11 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_VECT_INDX bound to: 19 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter nBANK_MACHS bound to: 4 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter RANK_VECT_INDX bound to: 3 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_VECT_INDX bound to: 55 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter SLOT_0_CONFIG bound to: 8'b00001111 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter OUT_CMD_WIDTH bound to: 21 - type: integer 
	Parameter ONE bound to: 1'b1 
WARNING: [Synth 8-567] referenced signal 'row_mux.maint_cmd' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:332]
WARNING: [Synth 8-567] referenced signal 'pre_mux.pre_cmd_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:361]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_periodic_rd_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_rmw_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_size_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_row_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-567] referenced signal 'col_mux.col_data_buf_addr_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:394]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:680]
WARNING: [Synth 8-6014] Unused sequential element mc_aux_out_r_2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:681]
WARNING: [Synth 8-3848] Net col_mux.col_row_r in module/entity mig_7series_v4_1_arb_select does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_arb_select.v:390]
WARNING: [Synth 8-350] instance 'bank_mach0' of module 'mig_7series_v4_1_bank_mach' requires 74 connections, but only 73 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_mc.v:670]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter DATA_BUF_OFFSET_WIDTH bound to: 1 - type: integer 
	Parameter DELAY_WR_DATA_CNTRL bound to: 1 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter EARLY_WR_DATA_ADDR bound to: OFF - type: string 
	Parameter ECC bound to: OFF - type: string 
	Parameter MC_ERR_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nPHY_WRLAT bound to: 2 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MC_ERR_LINE_WIDTH bound to: 27 - type: integer 
	Parameter FIFO_WIDTH bound to: 8 - type: integer 
	Parameter FULL_RAM_CNT bound to: 1 - type: integer 
	Parameter REMAINDER bound to: 2 - type: integer 
	Parameter RAM_CNT bound to: 2 - type: integer 
	Parameter RAM_WIDTH bound to: 12 - type: integer 
	Parameter INIT_A bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_B bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_C bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter INIT_D bound to: 64'b0000000000000000000000000000000000000000000000000000000000000000 
	Parameter IS_WCLK_INVERTED bound to: 1'b0 
WARNING: [Synth 8-567] referenced signal 'read_fifo.fifo_out_data_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_col_mach.v:402]
WARNING: [Synth 8-3936] Found unconnected internal register 'read_fifo.fifo_out_data_r_reg' and it is trimmed from '12' to '8' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/controller/mig_7series_v4_1_col_mach.v:396]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter AL bound to: 0 - type: string 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CL bound to: 6 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter SIM_BYPASS_INIT_CAL bound to: OFF - type: string 
	Parameter REFCLK_FREQ bound to: 200.000000 - type: float 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter RD_PATH_REG bound to: 0 - type: integer 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter FPGA_VOLT_TYPE bound to: N - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WRLVL_W bound to: ON - type: string 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter CTL_BYTE_LANE bound to: 8'b11100100 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_IO_PRIM_TYPE bound to: HR_LP - type: string 
	Parameter DATA_IO_IDLE_PWRDWN bound to: ON - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CK_WIDTH bound to: 1 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter DM_WIDTH bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter ODT_WIDTH bound to: 1 - type: integer 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter USE_CS_PORT bound to: 1 - type: integer 
	Parameter USE_DM_PORT bound to: 1 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter IBUF_LPWR_MODE bound to: OFF - type: string 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter CK_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010001 
	Parameter ADDR_MAP bound to: 192'b000000000000000000000000000100000100000100101011000100100101000100110010000100100100000100000010000100000101000100010000000100000111000100100110000100010001000100100010000100100111000100101010 
	Parameter BANK_MAP bound to: 36'b000100101000000100110100000100011010 
	Parameter CAS_MAP bound to: 12'b000100110011 
	Parameter CKE_ODT_BYTE_MAP bound to: 8'b00000000 
	Parameter CKE_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100110101 
	Parameter ODT_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100000 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter CS_MAP bound to: 120'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100100011 
	Parameter PARITY_MAP bound to: 12'b000000000000 
	Parameter RAS_MAP bound to: 12'b000100110110 
	Parameter WE_MAP bound to: 12'b000100101001 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter DATA0_MAP bound to: 96'b000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter DATA1_MAP bound to: 96'b000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001 
	Parameter DATA2_MAP bound to: 96'b000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001 
	Parameter DATA3_MAP bound to: 96'b000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110 
	Parameter DATA4_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA5_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA6_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA7_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA8_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA9_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA10_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA11_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA12_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA13_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA14_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA15_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA16_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter DATA17_MAP bound to: 96'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter MASK0_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter MASK1_MAP bound to: 108'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter PHASE_PER_CLK bound to: 8 - type: integer 
	Parameter PHASE_DIV bound to: 1 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter FULL_DATA_MAP bound to: 1728'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000000001000000001001000000000000000000000010000000000101000000000111000000000110000000010111000000011000000000010100000000010110000000010000000000010010000000010101000000011001000000100110000000100011000000100100000000100101000000100000000000100001000000100111000000101001000000110100000000110110000000110010000000111000000000110001000000111001000000110101000000110111 
	Parameter FULL_MASK_MAP bound to: 216'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011000000010001000000100010000000110011 
	Parameter TMP_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter TMP_GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter PHY_BITLANES_OUTONLY bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000000100000000000010000000001000 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000001000000000000100000000000010000000001000 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_ON bound to: 0 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_ON bound to: A - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK_AUX_OFF bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE_AUX_OFF bound to: D - type: string 
	Parameter CKE_ODT_RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter CKE_ODT_RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter FREQ_REF_DIV bound to: 2 - type: integer 
	Parameter INT_DELAY bound to: 0.259600 - type: float 
	Parameter HALF_CYCLE_DELAY bound to: 0.000000 - type: float 
	Parameter MC_OCLK_DELAY bound to: -1.209600 - type: float 
	Parameter PHY_0_A_PO_OCLK_DELAY_HW bound to: 34 - type: integer 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_COUNT_EN bound to: TRUE - type: string 
INFO: [Synth 8-5534] Detected attribute (* use_dsp48 = "no" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:596]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter USE_IBUFDISABLE bound to: TRUE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: TRUE - type: string 
	Parameter IBUF_LOW_PWR bound to: FALSE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SIM_DEVICE bound to: 7SERIES - type: string 
	Parameter USE_IBUFDISABLE bound to: FALSE - type: string 
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DDR_CLK_EDGE bound to: OPPOSITE_EDGE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
WARNING: [Synth 8-350] instance 'u_iobuf_dqs' of module 'IOBUFDS_DIFF_OUT_INTERMDISABLE' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1334]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 32 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:111]
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v:112]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_0' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1428]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 8 - type: integer 
	Parameter WIDTH bound to: 6 - type: integer 
	Parameter PTR_BITS bound to: 3 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 3 - type: integer 
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_1' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1445]
WARNING: [Synth 8-350] instance 'phy_ctl_pre_fifo_2' of module 'mig_7series_v4_1_ddr_of_pre_fifo' requires 8 connections, but only 7 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1462]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter RCLK_SELECT_BANK bound to: 1 - type: integer 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter RCLK_SELECT_EDGE bound to: 4'b1111 
	Parameter GENERATE_DDR_CK_MAP bound to: 16'b0011000101000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000010000000000000000000000000 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PHYCTL_CMD_FIFO bound to: FALSE - type: string 
	Parameter PHY_CLK_RATIO bound to: 4 - type: integer 
	Parameter PHY_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PHY_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PHY_SYNC_MODE bound to: FALSE - type: string 
	Parameter PHY_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter MASTER_PHY_CTL bound to: 1 - type: integer 
	Parameter PHY_0_BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter PHY_0_BITLANES_OUTONLY bound to: 48'b000000001000000000000100000000000010000000001000 
	Parameter PHY_0_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_0_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_0_IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter PHY_0_DATA_CTL bound to: 4'b1111 
	Parameter PHY_0_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_0_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_0_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_0_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_0_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_0_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_0_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_0_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_0_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_0_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_0_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_0_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_0_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_0_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_0_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_0_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_0_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_0_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_0_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter PHY_1_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_1_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_1_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_1_IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter PHY_1_DATA_CTL bound to: 4'b0000 
	Parameter PHY_1_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_1_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_1_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_1_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_1_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_1_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_1_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_1_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_1_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_1_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_1_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_1_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_1_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_1_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_1_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_1_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_1_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_1_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_1_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_BITLANES bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter PHY_2_LANE_REMAP bound to: 16'b0011001000010000 
	Parameter PHY_2_GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter PHY_2_IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter PHY_2_DATA_CTL bound to: 4'b0000 
	Parameter PHY_2_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PHY_2_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PHY_2_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PHY_2_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PHY_2_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PHY_2_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PHY_2_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PHY_2_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PHY_2_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PHY_2_OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter PHY_2_A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PHY_2_A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PHY_2_A_BURST_MODE bound to: TRUE - type: string 
	Parameter PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHY_2_A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter PHY_2_A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PHY_2_A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PHY_2_A_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_B_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_C_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter PHY_2_D_OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_2_D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter PHY_2_D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PHY_0_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_1_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter PHY_2_IS_LAST_BANK bound to: FALSE - type: string 
	Parameter TCK bound to: 2500 - type: integer 
	Parameter N_LANES bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter HIGHEST_LANE_B0 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B1 bound to: 4 - type: integer 
	Parameter HIGHEST_LANE_B2 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B3 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE_B4 bound to: 0 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter GENERATE_SIGNAL_SPLIT bound to: FALSE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_SLOW_WR_CLK bound to: FALSE - type: string 
	Parameter IF_SLOW_RD_CLK bound to: FALSE - type: string 
	Parameter PHY_MULTI_REGION bound to: TRUE - type: string 
	Parameter RCLK_NEG_EDGE bound to: 3'b000 
	Parameter RCLK_POS_EDGE bound to: 3'b111 
	Parameter LP_PHY_0_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter LP_PHY_1_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter LP_PHY_2_BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter PC_DATA_OFFSET_RANGE_HI bound to: 22 - type: integer 
	Parameter PC_DATA_OFFSET_RANGE_LO bound to: 17 - type: integer 
	Parameter RCLK_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter DDR_TCK bound to: 2500 - type: integer 
	Parameter FREQ_REF_PERIOD bound to: 1250.000000 - type: float 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter PO_S3_TAPS bound to: 64 - type: integer 
	Parameter PI_S2_TAPS bound to: 128 - type: integer 
	Parameter PO_S2_TAPS bound to: 128 - type: integer 
	Parameter PI_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PI_STG2_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_STG1_INTRINSIC_DELAY bound to: 0.000000 - type: float 
	Parameter PO_STG2_FINE_INTRINSIC_DELAY bound to: 769.250000 - type: float 
	Parameter PO_STG2_COARSE_INTRINSIC_DELAY bound to: 511.000000 - type: float 
	Parameter PO_STG2_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PO_CIRC_BUF_META_ZONE bound to: 200.000000 - type: float 
	Parameter PO_CIRC_BUF_EARLY bound to: 1'b1 
	Parameter PO_CIRC_BUF_OFFSET bound to: 1219.750000 - type: float 
	Parameter PO_CIRC_BUF_DELAY bound to: 60 - type: integer 
	Parameter PI_S2_TAPS_SIZE bound to: 9.765625 - type: float 
	Parameter PI_MAX_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter PI_INTRINSIC_DELAY bound to: 744.000000 - type: float 
	Parameter PO_INTRINSIC_DELAY bound to: 1280.250000 - type: float 
	Parameter PO_DELAY bound to: 1866.187500 - type: float 
	Parameter RCLK_BUFIO_DELAY bound to: 1200 - type: integer 
	Parameter RCLK_DELAY_INT bound to: 1944 - type: integer 
	Parameter PO_DELAY_INT bound to: 1866 - type: integer 
	Parameter PI_OFFSET bound to: -78 - type: integer 
	Parameter PI_STG2_DELAY_CAND bound to: 1172.000000 - type: float 
	Parameter PI_STG2_DELAY bound to: 615.234375 - type: float 
	Parameter DEFAULT_RCLK_DELAY bound to: 63 - type: integer 
	Parameter LP_RCLK_SELECT_EDGE bound to: 4'b0000 
	Parameter L_PHY_0_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_1_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_2_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter L_PHY_0_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_1_A_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_1_B_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_1_C_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_1_D_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter L_PHY_2_A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_2_D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter L_PHY_0_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_0_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_1_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter L_PHY_2_A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_PHY_2_D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter L_RESET_SELECT_BANK bound to: 1 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* IOB = "FORCE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v:371]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b1111 
	Parameter BITLANES bound to: 48'b001111111110001011111111001111110111001011111111 
	Parameter BITLANES_OUTONLY bound to: 48'b000000001000000000000100000000000010000000001000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b1111 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 0 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 4 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b0 
	Parameter DATA_CTL_B bound to: 1'b0 
	Parameter DATA_CTL_C bound to: 1'b0 
	Parameter DATA_CTL_D bound to: 1'b0 
	Parameter PRESENT_CTL_A bound to: 1'b0 
	Parameter PRESENT_CTL_B bound to: 1'b0 
	Parameter PRESENT_CTL_C bound to: 1'b0 
	Parameter PRESENT_CTL_D bound to: 1'b0 
	Parameter PRESENT_DATA_A bound to: 1'b1 
	Parameter PRESENT_DATA_B bound to: 1'b1 
	Parameter PRESENT_DATA_C bound to: 1'b1 
	Parameter PRESENT_DATA_D bound to: 1'b1 
	Parameter PC_DATA_CTL_A bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_B bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_C bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_D bound to: TRUE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:747]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:748]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:749]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:750]
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 2 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* KEEP = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v:97]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v:110]
	Parameter TCQ bound to: 25 - type: integer 
	Parameter DEPTH bound to: 9 - type: integer 
	Parameter WIDTH bound to: 80 - type: integer 
	Parameter PTR_BITS bound to: 4 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 4 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_BIAS_MODE bound to: FALSE - type: string 
	Parameter DQS_FIND_PATTERN bound to: (null) - type: string 
	Parameter FINE_DELAY bound to: 33 - type: integer 
	Parameter FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter WR_CYCLES bound to: FALSE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter CLKOUT_DIV bound to: 2 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: TRUE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter CINVCTRL_SEL bound to: FALSE - type: string 
	Parameter DELAY_SRC bound to: IDATAIN - type: string 
	Parameter HIGH_PERFORMANCE_MODE bound to: TRUE - type: string 
	Parameter IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_DATAIN_INVERTED bound to: 1'b0 
	Parameter IS_IDATAIN_INVERTED bound to: 1'b0 
	Parameter PIPE_SEL bound to: FALSE - type: string 
	Parameter REFCLK_FREQUENCY bound to: 200.000000 - type: float 
	Parameter SIGNAL_PATTERN bound to: DATA - type: string 
	Parameter SIM_DELAY_D bound to: 0 - type: integer 
	Parameter DATA_RATE bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter INIT_Q1 bound to: 1'b0 
	Parameter INIT_Q2 bound to: 1'b0 
	Parameter INIT_Q3 bound to: 1'b0 
	Parameter INIT_Q4 bound to: 1'b0 
	Parameter INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter IOBDELAY bound to: IFD - type: string 
	Parameter IS_CLKB_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIVP_INVERTED bound to: 1'b0 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D_INVERTED bound to: 1'b0 
	Parameter IS_OCLKB_INVERTED bound to: 1'b0 
	Parameter IS_OCLK_INVERTED bound to: 1'b0 
	Parameter NUM_CE bound to: 2 - type: integer 
	Parameter OFB_USED bound to: FALSE - type: string 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_Q1 bound to: 1'b0 
	Parameter SRVAL_Q2 bound to: 1'b0 
	Parameter SRVAL_Q3 bound to: 1'b0 
	Parameter SRVAL_Q4 bound to: 1'b0 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: TRUE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b1 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: TRUE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter DDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter INIT bound to: 1'b0 
	Parameter IS_C_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter SRTYPE bound to: SYNC - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001111110111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000010 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized0 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001011111111 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000100 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized1 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized1 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000000 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 33 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b001111111110 
	Parameter BITLANES_OUTONLY bound to: 12'b000000001000 
	Parameter PO_DATA_CTL bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: DDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-6014] Unused sequential element fine_delay_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:185]
WARNING: [Synth 8-3848] Net dummy_i5 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:269]
WARNING: [Synth 8-3848] Net dummy_i6 in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized2 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:270]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: TRUE - type: string 
	Parameter DATA_CTL_B_N bound to: TRUE - type: string 
	Parameter DATA_CTL_C_N bound to: TRUE - type: string 
	Parameter DATA_CTL_D_N bound to: TRUE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:1557]
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
	Parameter GENERATE_IDELAYCTRL bound to: FALSE - type: string 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter NUM_DDR_CK bound to: 1 - type: integer 
	Parameter BYTE_LANES bound to: 4'b1111 
	Parameter DATA_CTL_N bound to: 4'b0000 
	Parameter BITLANES bound to: 48'b000001111100111111111101010000000011000010110100 
	Parameter BITLANES_OUTONLY bound to: 48'b000000000000000000000000000000000000000000000000 
	Parameter LANE_REMAP bound to: 16'b0011001000010000 
	Parameter LAST_BANK bound to: FALSE - type: string 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter PO_CTL_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter A_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter A_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter A_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter A_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter A_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter B_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter B_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter B_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter B_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter C_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter C_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter C_PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter C_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter D_PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter D_PI_BURST_MODE bound to: TRUE - type: string 
	Parameter D_PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter D_PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter D_PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter A_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter A_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter A_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter A_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter A_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter B_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter B_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter B_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter B_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter B_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter B_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter C_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter C_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter C_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter C_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter C_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter C_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter D_PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter D_PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter D_PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter D_PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter D_PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter D_PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter A_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter A_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter B_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter B_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter C_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter C_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter D_IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter D_IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter PC_BURST_MODE bound to: TRUE - type: string 
	Parameter PC_DATA_CTL_N bound to: 4'b0000 
	Parameter PC_CMD_OFFSET bound to: 8 - type: integer 
	Parameter PC_RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter PC_RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter PC_CO_DURATION bound to: 1 - type: integer 
	Parameter PC_DI_DURATION bound to: 1 - type: integer 
	Parameter PC_DO_DURATION bound to: 1 - type: integer 
	Parameter PC_RD_DURATION_0 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_1 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_2 bound to: 6 - type: integer 
	Parameter PC_RD_DURATION_3 bound to: 6 - type: integer 
	Parameter PC_WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter PC_WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter PC_WR_DURATION_0 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_1 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_2 bound to: 7 - type: integer 
	Parameter PC_WR_DURATION_3 bound to: 7 - type: integer 
	Parameter PC_AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter PC_AO_TOGGLE bound to: 1 - type: integer 
	Parameter PC_FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter PC_EVENTS_DELAY bound to: 18 - type: integer 
	Parameter PC_PHY_COUNT_EN bound to: FALSE - type: string 
	Parameter PC_SYNC_MODE bound to: FALSE - type: string 
	Parameter PC_DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter PC_MULTI_REGION bound to: TRUE - type: string 
	Parameter A_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_OF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_OUTPUT_DISABLE bound to: TRUE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter A_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter A_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter B_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter C_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter D_OS_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter A_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter B_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter C_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter D_IF_ARRAY_MODE bound to: ARRAY_MODE_8_X_4 - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter HIGHEST_LANE bound to: 4 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter N_BYTE_LANES bound to: 4 - type: integer 
	Parameter N_DATA_LANES bound to: 0 - type: integer 
	Parameter AUXOUT_WIDTH bound to: 4 - type: integer 
	Parameter LP_DDR_CK_WIDTH bound to: 2 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter DATA_CTL_A bound to: 1'b1 
	Parameter DATA_CTL_B bound to: 1'b1 
	Parameter DATA_CTL_C bound to: 1'b1 
	Parameter DATA_CTL_D bound to: 1'b1 
	Parameter PRESENT_CTL_A bound to: 1'b1 
	Parameter PRESENT_CTL_B bound to: 1'b1 
	Parameter PRESENT_CTL_C bound to: 1'b1 
	Parameter PRESENT_CTL_D bound to: 1'b1 
	Parameter PRESENT_DATA_A bound to: 1'b0 
	Parameter PRESENT_DATA_B bound to: 1'b0 
	Parameter PRESENT_DATA_C bound to: 1'b0 
	Parameter PRESENT_DATA_D bound to: 1'b0 
	Parameter PC_DATA_CTL_A bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_B bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_C bound to: FALSE - type: string 
	Parameter PC_DATA_CTL_D bound to: FALSE - type: string 
	Parameter A_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter B_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter C_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter D_PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter IO_A_START bound to: 41 - type: integer 
	Parameter IO_A_END bound to: 40 - type: integer 
	Parameter IO_B_START bound to: 43 - type: integer 
	Parameter IO_B_END bound to: 42 - type: integer 
	Parameter IO_C_START bound to: 45 - type: integer 
	Parameter IO_C_END bound to: 44 - type: integer 
	Parameter IO_D_START bound to: 47 - type: integer 
	Parameter IO_D_END bound to: 46 - type: integer 
	Parameter IO_A_X_START bound to: 41 - type: integer 
	Parameter IO_A_X_END bound to: 40 - type: integer 
	Parameter IO_B_X_START bound to: 43 - type: integer 
	Parameter IO_B_X_END bound to: 42 - type: integer 
	Parameter IO_C_X_START bound to: 45 - type: integer 
	Parameter IO_C_X_END bound to: 44 - type: integer 
	Parameter IO_D_X_START bound to: 47 - type: integer 
	Parameter IO_D_X_END bound to: 46 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter ABCD bound to: A - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 0 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter CLKOUT_DIV bound to: 4 - type: integer 
	Parameter COARSE_BYPASS bound to: FALSE - type: string 
	Parameter COARSE_DELAY bound to: 0 - type: integer 
	Parameter DATA_CTL_N bound to: FALSE - type: string 
	Parameter DATA_RD_CYCLES bound to: FALSE - type: string 
	Parameter FINE_DELAY bound to: 60 - type: integer 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter MEMREFCLK_PERIOD bound to: 2.500000 - type: float 
	Parameter OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter OCLK_DELAY bound to: 0 - type: integer 
	Parameter OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PHASEREFCLK_PERIOD bound to: 1.000000 - type: float 
	Parameter PO bound to: 3'b111 
	Parameter REFCLK_PERIOD bound to: 1.250000 - type: float 
	Parameter SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000010110100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
	Parameter DATA_RATE_OQ bound to: SDR - type: string 
	Parameter DATA_RATE_TQ bound to: SDR - type: string 
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter INIT_OQ bound to: 1'b0 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b1 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized3 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: B - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b010000000011 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 1 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
	Parameter BITLANES bound to: 12'b010000000011 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized4 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: C - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b111111111101 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 2 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b111111111101 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized5 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter ABCD bound to: D - type: string 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter BITLANES bound to: 12'b000001111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter BYTELANES_DDR_CK bound to: 72'b000000000000000000000000000000000000000000000000000000000000000000000010 
	Parameter RCLK_SELECT_LANE bound to: D - type: string 
	Parameter PC_CLK_RATIO bound to: 4 - type: integer 
	Parameter USE_PRE_POST_FIFO bound to: TRUE - type: string 
	Parameter OF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter OF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter OF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter OF_OUTPUT_DISABLE bound to: FALSE - type: string 
	Parameter OF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter IF_ALMOST_EMPTY_VALUE bound to: 1 - type: integer 
	Parameter IF_ALMOST_FULL_VALUE bound to: 1 - type: integer 
	Parameter IF_ARRAY_MODE bound to: UNDECLARED - type: string 
	Parameter IF_SYNCHRONOUS_MODE bound to: FALSE - type: string 
	Parameter PI_BURST_MODE bound to: TRUE - type: string 
	Parameter PI_CLKOUT_DIV bound to: 2 - type: integer 
	Parameter PI_FREQ_REF_DIV bound to: DIV2 - type: string 
	Parameter PI_FINE_DELAY bound to: 63 - type: integer 
	Parameter PI_OUTPUT_CLK_SRC bound to: DELAYED_MEM_REF - type: string 
	Parameter PI_SEL_CLK_OFFSET bound to: 6 - type: integer 
	Parameter PI_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter PO_CLKOUT_DIV bound to: 4 - type: integer 
	Parameter PO_FINE_DELAY bound to: 60 - type: integer 
	Parameter PO_COARSE_BYPASS bound to: FALSE - type: string 
	Parameter PO_COARSE_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLK_DELAY bound to: 0 - type: integer 
	Parameter PO_OCLKDELAY_INV bound to: FALSE - type: string 
	Parameter PO_OUTPUT_CLK_SRC bound to: DELAYED_REF - type: string 
	Parameter PO_SYNC_IN_DIV_RST bound to: TRUE - type: string 
	Parameter OSERDES_DATA_RATE bound to: UNDECLARED - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: UNDECLARED - type: string 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter MSB_BURST_PEND_PO bound to: 3 - type: integer 
	Parameter MSB_BURST_PEND_PI bound to: 7 - type: integer 
	Parameter MSB_RANK_SEL_I bound to: 15 - type: integer 
	Parameter PHASER_CTL_BUS_WIDTH bound to: 16 - type: integer 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter PHASER_INDEX bound to: 3 - type: integer 
	Parameter L_OF_ARRAY_MODE bound to: ARRAY_MODE_4_X_4 - type: string 
	Parameter L_IF_ARRAY_MODE bound to: ARRAY_MODE_4_X_8 - type: string 
	Parameter L_OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter L_OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter L_FREQ_REF_PERIOD_NS bound to: 1.250000 - type: float 
	Parameter L_MEM_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter L_PHASE_REF_PERIOD_NS bound to: 2.500000 - type: float 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter PO_DCD_CORRECTION bound to: ON - type: string 
	Parameter PO_DCD_SETTING bound to: 3'b111 
	Parameter DQS_AUTO_RECAL bound to: 1 - type: integer 
	Parameter DQS_FIND_PATTERN bound to: 001 - type: string 
	Parameter BITLANES bound to: 12'b000001111100 
	Parameter BITLANES_OUTONLY bound to: 12'b000000000000 
	Parameter PO_DATA_CTL bound to: FALSE - type: string 
	Parameter OSERDES_DATA_RATE bound to: SDR - type: string 
	Parameter OSERDES_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter IDELAYE2_IDELAY_TYPE bound to: VARIABLE - type: string 
	Parameter IDELAYE2_IDELAY_VALUE bound to: 0 - type: integer 
	Parameter IODELAY_GRP bound to: VC707MIG1GB_IODELAY_MIG0 - type: string 
	Parameter FPGA_SPEED_GRADE bound to: 2 - type: integer 
	Parameter TCK bound to: 2500.000000 - type: float 
	Parameter BUS_WIDTH bound to: 12 - type: integer 
	Parameter SYNTHESIS bound to: TRUE - type: string 
	Parameter ISERDES_DQ_DATA_RATE bound to: DDR - type: string 
	Parameter ISERDES_DQ_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ISERDES_DQ_DYN_CLKDIV_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_DYN_CLK_INV_EN bound to: FALSE - type: string 
	Parameter ISERDES_DQ_INIT_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_INIT_Q4 bound to: 1'b0 
	Parameter ISERDES_DQ_INTERFACE_TYPE bound to: MEMORY_DDR3 - type: string 
	Parameter ISERDES_NUM_CE bound to: 2 - type: integer 
	Parameter ISERDES_DQ_IOBDELAY bound to: IFD - type: string 
	Parameter ISERDES_DQ_OFB_USED bound to: FALSE - type: string 
	Parameter ISERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter ISERDES_DQ_SRVAL_Q1 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q2 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q3 bound to: 1'b0 
	Parameter ISERDES_DQ_SRVAL_Q4 bound to: 1'b0 
	Parameter IDELAY_FINEDELAY_USE bound to: FALSE - type: string 
	Parameter OSERDES_DQ_DATA_RATE_OQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_RATE_TQ bound to: SDR - type: string 
	Parameter OSERDES_DQ_DATA_WIDTH bound to: 80'b00000000000000000000000000000000000000000000000000000000000000000000000000000100 
	Parameter OSERDES_DQ_INIT_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_INIT_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_INTERFACE_TYPE bound to: DEFAULT - type: string 
	Parameter OSERDES_DQ_ODELAY_USED bound to: 0 - type: integer 
	Parameter OSERDES_DQ_SERDES_MODE bound to: MASTER - type: string 
	Parameter OSERDES_DQ_SRVAL_OQ bound to: 1'b1 
	Parameter OSERDES_DQ_SRVAL_TQ bound to: 1'b1 
	Parameter OSERDES_DQ_TRISTATE_WIDTH bound to: 1 - type: integer 
	Parameter OSERDES_DQS_DATA_RATE_OQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_DATA_RATE_TQ bound to: DDR - type: string 
	Parameter OSERDES_DQS_TRISTATE_WIDTH bound to: 4 - type: integer 
	Parameter OSERDES_DQS_DATA_WIDTH bound to: 4 - type: integer 
	Parameter ODDR_CLK_EDGE bound to: SAME_EDGE - type: string 
	Parameter OSERDES_TBYTE_CTL bound to: TRUE - type: string 
WARNING: [Synth 8-3848] Net oserdes_dqts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:143]
WARNING: [Synth 8-3848] Net oserdes_dqs_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:144]
WARNING: [Synth 8-3848] Net oserdes_dqsts_buf in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:145]
WARNING: [Synth 8-3848] Net iserdes_dout in module/entity mig_7series_v4_1_ddr_byte_group_io__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v:92]
WARNING: [Synth 8-6014] Unused sequential element ififo_rst_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:307]
WARNING: [Synth 8-3848] Net rclk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:147]
WARNING: [Synth 8-3848] Net pi_iserdes_rst in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:193]
WARNING: [Synth 8-3848] Net pi_fine_overflow in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:195]
WARNING: [Synth 8-3848] Net pi_counter_read_val_w in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:431]
WARNING: [Synth 8-3848] Net dqs_out_of_range in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:198]
WARNING: [Synth 8-3848] Net iserdes_clk in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:275]
WARNING: [Synth 8-3848] Net iserdes_clkdiv in module/entity mig_7series_v4_1_ddr_byte_lane__parameterized6 does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:276]
	Parameter AO_TOGGLE bound to: 1 - type: integer 
	Parameter AO_WRLVL_EN bound to: 0 - type: integer 
	Parameter BURST_MODE bound to: TRUE - type: string 
	Parameter CLK_RATIO bound to: 4 - type: integer 
	Parameter CMD_OFFSET bound to: 8 - type: integer 
	Parameter CO_DURATION bound to: 1 - type: integer 
	Parameter DATA_CTL_A_N bound to: FALSE - type: string 
	Parameter DATA_CTL_B_N bound to: FALSE - type: string 
	Parameter DATA_CTL_C_N bound to: FALSE - type: string 
	Parameter DATA_CTL_D_N bound to: FALSE - type: string 
	Parameter DISABLE_SEQ_MATCH bound to: TRUE - type: string 
	Parameter DI_DURATION bound to: 1 - type: integer 
	Parameter DO_DURATION bound to: 1 - type: integer 
	Parameter EVENTS_DELAY bound to: 18 - type: integer 
	Parameter FOUR_WINDOW_CLOCKS bound to: 63 - type: integer 
	Parameter MULTI_REGION bound to: TRUE - type: string 
	Parameter PHY_COUNT_ENABLE bound to: FALSE - type: string 
	Parameter RD_CMD_OFFSET_0 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_1 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_2 bound to: 10 - type: integer 
	Parameter RD_CMD_OFFSET_3 bound to: 10 - type: integer 
	Parameter RD_DURATION_0 bound to: 6 - type: integer 
	Parameter RD_DURATION_1 bound to: 6 - type: integer 
	Parameter RD_DURATION_2 bound to: 6 - type: integer 
	Parameter RD_DURATION_3 bound to: 6 - type: integer 
	Parameter SYNC_MODE bound to: FALSE - type: string 
	Parameter WR_CMD_OFFSET_0 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_1 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_2 bound to: 8 - type: integer 
	Parameter WR_CMD_OFFSET_3 bound to: 8 - type: integer 
	Parameter WR_DURATION_0 bound to: 7 - type: integer 
	Parameter WR_DURATION_1 bound to: 7 - type: integer 
	Parameter WR_DURATION_2 bound to: 7 - type: integer 
	Parameter WR_DURATION_3 bound to: 7 - type: integer 
INFO: [Synth 8-226] default block is never used [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:1557]
INFO: [Synth 8-4471] merging register 'B_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
INFO: [Synth 8-4471] merging register 'C_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
INFO: [Synth 8-4471] merging register 'D_rst_primitives_reg' into 'A_rst_primitives_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-6014] Unused sequential element B_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:737]
WARNING: [Synth 8-6014] Unused sequential element C_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:738]
WARNING: [Synth 8-6014] Unused sequential element D_rst_primitives_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v:739]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_1_ddr_mc_phy' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1671]
WARNING: [Synth 8-689] width (12) of port connection 'pi_phase_locked_lanes' does not match port width (8) of module 'mig_7series_v4_1_ddr_mc_phy' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1679]
WARNING: [Synth 8-350] instance 'u_ddr_mc_phy' of module 'mig_7series_v4_1_ddr_mc_phy' requires 89 connections, but only 88 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3936] Found unconnected internal register 'byte_sel_data_map_reg' and it is trimmed from '96' to '88' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:731]
WARNING: [Synth 8-3848] Net phy_data_full in module/entity mig_7series_v4_1_ddr_mc_phy_wrapper does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:227]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter BANK_TYPE bound to: HR_IO - type: string 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DQS_BYTE_MAP bound to: 144'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010000001000000011 
	Parameter CTL_BYTE_LANE bound to: 8'b11100100 
	Parameter CTL_BANK bound to: 3'b001 
	Parameter SLOT_1_CONFIG bound to: 8'b00000000 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter tREFI bound to: 7800000 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter WRLVL bound to: ON - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter POC_USE_METASTABLE_SAMP bound to: FALSE - type: string 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter TAPSPERKCLK bound to: 112 - type: integer 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter DQS_FOUND_N_CTL_LANES bound to: 4 - type: integer 
	Parameter DQSFOUND_CAL bound to: LEFT - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter BYPASS_COMPLEX_RDLVL bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter WL_IDLE bound to: 5'b00000 
	Parameter WL_INIT bound to: 5'b00001 
	Parameter WL_INIT_FINE_INC bound to: 5'b00010 
	Parameter WL_INIT_FINE_INC_WAIT1 bound to: 5'b00011 
	Parameter WL_INIT_FINE_INC_WAIT bound to: 5'b00100 
	Parameter WL_INIT_FINE_DEC bound to: 5'b00101 
	Parameter WL_INIT_FINE_DEC_WAIT bound to: 5'b00110 
	Parameter WL_FINE_INC bound to: 5'b00111 
	Parameter WL_WAIT bound to: 5'b01000 
	Parameter WL_EDGE_CHECK bound to: 5'b01001 
	Parameter WL_DQS_CHECK bound to: 5'b01010 
	Parameter WL_DQS_CNT bound to: 5'b01011 
	Parameter WL_2RANK_TAP_DEC bound to: 5'b01100 
	Parameter WL_2RANK_DQS_CNT bound to: 5'b01101 
	Parameter WL_FINE_DEC bound to: 5'b01110 
	Parameter WL_FINE_DEC_WAIT bound to: 5'b01111 
	Parameter WL_CORSE_INC bound to: 5'b10000 
	Parameter WL_CORSE_INC_WAIT bound to: 5'b10001 
	Parameter WL_CORSE_INC_WAIT1 bound to: 5'b10010 
	Parameter WL_CORSE_INC_WAIT2 bound to: 5'b10011 
	Parameter WL_CORSE_DEC bound to: 5'b10100 
	Parameter WL_CORSE_DEC_WAIT bound to: 5'b10101 
	Parameter WL_CORSE_DEC_WAIT1 bound to: 5'b10110 
	Parameter WL_FINE_INC_WAIT bound to: 5'b10111 
	Parameter WL_2RANK_FINAL_TAP bound to: 5'b11000 
	Parameter WL_INIT_FINE_DEC_WAIT1 bound to: 5'b11001 
	Parameter WL_FINE_DEC_WAIT1 bound to: 5'b11010 
	Parameter WL_CORSE_INC_WAIT_TMP bound to: 5'b11011 
	Parameter COARSE_TAPS bound to: 7 - type: integer 
	Parameter FAST_CAL_FINE bound to: 45 - type: integer 
	Parameter FAST_CAL_COARSE bound to: 1 - type: integer 
	Parameter REDO_COARSE bound to: 2 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:797]
WARNING: [Synth 8-5856] 3D RAM wl_corse_cnt_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM wl_dqs_tap_count_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element fast_cal_fine_cnt_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:790]
WARNING: [Synth 8-6014] Unused sequential element fast_cal_coarse_cnt_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:791]
WARNING: [Synth 8-6014] Unused sequential element final_corse_dec_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:792]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_smallest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
INFO: [Synth 8-4471] merging register 'add_largest_reg[0][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[1][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[2][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'add_largest_reg[3][5:0]' into 'add_smallest_reg[0][5:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[1] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[2] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_smallest_reg[3] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:516]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[0] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[1] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[2] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
WARNING: [Synth 8-6014] Unused sequential element add_largest_reg[3] was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:517]
INFO: [Synth 8-4471] merging register 'dqs_wl_po_en_stg2_c_reg' into 'dqs_wl_po_stg2_c_incdec_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:628]
WARNING: [Synth 8-6014] Unused sequential element dqs_wl_po_en_stg2_c_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v:628]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter tCK bound to: 2500 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter TAP_CNT_LIMIT bound to: 63 - type: integer 
	Parameter FREQ_REF_DIV bound to: 1 - type: integer 
	Parameter PHASER_TAP_RES bound to: 19 - type: integer 
	Parameter CALC_TAP_CNT bound to: 350 - type: integer 
	Parameter TAP_CNT bound to: 0 - type: integer 
	Parameter TAP_DEC bound to: 29 - type: integer 
INFO: [Synth 8-4471] merging register 'po_en_stg2_c_reg' into 'po_stg2_c_incdec_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v:162]
WARNING: [Synth 8-6014] Unused sequential element po_en_stg2_c_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v:162]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter nCL bound to: 6 - type: integer 
	Parameter AL bound to: 0 - type: string 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter NUM_DQSFOUND_CAL bound to: 1020 - type: integer 
	Parameter N_CTL_LANES bound to: 4 - type: integer 
	Parameter HIGHEST_LANE bound to: 8 - type: integer 
	Parameter HIGHEST_BANK bound to: 2 - type: integer 
	Parameter BYTE_LANES_B0 bound to: 4'b1111 
	Parameter BYTE_LANES_B1 bound to: 4'b1111 
	Parameter BYTE_LANES_B2 bound to: 4'b0000 
	Parameter BYTE_LANES_B3 bound to: 4'b0000 
	Parameter BYTE_LANES_B4 bound to: 4'b0000 
	Parameter DATA_CTL_B0 bound to: 4'b1111 
	Parameter DATA_CTL_B1 bound to: 4'b0000 
	Parameter DATA_CTL_B2 bound to: 4'b0000 
	Parameter DATA_CTL_B3 bound to: 4'b0000 
	Parameter DATA_CTL_B4 bound to: 4'b0000 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter LATENCY_FACTOR bound to: 13 - type: integer 
	Parameter NUM_READS bound to: 7 - type: integer 
	Parameter DATA_PRESENT bound to: 20'b00000000000000001111 
	Parameter FINE_ADJ_IDLE bound to: 4'b0000 
	Parameter RST_POSTWAIT bound to: 4'b0001 
	Parameter RST_POSTWAIT1 bound to: 4'b0010 
	Parameter RST_WAIT bound to: 4'b0011 
	Parameter FINE_ADJ_INIT bound to: 4'b0100 
	Parameter FINE_INC bound to: 4'b0101 
	Parameter FINE_INC_WAIT bound to: 4'b0110 
	Parameter FINE_INC_PREWAIT bound to: 4'b0111 
	Parameter DETECT_PREWAIT bound to: 4'b1000 
	Parameter DETECT_DQSFOUND bound to: 4'b1001 
	Parameter PRECH_WAIT bound to: 4'b1010 
	Parameter FINE_DEC bound to: 4'b1011 
	Parameter FINE_DEC_WAIT bound to: 4'b1100 
	Parameter FINE_DEC_PREWAIT bound to: 4'b1101 
	Parameter FINAL_WAIT bound to: 4'b1110 
	Parameter FINE_ADJ_DONE bound to: 4'b1111 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:205]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:206]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:207]
WARNING: [Synth 8-6014] Unused sequential element dqsfound_retry_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:690]
WARNING: [Synth 8-3848] Net dqsfound_retry_done in module/entity mig_7series_v4_1_ddr_phy_dqs_found_cal_hr does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v:131]
WARNING: [Synth 8-5974] attribute "use_dsp48" has been deprecated, please use "use_dsp" instead 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter PER_BIT_DESKEW bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter DEBUG_PORT bound to: OFF - type: string 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter OCAL_EN bound to: OFF - type: string 
	Parameter IDELAY_ADJ bound to: OFF - type: string 
	Parameter PI_DIV2_INCDEC bound to: FALSE - type: string 
	Parameter MIN_EYE_SIZE bound to: 16 - type: integer 
	Parameter CAL_PAT_LEN bound to: 8 - type: integer 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter RD_SHIFT_COMP_DELAY bound to: 5 - type: integer 
	Parameter SR_VALID_DELAY bound to: 8 - type: integer 
	Parameter PIPE_WAIT_CNT bound to: 16 - type: integer 
	Parameter DETECT_EDGE_SAMPLE_CNT0 bound to: 12'b000000000001 
	Parameter DETECT_EDGE_SAMPLE_CNT1 bound to: 12'b000000000001 
	Parameter CAL1_IDLE bound to: 6'b000000 
	Parameter CAL1_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter CAL1_STORE_FIRST_WAIT bound to: 6'b000010 
	Parameter CAL1_PAT_DETECT bound to: 6'b000011 
	Parameter CAL1_DQ_IDEL_TAP_INC bound to: 6'b000100 
	Parameter CAL1_DQ_IDEL_TAP_INC_WAIT bound to: 6'b000101 
	Parameter CAL1_DQ_IDEL_TAP_DEC bound to: 6'b000110 
	Parameter CAL1_DQ_IDEL_TAP_DEC_WAIT bound to: 6'b000111 
	Parameter CAL1_DETECT_EDGE bound to: 6'b001000 
	Parameter CAL1_IDEL_INC_CPT bound to: 6'b001001 
	Parameter CAL1_IDEL_INC_CPT_WAIT bound to: 6'b001010 
	Parameter CAL1_CALC_IDEL bound to: 6'b001011 
	Parameter CAL1_IDEL_DEC_CPT bound to: 6'b001100 
	Parameter CAL1_IDEL_DEC_CPT_WAIT bound to: 6'b001101 
	Parameter CAL1_NEXT_DQS bound to: 6'b001110 
	Parameter CAL1_DONE bound to: 6'b001111 
	Parameter CAL1_PB_STORE_FIRST_WAIT bound to: 6'b010000 
	Parameter CAL1_PB_DETECT_EDGE bound to: 6'b010001 
	Parameter CAL1_PB_INC_CPT bound to: 6'b010010 
	Parameter CAL1_PB_INC_CPT_WAIT bound to: 6'b010011 
	Parameter CAL1_PB_DEC_CPT_LEFT bound to: 6'b010100 
	Parameter CAL1_PB_DEC_CPT_LEFT_WAIT bound to: 6'b010101 
	Parameter CAL1_PB_DETECT_EDGE_DQ bound to: 6'b010110 
	Parameter CAL1_PB_INC_DQ bound to: 6'b010111 
	Parameter CAL1_PB_INC_DQ_WAIT bound to: 6'b011000 
	Parameter CAL1_PB_DEC_CPT bound to: 6'b011001 
	Parameter CAL1_PB_DEC_CPT_WAIT bound to: 6'b011010 
	Parameter CAL1_REGL_LOAD bound to: 6'b011011 
	Parameter CAL1_RDLVL_ERR bound to: 6'b011100 
	Parameter CAL1_MPR_NEW_DQS_WAIT bound to: 6'b011101 
	Parameter CAL1_VALID_WAIT bound to: 6'b011110 
	Parameter CAL1_MPR_PAT_DETECT bound to: 6'b011111 
	Parameter CAL1_NEW_DQS_PREWAIT bound to: 6'b100000 
	Parameter CAL1_RD_STOP_FOR_PI_INC bound to: 6'b100001 
	Parameter CAL1_CENTER_WAIT bound to: 6'b100010 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2746]
WARNING: [Synth 8-5856] 3D RAM dlyval_dq_reg_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM idelay_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-5856] 3D RAM rdlvl_dqs_tap_cnt_r_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[0].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[1].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[2].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[3].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[4].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[5].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[6].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element gen_track_left_edge[7].pb_found_first_edge_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2474]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:686]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:687]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_stg1_done_int_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:688]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r1_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:689]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:690]
WARNING: [Synth 8-6014] Unused sequential element rdlvl_last_byte_done_int_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:691]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:940]
WARNING: [Synth 8-6014] Unused sequential element fine_dly_dec_done_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:941]
WARNING: [Synth 8-6014] Unused sequential element regl_rank_done_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:1044]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r2_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2696]
WARNING: [Synth 8-6014] Unused sequential element cal1_state_r3_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:2697]
INFO: [Synth 8-4471] merging register 'cal1_cnt_cpt_timing_r_reg[2:0]' into 'rd_mux_sel_r_reg[2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:610]
WARNING: [Synth 8-6014] Unused sequential element cal1_cnt_cpt_timing_r_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v:610]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter FINE_PER_BIT bound to: OFF - type: string 
	Parameter CENTER_COMP_MODE bound to: OFF - type: string 
	Parameter PI_VAL_ADJ bound to: OFF - type: string 
	Parameter PRBS_IDLE bound to: 6'b000000 
	Parameter PRBS_NEW_DQS_WAIT bound to: 6'b000001 
	Parameter PRBS_PAT_COMPARE bound to: 6'b000010 
	Parameter PRBS_DEC_DQS bound to: 6'b000011 
	Parameter PRBS_DEC_DQS_WAIT bound to: 6'b000100 
	Parameter PRBS_INC_DQS bound to: 6'b000101 
	Parameter PRBS_INC_DQS_WAIT bound to: 6'b000110 
	Parameter PRBS_CALC_TAPS bound to: 6'b000111 
	Parameter PRBS_NEXT_DQS bound to: 6'b001000 
	Parameter PRBS_NEW_DQS_PREWAIT bound to: 6'b001001 
	Parameter PRBS_DONE bound to: 6'b001010 
	Parameter PRBS_CALC_TAPS_PRE bound to: 6'b001011 
	Parameter PRBS_CALC_TAPS_WAIT bound to: 6'b001100 
	Parameter FINE_PI_DEC bound to: 6'b001101 
	Parameter FINE_PI_DEC_WAIT bound to: 6'b001110 
	Parameter FINE_PI_INC bound to: 6'b001111 
	Parameter FINE_PI_INC_WAIT bound to: 6'b010000 
	Parameter FINE_PAT_COMPARE_PER_BIT bound to: 6'b010001 
	Parameter FINE_CALC_TAPS bound to: 6'b010010 
	Parameter FINE_CALC_TAPS_WAIT bound to: 6'b010011 
	Parameter RD_DONE_WAIT_FOR_PI_INC_INC bound to: 6'b010100 
	Parameter RD_DONE_WAIT_FOR_PI_INC_DEC bound to: 6'b010101 
	Parameter NUM_SAMPLES_CNT bound to: 12'b000000001100 
	Parameter NUM_SAMPLES_CNT1 bound to: 12'b000000010100 
	Parameter NUM_SAMPLES_CNT2 bound to: 12'b000000001010 
	Parameter MIN_WIN bound to: 8 - type: integer 
	Parameter MATCH_ALL_ONE bound to: 8'b11111111 
	Parameter MIN_PASS bound to: 8'b00000000 
	Parameter MIN_LEFT bound to: 8'b10000000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:1152]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[0].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[1].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[2].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[3].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:562]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall2_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:563]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_rise3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:564]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[4].mux_rd_fall3_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:565]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:558]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall0_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:559]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_rise1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:560]
WARNING: [Synth 8-6014] Unused sequential element gen_mux_div4.gen_rd_4[5].mux_rd_fall1_r4_reg was removed.  [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v:561]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter TCQ bound to: 100 - type: integer 
	Parameter PRBS_WIDTH bound to: 64 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter VCCO_PAT_EN bound to: 1 - type: integer 
	Parameter VCCAUX_PAT_EN bound to: 1 - type: integer 
	Parameter ISI_PAT_EN bound to: 1 - type: integer 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter PRBS_SEQ_LEN_CYCLES bound to: 128 - type: integer 
	Parameter PRBS_SEQ_LEN_CYCLES_BITS bound to: 7 - type: integer 
	Parameter BRAM_ADDR_WIDTH bound to: 8 - type: integer 
	Parameter BRAM_DATA_WIDTH bound to: 18 - type: integer 
	Parameter BRAM_DEPTH bound to: 256 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v:203]
INFO: [Synth 8-5534] Detected attribute (* RAM_STYLE = "distributed" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v:205]
	Parameter tCK bound to: 2500 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter USE_ODT_PORT bound to: 1 - type: integer 
	Parameter DDR3_VDD_OP_VOLT bound to: 150 - type: string 
	Parameter VREF bound to: EXTERNAL - type: string 
	Parameter PRBS_WIDTH bound to: 8 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter CA_MIRROR bound to: OFF - type: string 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter nCS_PER_RANK bound to: 1 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter CS_WIDTH bound to: 1 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter CKE_WIDTH bound to: 1 - type: integer 
	Parameter DRAM_TYPE bound to: DDR3 - type: string 
	Parameter REG_CTRL bound to: OFF - type: string 
	Parameter ADDR_CMD_MODE bound to: 1T - type: string 
	Parameter CALIB_ROW_ADD bound to: 16'b0000000000000000 
	Parameter CALIB_COL_ADD bound to: 12'b000000000000 
	Parameter CALIB_BA_ADD bound to: 3'b000 
	Parameter AL bound to: 0 - type: string 
	Parameter BURST_MODE bound to: 8 - type: string 
	Parameter BURST_TYPE bound to: SEQ - type: string 
	Parameter nCL bound to: 6 - type: integer 
	Parameter nCWL bound to: 5 - type: integer 
	Parameter tRFC bound to: 160000 - type: integer 
	Parameter REFRESH_TIMER bound to: 5970 - type: integer 
	Parameter REFRESH_TIMER_WIDTH bound to: 13 - type: integer 
	Parameter OUTPUT_DRV bound to: HIGH - type: string 
	Parameter RTT_NOM bound to: 60 - type: string 
	Parameter RTT_WR bound to: OFF - type: string 
	Parameter WRLVL bound to: ON - type: string 
	Parameter DDR2_DQSN_ENABLE bound to: YES - type: string 
	Parameter nSLOTS bound to: 1 - type: integer 
	Parameter SIM_INIT_OPTION bound to: NONE - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter CKE_ODT_AUX bound to: FALSE - type: string 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter TEST_AL bound to: 0 - type: string 
	Parameter FIXED_VICTIM bound to: FALSE - type: string 
	Parameter BYPASS_COMPLEX_OCAL bound to: TRUE - type: string 
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter NUM_STG1_WR_RD bound to: 4 - type: integer 
	Parameter ADDR_INC bound to: 8 - type: integer 
	Parameter RTT_NOM2 bound to: 40 - type: string 
	Parameter RTT_NOM3 bound to: 40 - type: string 
	Parameter RTT_NOM_int bound to: 60 - type: string 
	Parameter BURST4_FLAG bound to: 1'b0 
	Parameter CLK_MEM_PERIOD bound to: 2500 - type: integer 
	Parameter DDR3_RESET_DELAY_NS bound to: 200000 - type: integer 
	Parameter DDR3_CKE_DELAY_NS bound to: 700000 - type: integer 
	Parameter DDR2_CKE_DELAY_NS bound to: 200000 - type: integer 
	Parameter PWRON_RESET_DELAY_CNT bound to: 20 - type: integer 
	Parameter PWRON_CKE_DELAY_CNT bound to: 70 - type: integer 
	Parameter DDR2_INIT_PRE_DELAY_PS bound to: 400000 - type: integer 
	Parameter DDR2_INIT_PRE_CNT bound to: 39 - type: integer 
	Parameter TXPR_DELAY_CNT bound to: 27 - type: integer 
	Parameter TDLLK_TZQINIT_DELAY_CNT bound to: 255 - type: integer 
	Parameter TWR_CYC bound to: 6 - type: integer 
	Parameter CNTNEXT_CMD bound to: 7'b1111111 
	Parameter INIT_CNT_MR2 bound to: 2'b00 
	Parameter INIT_CNT_MR3 bound to: 2'b01 
	Parameter INIT_CNT_MR1 bound to: 2'b10 
	Parameter INIT_CNT_MR0 bound to: 2'b11 
	Parameter INIT_CNT_MR_DONE bound to: 2'b11 
	Parameter REG_RC0 bound to: 8'b00000000 
	Parameter REG_RC1 bound to: 8'b00000001 
	Parameter REG_RC2 bound to: 8'b00000010 
	Parameter REG_RC3 bound to: 8'b00000011 
	Parameter REG_RC4 bound to: 8'b00000100 
	Parameter REG_RC5 bound to: 8'b00000101 
	Parameter FREQUENCY_ENCODING bound to: 4'b0000 
	Parameter REG_RC10 bound to: 8'b10000010 
	Parameter VREF_ENCODING bound to: 1'b0 
	Parameter DDR3_VOLTAGE_ENCODING bound to: 4'b0000 
	Parameter REG_RC11 bound to: 8'b10000011 
	Parameter nAL bound to: 0 - type: integer 
	Parameter CWL_M bound to: 5 - type: integer 
	Parameter PHASELOCKED_TIMEOUT bound to: 16383 - type: integer 
	Parameter TG_TIMER_TIMEOUT bound to: 14'b11111111111111 
	Parameter DQ_PER_DQS bound to: 8 - type: integer 
	Parameter COMPLEX_ROW_CNT_BYTE bound to: 16 - type: integer 
	Parameter COMPLEX_RD bound to: 8 - type: integer 
	Parameter INIT_IDLE bound to: 7'b0000000 
	Parameter INIT_WAIT_CKE_EXIT bound to: 7'b0000001 
	Parameter INIT_LOAD_MR bound to: 7'b0000010 
	Parameter INIT_LOAD_MR_WAIT bound to: 7'b0000011 
	Parameter INIT_ZQCL bound to: 7'b0000100 
	Parameter INIT_WAIT_DLLK_ZQINIT bound to: 7'b0000101 
	Parameter INIT_WRLVL_START bound to: 7'b0000110 
	Parameter INIT_WRLVL_WAIT bound to: 7'b0000111 
	Parameter INIT_WRLVL_LOAD_MR bound to: 7'b0001000 
	Parameter INIT_WRLVL_LOAD_MR_WAIT bound to: 7'b0001001 
	Parameter INIT_WRLVL_LOAD_MR2 bound to: 7'b0001010 
	Parameter INIT_WRLVL_LOAD_MR2_WAIT bound to: 7'b0001011 
	Parameter INIT_RDLVL_ACT bound to: 7'b0001100 
	Parameter INIT_RDLVL_ACT_WAIT bound to: 7'b0001101 
	Parameter INIT_RDLVL_STG1_WRITE bound to: 7'b0001110 
	Parameter INIT_RDLVL_STG1_WRITE_READ bound to: 7'b0001111 
	Parameter INIT_RDLVL_STG1_READ bound to: 7'b0010000 
	Parameter INIT_RDLVL_STG2_READ bound to: 7'b0010001 
	Parameter INIT_RDLVL_STG2_READ_WAIT bound to: 7'b0010010 
	Parameter INIT_PRECHARGE_PREWAIT bound to: 7'b0010011 
	Parameter INIT_PRECHARGE bound to: 7'b0010100 
	Parameter INIT_PRECHARGE_WAIT bound to: 7'b0010101 
	Parameter INIT_DONE bound to: 7'b0010110 
	Parameter INIT_DDR2_PRECHARGE bound to: 7'b0010111 
	Parameter INIT_DDR2_PRECHARGE_WAIT bound to: 7'b0011000 
	Parameter INIT_REFRESH bound to: 7'b0011001 
	Parameter INIT_REFRESH_WAIT bound to: 7'b0011010 
	Parameter INIT_REG_WRITE bound to: 7'b0011011 
	Parameter INIT_REG_WRITE_WAIT bound to: 7'b0011100 
	Parameter INIT_DDR2_MULTI_RANK bound to: 7'b0011101 
	Parameter INIT_DDR2_MULTI_RANK_WAIT bound to: 7'b0011110 
	Parameter INIT_WRCAL_ACT bound to: 7'b0011111 
	Parameter INIT_WRCAL_ACT_WAIT bound to: 7'b0100000 
	Parameter INIT_WRCAL_WRITE bound to: 7'b0100001 
	Parameter INIT_WRCAL_WRITE_READ bound to: 7'b0100010 
	Parameter INIT_WRCAL_READ bound to: 7'b0100011 
	Parameter INIT_WRCAL_READ_WAIT bound to: 7'b0100100 
	Parameter INIT_WRCAL_MULT_READS bound to: 7'b0100101 
	Parameter INIT_PI_PHASELOCK_READS bound to: 7'b0100110 
	Parameter INIT_MPR_RDEN bound to: 7'b0100111 
	Parameter INIT_MPR_WAIT bound to: 7'b0101000 
	Parameter INIT_MPR_READ bound to: 7'b0101001 
	Parameter INIT_MPR_DISABLE_PREWAIT bound to: 7'b0101010 
	Parameter INIT_MPR_DISABLE bound to: 7'b0101011 
	Parameter INIT_MPR_DISABLE_WAIT bound to: 7'b0101100 
	Parameter INIT_OCLKDELAY_ACT bound to: 7'b0101101 
	Parameter INIT_OCLKDELAY_ACT_WAIT bound to: 7'b0101110 
	Parameter INIT_OCLKDELAY_WRITE bound to: 7'b0101111 
	Parameter INIT_OCLKDELAY_WRITE_WAIT bound to: 7'b0110000 
	Parameter INIT_OCLKDELAY_READ bound to: 7'b0110001 
	Parameter INIT_OCLKDELAY_READ_WAIT bound to: 7'b0110010 
	Parameter INIT_REFRESH_RNK2_WAIT bound to: 7'b0110011 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE bound to: 7'b0110100 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_WAIT bound to: 7'b0110101 
	Parameter INIT_RDLVL_COMPLEX_ACT bound to: 7'b0110110 
	Parameter INIT_RDLVL_COMPLEX_ACT_WAIT bound to: 7'b0110111 
	Parameter INIT_RDLVL_COMPLEX_READ bound to: 7'b0111000 
	Parameter INIT_RDLVL_COMPLEX_READ_WAIT bound to: 7'b0111001 
	Parameter INIT_RDLVL_COMPLEX_PRECHARGE_PREWAIT bound to: 7'b0111010 
	Parameter INIT_OCAL_COMPLEX_ACT bound to: 7'b0111011 
	Parameter INIT_OCAL_COMPLEX_ACT_WAIT bound to: 7'b0111100 
	Parameter INIT_OCAL_COMPLEX_WRITE_WAIT bound to: 7'b0111101 
	Parameter INIT_OCAL_COMPLEX_RESUME_WAIT bound to: 7'b0111110 
	Parameter INIT_OCAL_CENTER_ACT bound to: 7'b0111111 
	Parameter INIT_OCAL_CENTER_WRITE bound to: 7'b1000000 
	Parameter INIT_OCAL_CENTER_WRITE_WAIT bound to: 7'b1000001 
	Parameter INIT_OCAL_CENTER_ACT_WAIT bound to: 7'b1000010 
	Parameter INIT_RDLVL_COMPLEX_PI_WAIT bound to: 7'b1000011 
	Parameter INIT_SKIP_CALIB_WAIT bound to: 7'b1000100 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:556]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:557]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:558]
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:559]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:598]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:599]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma parallel_case detected. Simulation mismatch may occur [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1980]
INFO: [Synth 8-3536] HDL ADVISOR - Pragma full_case detected. Simulation mismatch may occur [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1980]
INFO: [Synth 8-226] default block is never used [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:5273]
WARNING: [Synth 8-3936] Found unconnected internal register 'rdlvl_start_dly0_r_reg' and it is trimmed from '16' to '15' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1228]
WARNING: [Synth 8-3936] Found unconnected internal register 'wrcal_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1230]
WARNING: [Synth 8-3936] Found unconnected internal register 'oclkdelay_start_dly_r_reg' and it is trimmed from '16' to '15' bits. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1232]
INFO: [Synth 8-4471] merging register 'prech_done_r1_reg' into 'prech_done_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:1303]
INFO: [Synth 8-4471] merging register 'calib_cmd_wren_reg' into 'calib_ctl_wren_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4229]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr2_r_reg[1][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[1][1:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[1].mr1_r_reg[1][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[1][2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr2_r_reg[2][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[2][1:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[2].mr1_r_reg[2][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[2][2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr2_r_reg[3][1:0]' into 'gen_single_slot_odt.tmp_mr2_r_reg[3][1:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4248]
INFO: [Synth 8-4471] merging register 'gen_rnk[3].mr1_r_reg[3][2:0]' into 'gen_single_slot_odt.tmp_mr1_r_reg[3][2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:4249]
WARNING: [Synth 8-3848] Net calib_aux_out in module/entity mig_7series_v4_1_ddr_phy_init does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v:276]
WARNING: [Synth 8-350] instance 'u_ddr_phy_init' of module 'mig_7series_v4_1_ddr_phy_init' requires 131 connections, but only 130 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:1367]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter CLK_PERIOD bound to: 10000 - type: integer 
	Parameter DQ_WIDTH bound to: 32 - type: integer 
	Parameter DQS_CNT_WIDTH bound to: 2 - type: integer 
	Parameter DQS_WIDTH bound to: 4 - type: integer 
	Parameter DRAM_WIDTH bound to: 8 - type: integer 
	Parameter PRE_REV3ES bound to: OFF - type: string 
	Parameter SIM_CAL_OPTION bound to: NONE - type: string 
	Parameter RD_SHIFT_LEN bound to: 1 - type: integer 
	Parameter NUM_READS bound to: 2 - type: integer 
	Parameter RDEN_WAIT_CNT bound to: 12 - type: integer 
	Parameter COARSE_CNT bound to: 3 - type: integer 
	Parameter FINE_CNT bound to: 22 - type: integer 
	Parameter CAL2_IDLE bound to: 4'b0000 
	Parameter CAL2_READ_WAIT bound to: 4'b0001 
	Parameter CAL2_NEXT_DQS bound to: 4'b0010 
	Parameter CAL2_WRLVL_WAIT bound to: 4'b0011 
	Parameter CAL2_IFIFO_RESET bound to: 4'b0100 
	Parameter CAL2_DQ_IDEL_DEC bound to: 4'b0101 
	Parameter CAL2_DONE bound to: 4'b0110 
	Parameter CAL2_SANITY_WAIT bound to: 4'b0111 
	Parameter CAL2_ERR bound to: 4'b1000 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:1130]
INFO: [Synth 8-4471] merging register 'rd_mux_sel_r_reg[2:0]' into 'po_stg2_wrcal_cnt_reg[2:0]' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:438]
WARNING: [Synth 8-3848] Net i in module/entity mig_7series_v4_1_ddr_phy_wrcal does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v:155]
	Parameter SKIP_CALIB bound to: FALSE - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter TEMP_INCDEC bound to: 1465 - type: integer 
	Parameter TEMP_HYST bound to: 1 - type: integer 
	Parameter TEMP_MIN_LIMIT bound to: 12'b100010101100 
	Parameter TEMP_MAX_LIMIT bound to: 12'b110010100100 
	Parameter HYST_OFFSET bound to: 8 - type: integer 
	Parameter TEMP_INCDEC_OFFSET bound to: 119 - type: integer 
	Parameter IDLE bound to: 11'b00000000001 
	Parameter INIT bound to: 11'b00000000010 
	Parameter FOUR_INC bound to: 11'b00000000100 
	Parameter THREE_INC bound to: 11'b00000001000 
	Parameter TWO_INC bound to: 11'b00000010000 
	Parameter ONE_INC bound to: 11'b00000100000 
	Parameter NEUTRAL bound to: 11'b00001000000 
	Parameter ONE_DEC bound to: 11'b00010000000 
	Parameter TWO_DEC bound to: 11'b00100000000 
	Parameter THREE_DEC bound to: 11'b01000000000 
	Parameter FOUR_DEC bound to: 11'b10000000000 
INFO: [Synth 8-4471] merging register 'skip_calib_tap_off.skip_cal_tempmon_samp_en_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:2262]
INFO: [Synth 8-4471] merging register 'wrlvl_final_mux_reg' into 'skip_calib_tap_off.calib_tap_req_reg' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:834]
WARNING: [Synth 8-3848] Net dbg_skip_cal in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:673]
WARNING: [Synth 8-3848] Net coarse_dec_err in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:662]
WARNING: [Synth 8-3848] Net dbg_poc in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:335]
WARNING: [Synth 8-3848] Net lim_done in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:620]
WARNING: [Synth 8-3848] Net lim2init_write_request in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:619]
WARNING: [Synth 8-3848] Net complex_ocal_num_samples_done_r in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:533]
WARNING: [Synth 8-3848] Net complex_ocal_rd_victim_sel in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:534]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_start in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:597]
WARNING: [Synth 8-3848] Net oclk_center_write_resume in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:615]
WARNING: [Synth 8-3848] Net oclkdelay_center_calib_done in module/entity mig_7series_v4_1_ddr_calib_top does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v:616]
WARNING: [Synth 8-689] width (12) of port connection 'pi_dqs_found_lanes' does not match port width (8) of module 'mig_7series_v4_1_ddr_calib_top' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v:1340]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter CWL bound to: 5 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter REG_CTRL bound to: ON - type: string 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter CWL_M bound to: 6 - type: integer 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter ADDR_WIDTH bound to: 28 - type: integer 
	Parameter BANK_WIDTH bound to: 3 - type: integer 
	Parameter COL_WIDTH bound to: 10 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter RANK_WIDTH bound to: 1 - type: integer 
	Parameter ROW_WIDTH bound to: 14 - type: integer 
	Parameter RANKS bound to: 1 - type: integer 
	Parameter MEM_ADDR_ORDER bound to: BANK_ROW_COLUMN - type: string 
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter APP_MASK_WIDTH bound to: 32 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ECC_TEST bound to: OFF - type: string 
	Parameter CWL bound to: 6 - type: integer 
	Parameter PNTR_RAM_CNT bound to: 2 - type: integer 
	Parameter WR_BUF_WIDTH bound to: 288 - type: integer 
	Parameter FULL_RAM_CNT bound to: 48 - type: integer 
	Parameter REMAINDER bound to: 0 - type: integer 
	Parameter RAM_CNT bound to: 48 - type: integer 
	Parameter RAM_WIDTH bound to: 288 - type: integer 
WARNING: [Synth 8-567] referenced signal 'write_data_control.wr_data_addr_le' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:284]
WARNING: [Synth 8-567] referenced signal 'write_data_control.wb_wr_data_addr_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:297]
WARNING: [Synth 8-567] referenced signal 'write_data_control.wr_data_addr_le' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:297]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:342]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:380]
WARNING: [Synth 8-567] referenced signal 'wr_req_counter.wr_req_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v:376]
	Parameter TCQ bound to: 100 - type: integer 
	Parameter APP_DATA_WIDTH bound to: 256 - type: integer 
	Parameter DATA_BUF_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter ECC bound to: OFF - type: string 
	Parameter nCK_PER_CLK bound to: 4 - type: integer 
	Parameter ORDERING bound to: NORM - type: string 
	Parameter RD_BUF_WIDTH bound to: 256 - type: integer 
	Parameter FULL_RAM_CNT bound to: 42 - type: integer 
	Parameter REMAINDER bound to: 4 - type: integer 
	Parameter RAM_CNT bound to: 43 - type: integer 
	Parameter RAM_WIDTH bound to: 258 - type: integer 
WARNING: [Synth 8-567] referenced signal 'rd_buf_indx.upd_rd_buf_indx' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:181]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:327]
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:406]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_cnt_r' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.free_rd_buf' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_minus_one' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.occ_plus_one' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:403]
WARNING: [Synth 8-567] referenced signal 'not_strict_mode.rd_data_buf_addr_r_lcl' should be on the sensitivity list [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v:432]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_S_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_S_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_S_AXI_SUPPORTS_NARROW_BURST bound to: 0 - type: integer 
	Parameter C_S_AXI_REG_EN0 bound to: 20'b00000000000000000000 
	Parameter C_S_AXI_REG_EN1 bound to: 20'b00000000000000000000 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_AXSIZE bound to: 5 - type: integer 
	Parameter P_D1_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D1_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_USE_UPSIZER bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D2_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter P_D3_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter P_UPSIZER_PACKING_LEVEL bound to: 2 - type: integer 
	Parameter P_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter P_SINGLE_THREAD bound to: 0 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_AXI_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_AXI_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXI_SUPPORTS_USER_SIGNALS bound to: 0 - type: integer 
	Parameter C_AXI_AWUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_ARUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_WUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_RUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_AXI_BUSER_WIDTH bound to: 1 - type: integer 
	Parameter C_REG_CONFIG_AW bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_W bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_B bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_AR bound to: 0 - type: integer 
	Parameter C_REG_CONFIG_R bound to: 0 - type: integer 
	Parameter C_AWUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_AWUSER_LEN bound to: 0 - type: integer 
	Parameter C_AWQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_AWQOS_LEN bound to: 4 - type: integer 
	Parameter C_AWREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_AWREGION_LEN bound to: 4 - type: integer 
	Parameter C_AWPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_AWPROT_LEN bound to: 3 - type: integer 
	Parameter C_AWCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_AWCACHE_LEN bound to: 4 - type: integer 
	Parameter C_AWLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_AWLOCK_LEN bound to: 2 - type: integer 
	Parameter C_AWBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_AWBURST_LEN bound to: 2 - type: integer 
	Parameter C_AWSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_AWSIZE_LEN bound to: 3 - type: integer 
	Parameter C_AWLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_AWLEN_LEN bound to: 8 - type: integer 
	Parameter C_AWADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_AWADDR_LEN bound to: 29 - type: integer 
	Parameter C_AWID_RIGHT bound to: 59 - type: integer 
	Parameter C_AWID_LEN bound to: 4 - type: integer 
	Parameter C_AW_SIZE bound to: 63 - type: integer 
	Parameter C_WUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_WUSER_LEN bound to: 0 - type: integer 
	Parameter C_WLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_WLAST_LEN bound to: 1 - type: integer 
	Parameter C_WSTRB_RIGHT bound to: 1 - type: integer 
	Parameter C_WSTRB_LEN bound to: 32 - type: integer 
	Parameter C_WDATA_RIGHT bound to: 33 - type: integer 
	Parameter C_WDATA_LEN bound to: 256 - type: integer 
	Parameter C_WID_RIGHT bound to: 289 - type: integer 
	Parameter C_WID_LEN bound to: 4 - type: integer 
	Parameter C_W_SIZE bound to: 293 - type: integer 
	Parameter C_BUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_BUSER_LEN bound to: 0 - type: integer 
	Parameter C_BRESP_RIGHT bound to: 0 - type: integer 
	Parameter C_BRESP_LEN bound to: 2 - type: integer 
	Parameter C_BID_RIGHT bound to: 2 - type: integer 
	Parameter C_BID_LEN bound to: 4 - type: integer 
	Parameter C_B_SIZE bound to: 6 - type: integer 
	Parameter C_ARUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_ARUSER_LEN bound to: 0 - type: integer 
	Parameter C_ARQOS_RIGHT bound to: 0 - type: integer 
	Parameter C_ARQOS_LEN bound to: 4 - type: integer 
	Parameter C_ARREGION_RIGHT bound to: 4 - type: integer 
	Parameter C_ARREGION_LEN bound to: 4 - type: integer 
	Parameter C_ARPROT_RIGHT bound to: 8 - type: integer 
	Parameter C_ARPROT_LEN bound to: 3 - type: integer 
	Parameter C_ARCACHE_RIGHT bound to: 11 - type: integer 
	Parameter C_ARCACHE_LEN bound to: 4 - type: integer 
	Parameter C_ARLOCK_RIGHT bound to: 15 - type: integer 
	Parameter C_ARLOCK_LEN bound to: 2 - type: integer 
	Parameter C_ARBURST_RIGHT bound to: 17 - type: integer 
	Parameter C_ARBURST_LEN bound to: 2 - type: integer 
	Parameter C_ARSIZE_RIGHT bound to: 19 - type: integer 
	Parameter C_ARSIZE_LEN bound to: 3 - type: integer 
	Parameter C_ARLEN_RIGHT bound to: 22 - type: integer 
	Parameter C_ARLEN_LEN bound to: 8 - type: integer 
	Parameter C_ARADDR_RIGHT bound to: 30 - type: integer 
	Parameter C_ARADDR_LEN bound to: 29 - type: integer 
	Parameter C_ARID_RIGHT bound to: 59 - type: integer 
	Parameter C_ARID_LEN bound to: 4 - type: integer 
	Parameter C_AR_SIZE bound to: 63 - type: integer 
	Parameter C_RUSER_RIGHT bound to: 0 - type: integer 
	Parameter C_RUSER_LEN bound to: 0 - type: integer 
	Parameter C_RLAST_RIGHT bound to: 0 - type: integer 
	Parameter C_RLAST_LEN bound to: 1 - type: integer 
	Parameter C_RRESP_RIGHT bound to: 1 - type: integer 
	Parameter C_RRESP_LEN bound to: 2 - type: integer 
	Parameter C_RDATA_RIGHT bound to: 3 - type: integer 
	Parameter C_RDATA_LEN bound to: 256 - type: integer 
	Parameter C_RID_RIGHT bound to: 259 - type: integer 
	Parameter C_RID_LEN bound to: 4 - type: integer 
	Parameter C_R_SIZE bound to: 263 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* iob = "false" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_register_slice.v:206]
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 63 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 293 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 6 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_FAMILY bound to: virtex7 - type: string 
	Parameter C_DATA_WIDTH bound to: 263 - type: integer 
	Parameter C_REG_CONFIG bound to: 0 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter P_CMD_WRITE_BYTES bound to: 3'b011 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/axi/mig_7series_v4_1_axi_mc_incr_cmd.v:126]
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 0 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_ECC bound to: OFF - type: string 
	Parameter SM_FIRST_DATA bound to: 1'b0 
	Parameter SM_SECOND_DATA bound to: 1'b1 
WARNING: [Synth 8-3848] Net cmd_wr_bytes in module/entity mig_7series_v4_1_axi_mc_w_channel does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/axi/mig_7series_v4_1_axi_mc_w_channel.v:96]
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter P_WIDTH bound to: 4 - type: integer 
	Parameter P_DEPTH bound to: 8 - type: integer 
	Parameter P_AWIDTH bound to: 3 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter B_RESP_PERF bound to: 1'b1 
	Parameter C_WIDTH bound to: 4 - type: integer 
	Parameter C_AWIDTH bound to: 3 - type: integer 
	Parameter C_DEPTH bound to: 8 - type: integer 
	Parameter C_EMPTY bound to: 4'b1111 
	Parameter C_EMPTY_PRE bound to: 3'b000 
	Parameter C_FULL bound to: 3'b111 
	Parameter C_FULL_PRE bound to: 3'b110 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter P_CMD_WRITE bound to: 3'b000 
	Parameter P_CMD_READ bound to: 3'b001 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 4 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_MC_BURST_MASK bound to: 28'b1111111111111111111111111000 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 8 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_AXSIZE bound to: 5 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter P_AXLEN_WIDTH bound to: 4 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_MC_RD_INST bound to: 1 - type: integer 
	Parameter C_ID_WIDTH bound to: 4 - type: integer 
	Parameter C_DATA_WIDTH bound to: 256 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_ADDR_WIDTH bound to: 29 - type: integer 
	Parameter C_MC_nCK_PER_CLK bound to: 2 - type: integer 
	Parameter C_MC_BURST_MODE bound to: 8 - type: string 
	Parameter P_WIDTH bound to: 7 - type: integer 
	Parameter P_DEPTH bound to: 30 - type: integer 
	Parameter P_AWIDTH bound to: 5 - type: integer 
	Parameter P_D_WIDTH bound to: 257 - type: integer 
	Parameter P_D_DEPTH bound to: 32 - type: integer 
	Parameter P_D_AWIDTH bound to: 5 - type: integer 
	Parameter P_OKAY bound to: 2'b00 
	Parameter P_EXOKAY bound to: 2'b01 
	Parameter P_SLVERR bound to: 2'b10 
	Parameter P_DECERR bound to: 2'b11 
	Parameter ZERO bound to: 2'b10 
	Parameter ONE bound to: 2'b11 
	Parameter TWO bound to: 2'b01 
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v:189]
	Parameter C_WIDTH bound to: 257 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 32 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11111 
	Parameter C_FULL_PRE bound to: 5'b11110 
	Parameter C_WIDTH bound to: 7 - type: integer 
	Parameter C_AWIDTH bound to: 5 - type: integer 
	Parameter C_DEPTH bound to: 30 - type: integer 
	Parameter C_EMPTY bound to: 6'b111111 
	Parameter C_EMPTY_PRE bound to: 5'b00000 
	Parameter C_FULL bound to: 5'b11101 
	Parameter C_FULL_PRE bound to: 5'b11100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v:315]
	Parameter C_MC_ADDR_WIDTH bound to: 28 - type: integer 
	Parameter C_MC_BURST_LEN bound to: 1 - type: integer 
	Parameter C_AXI_WR_STARVE_LIMIT bound to: 256 - type: integer 
	Parameter C_AXI_STARVE_CNT_WIDTH bound to: 8 - type: integer 
	Parameter C_RD_WR_ARB_ALGORITHM bound to: RD_PRI_REG - type: string 
WARNING: [Synth 8-3848] Net error in module/entity mig_7series_v4_1_memc_ui_top_axi does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_axi.v:555]
WARNING: [Synth 8-3848] Net app_correct_en_i in module/entity mig_7series_v4_1_memc_ui_top_axi does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_axi.v:500]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awvalid in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:754]
WARNING: [Synth 8-3848] Net s_axi_ctrl_awaddr in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:756]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wvalid in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:758]
WARNING: [Synth 8-3848] Net s_axi_ctrl_wdata in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:760]
WARNING: [Synth 8-3848] Net s_axi_ctrl_bready in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:763]
WARNING: [Synth 8-3848] Net s_axi_ctrl_arvalid in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:766]
WARNING: [Synth 8-3848] Net s_axi_ctrl_araddr in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:768]
WARNING: [Synth 8-3848] Net s_axi_ctrl_rready in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:771]
WARNING: [Synth 8-3848] Net device_temp_i in module/entity vc707mig1gb_mig does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/vc707mig1gb_mig.v:784]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_rdata' does not match port width (256) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:301937]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_araddr' does not match port width (29) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:301949]
WARNING: [Synth 8-689] width (8) of port connection 's_axi_wstrb' does not match port width (32) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:301958]
WARNING: [Synth 8-689] width (64) of port connection 's_axi_wdata' does not match port width (256) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:301959]
WARNING: [Synth 8-689] width (30) of port connection 's_axi_awaddr' does not match port width (29) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:301969]
WARNING: [Synth 8-689] width (8) of port connection 'ddr3_dqs_p' does not match port width (4) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:301984]
WARNING: [Synth 8-689] width (8) of port connection 'ddr3_dqs_n' does not match port width (4) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:301985]
WARNING: [Synth 8-689] width (64) of port connection 'ddr3_dq' does not match port width (32) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:301986]
WARNING: [Synth 8-689] width (8) of port connection 'ddr3_dm' does not match port width (4) of module 'vc707mig1gb' [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:301988]
WARNING: [Synth 8-350] instance 'blackbox' of module 'vc707mig1gb' requires 67 connections, but only 66 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:301932]
	Parameter RESET_VALUE bound to: 1 - type: integer 
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
WARNING: [Synth 8-3848] Net spi_cs in module/entity sdio_spi_bridge does not have driver. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/sdio.v:16]
WARNING: [Synth 8-350] instance 'sdio_spi_bridge' of module 'sdio_spi_bridge' requires 9 connections, but only 8 given [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/libresilicon.soc.SauMauPingMIA702Config.v:314215]
WARNING: [Synth 8-3917] design SauMauPingMIA702 has port led_4 driven by constant 0
WARNING: [Synth 8-3917] design SauMauPingMIA702 has port led_5 driven by constant 0
WARNING: [Synth 8-3917] design SauMauPingMIA702 has port led_6 driven by constant 0
WARNING: [Synth 8-3917] design SauMauPingMIA702 has port led_7 driven by constant 0
WARNING: [Synth 8-3917] design SauMauPingMIA702 has port uart_rtsn driven by constant 0
WARNING: [Synth 8-3331] design sdio_spi_bridge has unconnected port sd_dat[2]
WARNING: [Synth 8-3331] design sdio_spi_bridge has unconnected port sd_dat[1]
WARNING: [Synth 8-3331] design sdio_spi_bridge has unconnected port spi_dq_o[3]
WARNING: [Synth 8-3331] design sdio_spi_bridge has unconnected port spi_dq_o[2]
WARNING: [Synth 8-3331] design sdio_spi_bridge has unconnected port spi_dq_o[1]
WARNING: [Synth 8-3331] design JtagBypassChain has unconnected port reset
WARNING: [Synth 8-3331] design JtagBypassChain has unconnected port io_chainIn_update
WARNING: [Synth 8-3331] design CaptureUpdateChain_2 has unconnected port reset
WARNING: [Synth 8-3331] design CaptureChain has unconnected port reset
WARNING: [Synth 8-3331] design CaptureChain has unconnected port io_chainIn_update
WARNING: [Synth 8-3331] design CaptureUpdateChain_1 has unconnected port reset
WARNING: [Synth 8-3331] design CaptureUpdateChain has unconnected port reset
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_r_channel has unconnected port mc_app_rd_last
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axlen[7]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axlen[6]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axlen[5]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axlen[4]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axsize[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axsize[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd__parameterized0 has unconnected port axsize[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_incr_cmd__parameterized0 has unconnected port axsize[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_incr_cmd__parameterized0 has unconnected port axsize[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_incr_cmd__parameterized0 has unconnected port axsize[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_cmd_translator__parameterized0 has unconnected port axburst[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arlock[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arlock[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arcache[3]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arcache[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arcache[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arcache[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arprot[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arprot[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_ar_channel has unconnected port arprot[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_b_channel has unconnected port b_resp_rdy
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_w_channel has unconnected port cmd_wr_bytes
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_w_channel has unconnected port awvalid
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_w_channel has unconnected port w_ignore_begin
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_w_channel has unconnected port w_ignore_end
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axlen[7]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axlen[6]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axlen[5]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axlen[4]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axsize[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axsize[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_wrap_cmd has unconnected port axsize[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_incr_cmd has unconnected port axsize[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_incr_cmd has unconnected port axsize[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_incr_cmd has unconnected port axsize[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_cmd_translator has unconnected port axburst[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awlock[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awlock[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awcache[3]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awcache[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awcache[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awcache[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awprot[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awprot[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port awprot[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_axi_mc_aw_channel has unconnected port cmd_wr_bytes
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axic_register_slice__parameterized2 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axic_register_slice__parameterized2 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axic_register_slice has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axic_register_slice has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axic_register_slice__parameterized1 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axic_register_slice__parameterized1 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axic_register_slice__parameterized0 has unconnected port ACLK
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axic_register_slice__parameterized0 has unconnected port ARESET
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axi_register_slice has unconnected port S_AXI_AWUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axi_register_slice has unconnected port S_AXI_WUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axi_register_slice has unconnected port S_AXI_ARUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axi_register_slice has unconnected port M_AXI_BUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_axi_register_slice has unconnected port M_AXI_RUSER[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_multiple[7]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_multiple[6]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_multiple[5]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_multiple[4]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_multiple[3]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_multiple[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_multiple[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_multiple[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_single[7]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_single[6]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_single[5]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_single[4]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_single[3]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_single[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_single[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_rd_data has unconnected port ecc_single[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_wr_data has unconnected port app_raw_not_ecc[7]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_wr_data has unconnected port app_raw_not_ecc[6]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_wr_data has unconnected port app_raw_not_ecc[5]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_wr_data has unconnected port app_raw_not_ecc[4]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_wr_data has unconnected port app_raw_not_ecc[3]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_wr_data has unconnected port app_raw_not_ecc[2]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_wr_data has unconnected port app_raw_not_ecc[1]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_wr_data has unconnected port app_raw_not_ecc[0]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_top has unconnected port wr_data_addr[4]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ui_top has unconnected port accept
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_phy_tempmon has unconnected port calib_device_temp[11]
WARNING: [Synth 8-3331] design mig_7series_v4_1_ddr_phy_tempmon has unconnected port calib_device_temp[10]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 7845.020 ; gain = 0.000 ; free physical = 3149 ; free virtual = 20707
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:auxout_clk to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:idelayctrl_refclk to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[639] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[638] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[637] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[636] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[635] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[634] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[633] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[632] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[631] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[630] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[629] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[628] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[627] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[626] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[625] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[624] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[623] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[622] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[621] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[620] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[619] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[618] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[617] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[616] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[615] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[614] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[613] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[612] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[607] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[606] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[605] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[604] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[599] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[598] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[597] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[596] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[591] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[590] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[589] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[588] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[583] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[582] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[581] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[580] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[575] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[574] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[573] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[572] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[571] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[570] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[569] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[568] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[567] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[566] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[565] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[564] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[563] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[562] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[561] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[560] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[559] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[558] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[557] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[556] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[551] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[550] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[549] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[548] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[543] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[542] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[541] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[540] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[519] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[518] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[517] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[516] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[511] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[510] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[509] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[508] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[503] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[502] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[501] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[500] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[495] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[494] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[493] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[492] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[491] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[490] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[489] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[488] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[487] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[486] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[485] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[484] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[479] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
WARNING: [Synth 8-3295] tying undriven pin u_ddr_mc_phy:phy_dout[478] to constant 0 [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v:1579]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 7845.020 ; gain = 0.000 ; free physical = 3306 ; free virtual = 20865
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:56 ; elapsed = 00:00:57 . Memory (MB): peak = 7845.020 ; gain = 0.000 ; free physical = 3306 ; free virtual = 20865
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 221 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-35] Removing redundant IBUF, vc707_sys_clock_mmcm0/inst/clkin1_ibufg, from the path connected to top-level port: sys_diff_clock_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Opt 31-35] Removing redundant IBUF, vc707_sys_clock_mmcm1/inst/clkin1_ibufg, from the path connected to top-level port: sys_diff_clock_clk_p 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 49 OBUFs to IO ports without IO buffers.
WARNING: [Constraints 18-549] Could not create 'SLEW' constraint because cell 'dut_/xilinxvc707mig_1/island/blackbox/u_vc707mig1gb_mig/u_memc_ui_top_axi/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ddr_ck_gen_loop[0].ddr_ck_gen.ddr_ck_obuf' is not directly connected to top level port. 'SLEW' is ignored by Vivado but preserved inside the database. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v:792]
Resolution: It is recommended to apply the I/O constraint directly to the top level port instead of applying the constraint to the cell connected to the port.

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/constraints/vc707mig1gb.xdc] for cell 'dut_/xilinxvc707mig_1/island/blackbox'
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/constraints/vc707mig1gb.xdc:481]
WARNING: [Designutils 20-1567] Use of 'set_multicycle_path' with '-hold' is not supported by synthesis. The constraint will not be passed to synthesis. [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/constraints/vc707mig1gb.xdc:488]
Finished Parsing XDC File [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/constraints/vc707mig1gb.xdc] for cell 'dut_/xilinxvc707mig_1/island/blackbox'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707mig1gb/vc707mig1gb/user_design/constraints/vc707mig1gb.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SauMauPingMIA702_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SauMauPingMIA702_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_board.xdc] for cell 'vc707_sys_clock_mmcm1/inst'
Finished Parsing XDC File [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1_board.xdc] for cell 'vc707_sys_clock_mmcm1/inst'
Parsing XDC File [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xdc] for cell 'vc707_sys_clock_mmcm1/inst'
Finished Parsing XDC File [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xdc] for cell 'vc707_sys_clock_mmcm1/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm1/vc707_sys_clock_mmcm1.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SauMauPingMIA702_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SauMauPingMIA702_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_board.xdc] for cell 'vc707_sys_clock_mmcm0/inst'
Finished Parsing XDC File [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2_board.xdc] for cell 'vc707_sys_clock_mmcm0/inst'
Parsing XDC File [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xdc] for cell 'vc707_sys_clock_mmcm0/inst'
Finished Parsing XDC File [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xdc] for cell 'vc707_sys_clock_mmcm0/inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/leviathan/SauMauPing1/vivado/mia702/mia702.srcs/sources_1/ip/vc707_sys_clock_mmcm2/vc707_sys_clock_mmcm2.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/SauMauPingMIA702_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/SauMauPingMIA702_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
INFO: [Timing 38-2] Deriving generated clocks
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 134 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 2 instances
  IOBUFDS_DIFF_OUT_INTERMDISABLE => IOBUFDS_DIFF_OUT_INTERMDISABLE (IBUFDS_INTERMDISABLE_INT, IBUFDS_INTERMDISABLE_INT, INV, OBUFTDS, OBUFTDS): 4 instances
  IOBUF_INTERMDISABLE => IOBUF_INTERMDISABLE (IBUF_INTERMDISABLE, OBUFT): 32 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 96 instances

RTL Elaboration Complete:  : Time (s): cpu = 00:02:16 ; elapsed = 00:01:48 . Memory (MB): peak = 8323.918 ; gain = 478.898 ; free physical = 2840 ; free virtual = 20421
290 Infos, 583 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:16 ; elapsed = 00:01:48 . Memory (MB): peak = 8323.918 ; gain = 478.898 ; free physical = 2840 ; free virtual = 20421
exit
INFO: [Common 17-206] Exiting Vivado at Fri Jun 29 03:24:29 2018...
