//! Automatically rewritten from C Header to Rust Module
//! Source: include/dt-bindings/clock/bcm-sr.h
#![no_std]
#![allow(non_camel_case_types)]
#![allow(non_snake_case)]
#![allow(non_upper_case_globals)]
#![allow(dead_code)]
#![allow(unused_variables)]
#![allow(unused_mut)]

use core::ffi::*;

// --- Linux Kernel Primitives Prelude ---
pub type uid_t = u32;
pub type gid_t = u32;
pub type uid16_t = u16;
pub type gid16_t = u16;
pub type pid_t = i32;
pub type mode_t = u32;
pub type umode_t = u16;
pub type nlink_t = u32;
pub type off_t = i64;
pub type loff_t = i64;
pub type dev_t = u32;
pub type ino_t = u64;
pub type size_t = usize;
pub type ssize_t = isize;
pub type uintptr_t = usize;
pub type intptr_t = isize;
pub type ptrdiff_t = isize;
pub type clockid_t = i32;
pub type timer_t = i32;
pub type time64_t = i64;
pub type atomic_t = core::sync::atomic::AtomicI32;
pub type atomic64_t = core::sync::atomic::AtomicI64;
// ---------------------------------------


//
// BSD LICENSE
//
// Copyright(c) 2017 Broadcom. All rights reserved.
//
// Redistribution and use in source and binary forms, with or without
// modification, are permitted provided that the following conditions
// are met:
//
// * Redistributions of source code must retain the above copyright
// notice, this list of conditions and the following disclaimer.
// * Redistributions in binary form must reproduce the above copyright
// notice, this list of conditions and the following disclaimer in
// the documentation and/or other materials provided with the
// distribution.
// * Neither the name of Broadcom Corporation nor the names of its
// contributors may be used to endorse or promote products derived
// from this software without specific prior written permission.
//
// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS
// "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT
// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR
// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT
// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,
// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT
// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE
// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
// GENPLL 0 clock channel ID SCR HSLS FS PCIE
pub const BCM_SR_GENPLL0: c_int = 0;
pub const BCM_SR_GENPLL0_125M_CLK: c_int = 1;
pub const BCM_SR_GENPLL0_SCR_CLK: c_int = 2;
pub const BCM_SR_GENPLL0_250M_CLK: c_int = 3;
pub const BCM_SR_GENPLL0_PCIE_AXI_CLK: c_int = 4;
pub const BCM_SR_GENPLL0_PAXC_AXI_X2_CLK: c_int = 5;
pub const BCM_SR_GENPLL0_PAXC_AXI_CLK: c_int = 6;
// GENPLL 1 clock channel ID MHB PCIE NITRO
pub const BCM_SR_GENPLL1: c_int = 0;
pub const BCM_SR_GENPLL1_PCIE_TL_CLK: c_int = 1;
pub const BCM_SR_GENPLL1_MHB_APB_CLK: c_int = 2;
// GENPLL 2 clock channel ID NITRO MHB
pub const BCM_SR_GENPLL2: c_int = 0;
pub const BCM_SR_GENPLL2_NIC_CLK: c_int = 1;
pub const BCM_SR_GENPLL2_TS_500_CLK: c_int = 2;
pub const BCM_SR_GENPLL2_125_NITRO_CLK: c_int = 3;
pub const BCM_SR_GENPLL2_CHIMP_CLK: c_int = 4;
pub const BCM_SR_GENPLL2_NIC_FLASH_CLK: c_int = 5;
pub const BCM_SR_GENPLL2_FS4_CLK: c_int = 6;
// GENPLL 3 HSLS clock channel ID
pub const BCM_SR_GENPLL3: c_int = 0;
pub const BCM_SR_GENPLL3_HSLS_CLK: c_int = 1;
pub const BCM_SR_GENPLL3_SDIO_CLK: c_int = 2;
// GENPLL 4 SCR clock channel ID
pub const BCM_SR_GENPLL4: c_int = 0;
pub const BCM_SR_GENPLL4_CCN_CLK: c_int = 1;
pub const BCM_SR_GENPLL4_TPIU_PLL_CLK: c_int = 2;
pub const BCM_SR_GENPLL4_NOC_CLK: c_int = 3;
pub const BCM_SR_GENPLL4_CHCLK_FS4_CLK: c_int = 4;
pub const BCM_SR_GENPLL4_BRIDGE_FSCPU_CLK: c_int = 5;
// GENPLL 5 FS4 clock channel ID
pub const BCM_SR_GENPLL5: c_int = 0;
pub const BCM_SR_GENPLL5_FS4_HF_CLK: c_int = 1;
pub const BCM_SR_GENPLL5_CRYPTO_AE_CLK: c_int = 2;
pub const BCM_SR_GENPLL5_RAID_AE_CLK: c_int = 3;
// GENPLL 6 NITRO clock channel ID
pub const BCM_SR_GENPLL6: c_int = 0;
pub const BCM_SR_GENPLL6_48_USB_CLK: c_int = 1;
// LCPLL0  clock channel ID
pub const BCM_SR_LCPLL0: c_int = 0;
pub const BCM_SR_LCPLL0_SATA_REFP_CLK: c_int = 1;
pub const BCM_SR_LCPLL0_SATA_REFN_CLK: c_int = 2;
pub const BCM_SR_LCPLL0_SATA_350_CLK: c_int = 3;
pub const BCM_SR_LCPLL0_SATA_500_CLK: c_int = 4;
// LCPLL1  clock channel ID
pub const BCM_SR_LCPLL1: c_int = 0;
pub const BCM_SR_LCPLL1_WAN_CLK: c_int = 1;
pub const BCM_SR_LCPLL1_USB_REF_CLK: c_int = 2;
pub const BCM_SR_LCPLL1_CRMU_TS_CLK: c_int = 3;
// LCPLL PCIE  clock channel ID
pub const BCM_SR_LCPLL_PCIE: c_int = 0;
pub const BCM_SR_LCPLL_PCIE_PHY_REF_CLK: c_int = 1;
// GENPLL EMEM0 clock channel ID
pub const BCM_SR_EMEMPLL0: c_int = 0;
pub const BCM_SR_EMEMPLL0_EMEM_CLK: c_int = 1;
// GENPLL EMEM0 clock channel ID
pub const BCM_SR_EMEMPLL1: c_int = 0;
pub const BCM_SR_EMEMPLL1_EMEM_CLK: c_int = 1;
// GENPLL EMEM0 clock channel ID
pub const BCM_SR_EMEMPLL2: c_int = 0;
pub const BCM_SR_EMEMPLL2_EMEM_CLK: c_int = 1;
