Running: D:\ise\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/test_SALU_isim_beh.exe -prj C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/test_SALU_beh.prj work.test_SALU work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/adder_1bit.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/AddSub1b.vf" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/myOr2b4.vf" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/myAnd2b4.vf" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/MUX8T1_32.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/Mux4to14b.vf" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/Mux4to1.vf" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/AddSub4b.vf" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/xor32.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/srl32.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/SignalExt_32.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/or_bit_32 .v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/or32.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/nor32.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/MUX16T1_32.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/and32.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/ALU4b.vf" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/ADC32.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/SRL.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/SLL.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/ALU32b.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/alu.vf" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/ALUSCPU.v" into library work
Analyzing Verilog file "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/test_SALU.v" into library work
Analyzing Verilog file "D:/ise/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:189 - "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/MUX16T1_32.v" Line 45: Size mismatch in connection of port <s>. Formal port size is 3-bit while actual signal size is 32-bit.
WARNING:HDLCompiler:189 - "C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/MUX16T1_32.v" Line 44: Size mismatch in connection of port <s>. Formal port size is 3-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module adder_1bit
Compiling module XOR2
Compiling module AddSub1b
Compiling module AddSub4b_MUSER_ALU4b
Compiling module AND2
Compiling module myAnd2b4
Compiling module OR2
Compiling module myOr2b4
Compiling module INV
Compiling module OR4
Compiling module Mux4to1
Compiling module Mux4to14b
Compiling module GND
Compiling module ALU4b
Compiling module ALU32b
Compiling module MUX8T1_32
Compiling module MUX16T1_32
Compiling module SLL
Compiling module SRL
Compiling module and32
Compiling module or32
Compiling module ADC32
Compiling module xor32
Compiling module nor32
Compiling module srl32
Compiling module SignalExt_32
Compiling module or_bit_32
Compiling module alu
Compiling module ALUSCPU
Compiling module test_SALU
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 16 sub-compilation(s) to finish...
WARNING:Simulator - Unable to copy libPortabilityNOSH.dll to the simulation executable directory: boost::filesystem::copy_file: 系统找不到指定的路径。, "isim\test_SALU_isim_beh.exe.sim\libPortability.dll".
Compiled 31 Verilog Units
Built simulation executable C:/Users/86133/Desktop/ise/3180105144_Lab3/3180105144_Lab3/MYSCPU_full_version/test_SALU_isim_beh.exe
Fuse Memory Usage: 29672 KB
Fuse CPU Usage: 655 ms
