-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity design_1_v_frmbuf_wr_0_2_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    img_dout : IN STD_LOGIC_VECTOR (23 downto 0);
    img_num_data_valid : IN STD_LOGIC_VECTOR (1 downto 0);
    img_fifo_cap : IN STD_LOGIC_VECTOR (1 downto 0);
    img_empty_n : IN STD_LOGIC;
    img_read : OUT STD_LOGIC;
    pix_val_V_5 : IN STD_LOGIC_VECTOR (7 downto 0);
    pix_val_V_4 : IN STD_LOGIC_VECTOR (7 downto 0);
    trunc_ln571_1 : IN STD_LOGIC_VECTOR (12 downto 0);
    bytePlanes_plane12_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    bytePlanes_plane12_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes_plane12_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes_plane12_full_n : IN STD_LOGIC;
    bytePlanes_plane12_write : OUT STD_LOGIC;
    bytePlanes_plane01_din : OUT STD_LOGIC_VECTOR (63 downto 0);
    bytePlanes_plane01_num_data_valid : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes_plane01_fifo_cap : IN STD_LOGIC_VECTOR (10 downto 0);
    bytePlanes_plane01_full_n : IN STD_LOGIC;
    bytePlanes_plane01_write : OUT STD_LOGIC;
    brmerge153 : IN STD_LOGIC_VECTOR (0 downto 0);
    icmp_ln576 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp212_6 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp212_5 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp212_4 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp212_3 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp212_2 : IN STD_LOGIC_VECTOR (0 downto 0);
    cmp212_1 : IN STD_LOGIC_VECTOR (0 downto 0);
    sub209_cast107 : IN STD_LOGIC_VECTOR (12 downto 0);
    cmp212 : IN STD_LOGIC_VECTOR (0 downto 0);
    pix_val_V_11_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    pix_val_V_11_out_ap_vld : OUT STD_LOGIC;
    pix_val_V_10_out : OUT STD_LOGIC_VECTOR (7 downto 0);
    pix_val_V_10_out_ap_vld : OUT STD_LOGIC );
end;


architecture behav of design_1_v_frmbuf_wr_0_2_MultiPixStream2Bytes_Pipeline_VITIS_LOOP_586_8 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (7 downto 0) := "00000010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (7 downto 0) := "00000100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (7 downto 0) := "00001000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (7 downto 0) := "00010000";
    constant ap_ST_fsm_pp0_stage5 : STD_LOGIC_VECTOR (7 downto 0) := "00100000";
    constant ap_ST_fsm_pp0_stage6 : STD_LOGIC_VECTOR (7 downto 0) := "01000000";
    constant ap_ST_fsm_pp0_stage7 : STD_LOGIC_VECTOR (7 downto 0) := "10000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv13_0 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001111";
    constant ap_const_lv13_1 : STD_LOGIC_VECTOR (12 downto 0) := "0000000000001";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (7 downto 0) := "00000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal icmp_ln586_reg_644 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln590_1_reg_668 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op59_read_state3 : BOOLEAN;
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_condition_exit_pp0_iter0_stage2 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage7 : signal is "none";
    signal or_ln590_6_reg_713 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_predicate_op100_read_state8 : BOOLEAN;
    signal ap_block_state8_pp0_stage7_iter0 : BOOLEAN;
    signal ap_block_pp0_stage7_subdone : BOOLEAN;
    signal bytePlanes_plane12_blk_n : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal bytePlanes_plane01_blk_n : STD_LOGIC;
    signal img_blk_n : STD_LOGIC;
    signal or_ln590_reg_659 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal or_ln590_2_reg_687 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal or_ln590_3_reg_696 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage5 : signal is "none";
    signal ap_block_pp0_stage5 : BOOLEAN;
    signal or_ln590_4_reg_705 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_pp0_stage6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage6 : signal is "none";
    signal ap_block_pp0_stage6 : BOOLEAN;
    signal or_ln590_5_reg_709 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_block_pp0_stage7 : BOOLEAN;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal or_ln590_7_reg_717 : STD_LOGIC_VECTOR (0 downto 0);
    signal in_pix_UV_V_reg_200 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_pix_Y_V_reg_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_pix_UV_V_1_reg_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_pix_Y_V_1_reg_231 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_pix_UV_V_2_reg_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_pix_Y_V_2_reg_253 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_pix_UV_V_3_reg_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_pix_Y_V_3_reg_275 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_pix_UV_V_4_reg_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_pix_Y_V_4_reg_297 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_pix_UV_V_5_reg_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal in_pix_Y_V_5_reg_319 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_predicate_op48_read_state2 : BOOLEAN;
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_predicate_op75_read_state5 : BOOLEAN;
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal ap_predicate_op86_read_state6 : BOOLEAN;
    signal ap_block_state6_pp0_stage5_iter0 : BOOLEAN;
    signal ap_block_pp0_stage5_11001 : BOOLEAN;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_predicate_op107_read_state9 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal ap_predicate_op67_read_state4 : BOOLEAN;
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal ap_predicate_op93_read_state7 : BOOLEAN;
    signal ap_block_state7_pp0_stage6_iter0 : BOOLEAN;
    signal ap_block_pp0_stage6_11001 : BOOLEAN;
    signal icmp_ln586_fu_421_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln586_reg_644_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp210_fu_437_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp210_reg_648 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln590_fu_443_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_99_fu_454_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln590_1_fu_458_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_102_fu_468_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln590_2_fu_472_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_105_fu_476_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln590_3_fu_480_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_108_fu_484_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal or_ln590_4_fu_488_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln590_5_fu_492_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln590_6_fu_496_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln590_7_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal pix_val_V_112_fu_504_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_116_fu_508_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_120_fu_512_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage7_11001 : BOOLEAN;
    signal pix_val_V_124_fu_516_p1 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_phi_reg_pp0_iter0_in_pix_UV_V_reg_200 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_Y_V_reg_210 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_UV_V_1_reg_220 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_Y_V_1_reg_231 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_UV_V_2_reg_242 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_Y_V_2_reg_253 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_UV_V_3_reg_264 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_Y_V_3_reg_275 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_UV_V_4_reg_286 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_Y_V_4_reg_297 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_UV_V_5_reg_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_in_pix_UV_V_5_reg_308 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_Y_V_5_reg_319 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_in_pix_Y_V_5_reg_319 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_UV_V_6_reg_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_Y_V_6_reg_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_in_pix_Y_V_6_reg_340 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_in_pix_UV_V_7_phi_fu_353_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_UV_V_7_reg_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_in_pix_UV_V_7_reg_350 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_mux_in_pix_Y_V_7_phi_fu_363_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter0_in_pix_Y_V_7_reg_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_phi_reg_pp0_iter1_in_pix_Y_V_7_reg_360 : STD_LOGIC_VECTOR (7 downto 0);
    signal x_2_fu_90 : STD_LOGIC_VECTOR (12 downto 0);
    signal x_5_fu_427_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_x : STD_LOGIC_VECTOR (12 downto 0);
    signal pix_val_V_10_fu_94 : STD_LOGIC_VECTOR (7 downto 0);
    signal pix_val_V_11_fu_98 : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage1_01001 : BOOLEAN;
    signal zext_ln586_fu_433_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal sub209_cast107_cast_fu_399_p1 : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (7 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to1 : STD_LOGIC;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage5_subdone : BOOLEAN;
    signal ap_block_pp0_stage6_subdone : BOOLEAN;
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_condition_718 : BOOLEAN;
    signal ap_condition_722 : BOOLEAN;
    signal ap_condition_725 : BOOLEAN;
    signal ap_condition_728 : BOOLEAN;
    signal ap_condition_731 : BOOLEAN;
    signal ap_condition_734 : BOOLEAN;
    signal ap_condition_737 : BOOLEAN;
    signal ap_condition_740 : BOOLEAN;
    signal ap_condition_743 : BOOLEAN;
    signal ap_condition_746 : BOOLEAN;
    signal ap_condition_420 : BOOLEAN;
    signal ap_ce_reg : STD_LOGIC;

    component design_1_v_frmbuf_wr_0_2_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    flow_control_loop_pipe_sequential_init_U : component design_1_v_frmbuf_wr_0_2_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage2,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage1_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_phi_reg_pp0_iter0_in_pix_UV_V_1_reg_220_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_722)) then 
                    ap_phi_reg_pp0_iter0_in_pix_UV_V_1_reg_220 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_reg_200;
                elsif ((ap_const_boolean_1 = ap_condition_718)) then 
                    ap_phi_reg_pp0_iter0_in_pix_UV_V_1_reg_220 <= img_dout(15 downto 8);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pix_UV_V_2_reg_242_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_728)) then 
                    ap_phi_reg_pp0_iter0_in_pix_UV_V_2_reg_242 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_1_reg_220;
                elsif ((ap_const_boolean_1 = ap_condition_725)) then 
                    ap_phi_reg_pp0_iter0_in_pix_UV_V_2_reg_242 <= img_dout(15 downto 8);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pix_UV_V_3_reg_264_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_734)) then 
                    ap_phi_reg_pp0_iter0_in_pix_UV_V_3_reg_264 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_2_reg_242;
                elsif ((ap_const_boolean_1 = ap_condition_731)) then 
                    ap_phi_reg_pp0_iter0_in_pix_UV_V_3_reg_264 <= img_dout(15 downto 8);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pix_UV_V_4_reg_286_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_740)) then 
                    ap_phi_reg_pp0_iter0_in_pix_UV_V_4_reg_286 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_3_reg_264;
                elsif ((ap_const_boolean_1 = ap_condition_737)) then 
                    ap_phi_reg_pp0_iter0_in_pix_UV_V_4_reg_286 <= img_dout(15 downto 8);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pix_UV_V_reg_200_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_746)) then 
                    ap_phi_reg_pp0_iter0_in_pix_UV_V_reg_200 <= pix_val_V_11_fu_98;
                elsif ((ap_const_boolean_1 = ap_condition_743)) then 
                    ap_phi_reg_pp0_iter0_in_pix_UV_V_reg_200 <= img_dout(15 downto 8);
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pix_Y_V_1_reg_231_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_722)) then 
                    ap_phi_reg_pp0_iter0_in_pix_Y_V_1_reg_231 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_reg_210;
                elsif ((ap_const_boolean_1 = ap_condition_718)) then 
                    ap_phi_reg_pp0_iter0_in_pix_Y_V_1_reg_231 <= pix_val_V_102_fu_468_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pix_Y_V_2_reg_253_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_728)) then 
                    ap_phi_reg_pp0_iter0_in_pix_Y_V_2_reg_253 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_1_reg_231;
                elsif ((ap_const_boolean_1 = ap_condition_725)) then 
                    ap_phi_reg_pp0_iter0_in_pix_Y_V_2_reg_253 <= pix_val_V_105_fu_476_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pix_Y_V_3_reg_275_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_734)) then 
                    ap_phi_reg_pp0_iter0_in_pix_Y_V_3_reg_275 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_2_reg_253;
                elsif ((ap_const_boolean_1 = ap_condition_731)) then 
                    ap_phi_reg_pp0_iter0_in_pix_Y_V_3_reg_275 <= pix_val_V_108_fu_484_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pix_Y_V_4_reg_297_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_740)) then 
                    ap_phi_reg_pp0_iter0_in_pix_Y_V_4_reg_297 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_3_reg_275;
                elsif ((ap_const_boolean_1 = ap_condition_737)) then 
                    ap_phi_reg_pp0_iter0_in_pix_Y_V_4_reg_297 <= pix_val_V_112_fu_504_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter0_in_pix_Y_V_reg_210_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then
                if ((ap_const_boolean_1 = ap_condition_746)) then 
                    ap_phi_reg_pp0_iter0_in_pix_Y_V_reg_210 <= pix_val_V_10_fu_94;
                elsif ((ap_const_boolean_1 = ap_condition_743)) then 
                    ap_phi_reg_pp0_iter0_in_pix_Y_V_reg_210 <= pix_val_V_99_fu_454_p1;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_in_pix_UV_V_5_reg_308_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_420)) then
                if (((icmp_ln586_reg_644 = ap_const_lv1_0) and (or_ln590_5_reg_709 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_in_pix_UV_V_5_reg_308 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_4_reg_286;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_in_pix_UV_V_5_reg_308 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_5_reg_308;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln590_6_reg_713 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330 <= ap_phi_reg_pp0_iter1_in_pix_UV_V_5_reg_308;
            elsif (((or_ln590_6_reg_713 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330 <= img_dout(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_6_reg_330;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_in_pix_UV_V_7_reg_350_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln590_7_reg_717 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_in_pix_UV_V_7_reg_350 <= img_dout(15 downto 8);
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_in_pix_UV_V_7_reg_350 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_7_reg_350;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_in_pix_Y_V_5_reg_319_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_1 = ap_condition_420)) then
                if (((icmp_ln586_reg_644 = ap_const_lv1_0) and (or_ln590_5_reg_709 = ap_const_lv1_0))) then 
                    ap_phi_reg_pp0_iter1_in_pix_Y_V_5_reg_319 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_4_reg_297;
                elsif ((ap_const_boolean_1 = ap_const_boolean_1)) then 
                    ap_phi_reg_pp0_iter1_in_pix_Y_V_5_reg_319 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_5_reg_319;
                end if;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_in_pix_Y_V_6_reg_340_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((or_ln590_6_reg_713 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_in_pix_Y_V_6_reg_340 <= ap_phi_reg_pp0_iter1_in_pix_Y_V_5_reg_319;
            elsif (((or_ln590_6_reg_713 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_in_pix_Y_V_6_reg_340 <= pix_val_V_120_fu_512_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_in_pix_Y_V_6_reg_340 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_6_reg_340;
            end if; 
        end if;
    end process;

    ap_phi_reg_pp0_iter1_in_pix_Y_V_7_reg_360_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln590_7_reg_717 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                ap_phi_reg_pp0_iter1_in_pix_Y_V_7_reg_360 <= pix_val_V_124_fu_516_p1;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
                ap_phi_reg_pp0_iter1_in_pix_Y_V_7_reg_360 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_7_reg_360;
            end if; 
        end if;
    end process;

    pix_val_V_10_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                pix_val_V_10_fu_94 <= pix_val_V_4;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                pix_val_V_10_fu_94 <= ap_phi_mux_in_pix_Y_V_7_phi_fu_363_p4;
            end if; 
        end if;
    end process;

    pix_val_V_11_fu_98_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                pix_val_V_11_fu_98 <= pix_val_V_5;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                pix_val_V_11_fu_98 <= ap_phi_mux_in_pix_UV_V_7_phi_fu_353_p4;
            end if; 
        end if;
    end process;

    x_2_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln586_fu_421_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    x_2_fu_90 <= x_5_fu_427_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    x_2_fu_90 <= ap_const_lv13_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln590_5_reg_709 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                ap_phi_reg_pp0_iter0_in_pix_UV_V_5_reg_308 <= img_dout(15 downto 8);
                ap_phi_reg_pp0_iter0_in_pix_Y_V_5_reg_319 <= pix_val_V_116_fu_508_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (icmp_ln586_fu_421_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                cmp210_reg_648 <= cmp210_fu_437_p2;
                or_ln590_reg_659 <= or_ln590_fu_443_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                icmp_ln586_reg_644 <= icmp_ln586_fu_421_p2;
                icmp_ln586_reg_644_pp0_iter1_reg <= icmp_ln586_reg_644;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                in_pix_UV_V_1_reg_220 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_1_reg_220;
                in_pix_Y_V_1_reg_231 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_1_reg_231;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5))) then
                in_pix_UV_V_2_reg_242 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_2_reg_242;
                in_pix_Y_V_2_reg_253 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_2_reg_253;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6))) then
                in_pix_UV_V_3_reg_264 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_3_reg_264;
                in_pix_Y_V_3_reg_275 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_3_reg_275;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then
                in_pix_UV_V_4_reg_286 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_4_reg_286;
                in_pix_Y_V_4_reg_297 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_4_reg_297;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                in_pix_UV_V_5_reg_308 <= ap_phi_reg_pp0_iter1_in_pix_UV_V_5_reg_308;
                in_pix_Y_V_5_reg_319 <= ap_phi_reg_pp0_iter1_in_pix_Y_V_5_reg_319;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                in_pix_UV_V_reg_200 <= ap_phi_reg_pp0_iter0_in_pix_UV_V_reg_200;
                in_pix_Y_V_reg_210 <= ap_phi_reg_pp0_iter0_in_pix_Y_V_reg_210;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then
                or_ln590_1_reg_668 <= or_ln590_1_fu_458_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then
                or_ln590_2_reg_687 <= or_ln590_2_fu_472_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                or_ln590_3_reg_696 <= or_ln590_3_fu_480_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                or_ln590_4_reg_705 <= or_ln590_4_fu_488_p2;
                or_ln590_5_reg_709 <= or_ln590_5_fu_492_p2;
                or_ln590_6_reg_713 <= or_ln590_6_fu_496_p2;
                or_ln590_7_reg_717 <= or_ln590_7_fu_500_p2;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_CS_fsm, ap_block_pp0_stage2_subdone, ap_condition_exit_pp0_iter0_stage2, ap_block_pp0_stage7_subdone, ap_block_pp0_stage1_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to1, ap_block_pp0_stage3_subdone, ap_block_pp0_stage4_subdone, ap_block_pp0_stage5_subdone, ap_block_pp0_stage6_subdone, ap_start_int)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start_int = ap_const_logic_0) and (ap_idle_pp0_1to1 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage2)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                elsif ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage3_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when ap_ST_fsm_pp0_stage5 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage5_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage5;
                end if;
            when ap_ST_fsm_pp0_stage6 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage6_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage6;
                end if;
            when ap_ST_fsm_pp0_stage7 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage7_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage7;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
    ap_CS_fsm_pp0_stage5 <= ap_CS_fsm(5);
    ap_CS_fsm_pp0_stage6 <= ap_CS_fsm(6);
    ap_CS_fsm_pp0_stage7 <= ap_CS_fsm(7);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_11001_assign_proc : process(ap_enable_reg_pp0_iter1, img_empty_n, ap_predicate_op107_read_state9)
    begin
                ap_block_pp0_stage0_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op107_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_enable_reg_pp0_iter1, img_empty_n, ap_predicate_op107_read_state9)
    begin
                ap_block_pp0_stage0_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op107_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage1_01001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, img_empty_n, bytePlanes_plane12_full_n, bytePlanes_plane01_full_n, brmerge153, ap_predicate_op48_read_state2)
    begin
                ap_block_pp0_stage1_01001 <= (((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op48_read_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((bytePlanes_plane01_full_n = ap_const_logic_0) or ((bytePlanes_plane12_full_n = ap_const_logic_0) and (brmerge153 = ap_const_lv1_1)))));
    end process;


    ap_block_pp0_stage1_11001_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, img_empty_n, bytePlanes_plane12_full_n, bytePlanes_plane01_full_n, brmerge153, ap_predicate_op48_read_state2)
    begin
                ap_block_pp0_stage1_11001 <= (((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op48_read_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((bytePlanes_plane01_full_n = ap_const_logic_0) or ((bytePlanes_plane12_full_n = ap_const_logic_0) and (brmerge153 = ap_const_lv1_1)))));
    end process;


    ap_block_pp0_stage1_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, img_empty_n, bytePlanes_plane12_full_n, bytePlanes_plane01_full_n, brmerge153, ap_predicate_op48_read_state2)
    begin
                ap_block_pp0_stage1_subdone <= (((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op48_read_state2 = ap_const_boolean_1)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and ((bytePlanes_plane01_full_n = ap_const_logic_0) or ((bytePlanes_plane12_full_n = ap_const_logic_0) and (brmerge153 = ap_const_lv1_1)))));
    end process;

        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage2_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op59_read_state3)
    begin
                ap_block_pp0_stage2_11001 <= ((ap_predicate_op59_read_state3 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage2_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op59_read_state3)
    begin
                ap_block_pp0_stage2_subdone <= ((ap_predicate_op59_read_state3 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage3_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op67_read_state4)
    begin
                ap_block_pp0_stage3_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op67_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage3_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op67_read_state4)
    begin
                ap_block_pp0_stage3_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op67_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage4_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op75_read_state5)
    begin
                ap_block_pp0_stage4_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op75_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_pp0_stage4_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op75_read_state5)
    begin
                ap_block_pp0_stage4_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op75_read_state5 = ap_const_boolean_1));
    end process;

        ap_block_pp0_stage5 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage5_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op86_read_state6)
    begin
                ap_block_pp0_stage5_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op86_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage5_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op86_read_state6)
    begin
                ap_block_pp0_stage5_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op86_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage6 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage6_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op93_read_state7)
    begin
                ap_block_pp0_stage6_11001 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op93_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage6_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op93_read_state7)
    begin
                ap_block_pp0_stage6_subdone <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op93_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage7 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage7_11001_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op100_read_state8)
    begin
                ap_block_pp0_stage7_11001 <= ((ap_predicate_op100_read_state8 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage7_subdone_assign_proc : process(ap_enable_reg_pp0_iter0, img_empty_n, ap_predicate_op100_read_state8)
    begin
                ap_block_pp0_stage7_subdone <= ((ap_predicate_op100_read_state8 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_state10_pp0_stage1_iter1_assign_proc : process(bytePlanes_plane12_full_n, bytePlanes_plane01_full_n, brmerge153)
    begin
                ap_block_state10_pp0_stage1_iter1 <= ((bytePlanes_plane01_full_n = ap_const_logic_0) or ((bytePlanes_plane12_full_n = ap_const_logic_0) and (brmerge153 = ap_const_lv1_1)));
    end process;

        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state2_pp0_stage1_iter0_assign_proc : process(img_empty_n, ap_predicate_op48_read_state2)
    begin
                ap_block_state2_pp0_stage1_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op48_read_state2 = ap_const_boolean_1));
    end process;


    ap_block_state3_pp0_stage2_iter0_assign_proc : process(img_empty_n, ap_predicate_op59_read_state3)
    begin
                ap_block_state3_pp0_stage2_iter0 <= ((ap_predicate_op59_read_state3 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state4_pp0_stage3_iter0_assign_proc : process(img_empty_n, ap_predicate_op67_read_state4)
    begin
                ap_block_state4_pp0_stage3_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op67_read_state4 = ap_const_boolean_1));
    end process;


    ap_block_state5_pp0_stage4_iter0_assign_proc : process(img_empty_n, ap_predicate_op75_read_state5)
    begin
                ap_block_state5_pp0_stage4_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op75_read_state5 = ap_const_boolean_1));
    end process;


    ap_block_state6_pp0_stage5_iter0_assign_proc : process(img_empty_n, ap_predicate_op86_read_state6)
    begin
                ap_block_state6_pp0_stage5_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op86_read_state6 = ap_const_boolean_1));
    end process;


    ap_block_state7_pp0_stage6_iter0_assign_proc : process(img_empty_n, ap_predicate_op93_read_state7)
    begin
                ap_block_state7_pp0_stage6_iter0 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op93_read_state7 = ap_const_boolean_1));
    end process;


    ap_block_state8_pp0_stage7_iter0_assign_proc : process(img_empty_n, ap_predicate_op100_read_state8)
    begin
                ap_block_state8_pp0_stage7_iter0 <= ((ap_predicate_op100_read_state8 = ap_const_boolean_1) and (img_empty_n = ap_const_logic_0));
    end process;


    ap_block_state9_pp0_stage0_iter1_assign_proc : process(img_empty_n, ap_predicate_op107_read_state9)
    begin
                ap_block_state9_pp0_stage0_iter1 <= ((img_empty_n = ap_const_logic_0) and (ap_predicate_op107_read_state9 = ap_const_boolean_1));
    end process;


    ap_condition_420_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_11001)
    begin
                ap_condition_420 <= ((ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7));
    end process;


    ap_condition_718_assign_proc : process(ap_CS_fsm_pp0_stage2, or_ln590_1_reg_668, ap_block_pp0_stage2_11001)
    begin
                ap_condition_718 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (or_ln590_1_reg_668 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2));
    end process;


    ap_condition_722_assign_proc : process(or_ln590_1_reg_668, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
                ap_condition_722 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (or_ln590_1_reg_668 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3));
    end process;


    ap_condition_725_assign_proc : process(ap_CS_fsm_pp0_stage3, or_ln590_2_reg_687, ap_block_pp0_stage3_11001)
    begin
                ap_condition_725 <= ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln590_2_reg_687 = ap_const_lv1_1));
    end process;


    ap_condition_728_assign_proc : process(or_ln590_2_reg_687, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
                ap_condition_728 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln590_2_reg_687 = ap_const_lv1_0));
    end process;


    ap_condition_731_assign_proc : process(ap_CS_fsm_pp0_stage4, or_ln590_3_reg_696, ap_block_pp0_stage4_11001)
    begin
                ap_condition_731 <= ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln590_3_reg_696 = ap_const_lv1_1));
    end process;


    ap_condition_734_assign_proc : process(or_ln590_3_reg_696, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5_11001)
    begin
                ap_condition_734 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (or_ln590_3_reg_696 = ap_const_lv1_0));
    end process;


    ap_condition_737_assign_proc : process(ap_CS_fsm_pp0_stage5, or_ln590_4_reg_705, ap_block_pp0_stage5_11001)
    begin
                ap_condition_737 <= ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (or_ln590_4_reg_705 = ap_const_lv1_1));
    end process;


    ap_condition_740_assign_proc : process(or_ln590_4_reg_705, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6_11001)
    begin
                ap_condition_740 <= ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6) and (or_ln590_4_reg_705 = ap_const_lv1_0));
    end process;


    ap_condition_743_assign_proc : process(ap_CS_fsm_pp0_stage1, or_ln590_reg_659, ap_block_pp0_stage1_11001)
    begin
                ap_condition_743 <= ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (or_ln590_reg_659 = ap_const_lv1_1));
    end process;


    ap_condition_746_assign_proc : process(ap_CS_fsm_pp0_stage2, or_ln590_reg_659, ap_block_pp0_stage2_11001)
    begin
                ap_condition_746 <= ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (or_ln590_reg_659 = ap_const_lv1_0));
    end process;


    ap_condition_exit_pp0_iter0_stage2_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage2, icmp_ln586_reg_644, ap_block_pp0_stage2_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (icmp_ln586_reg_644 = ap_const_lv1_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_subdone, ap_loop_exit_ready, ap_done_reg)
    begin
        if (((ap_loop_exit_ready = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage2_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg, ap_start_int)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start_int;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to1_assign_proc : process(ap_enable_reg_pp0_iter1)
    begin
        if ((ap_enable_reg_pp0_iter1 = ap_const_logic_0)) then 
            ap_idle_pp0_1to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to1 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage2;

    ap_phi_mux_in_pix_UV_V_7_phi_fu_353_p4_assign_proc : process(or_ln590_7_reg_717, icmp_ln586_reg_644_pp0_iter1_reg, ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330, ap_phi_reg_pp0_iter1_in_pix_UV_V_7_reg_350)
    begin
        if (((icmp_ln586_reg_644_pp0_iter1_reg = ap_const_lv1_0) and (or_ln590_7_reg_717 = ap_const_lv1_0))) then 
            ap_phi_mux_in_pix_UV_V_7_phi_fu_353_p4 <= ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330;
        else 
            ap_phi_mux_in_pix_UV_V_7_phi_fu_353_p4 <= ap_phi_reg_pp0_iter1_in_pix_UV_V_7_reg_350;
        end if; 
    end process;


    ap_phi_mux_in_pix_Y_V_7_phi_fu_363_p4_assign_proc : process(or_ln590_7_reg_717, icmp_ln586_reg_644_pp0_iter1_reg, ap_phi_reg_pp0_iter1_in_pix_Y_V_6_reg_340, ap_phi_reg_pp0_iter1_in_pix_Y_V_7_reg_360)
    begin
        if (((icmp_ln586_reg_644_pp0_iter1_reg = ap_const_lv1_0) and (or_ln590_7_reg_717 = ap_const_lv1_0))) then 
            ap_phi_mux_in_pix_Y_V_7_phi_fu_363_p4 <= ap_phi_reg_pp0_iter1_in_pix_Y_V_6_reg_340;
        else 
            ap_phi_mux_in_pix_Y_V_7_phi_fu_363_p4 <= ap_phi_reg_pp0_iter1_in_pix_Y_V_7_reg_360;
        end if; 
    end process;

    ap_phi_reg_pp0_iter0_in_pix_UV_V_6_reg_330 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_in_pix_UV_V_7_reg_350 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_in_pix_Y_V_6_reg_340 <= "XXXXXXXX";
    ap_phi_reg_pp0_iter0_in_pix_Y_V_7_reg_360 <= "XXXXXXXX";

    ap_predicate_op100_read_state8_assign_proc : process(icmp_ln586_reg_644, or_ln590_6_reg_713)
    begin
                ap_predicate_op100_read_state8 <= ((or_ln590_6_reg_713 = ap_const_lv1_1) and (icmp_ln586_reg_644 = ap_const_lv1_0));
    end process;


    ap_predicate_op107_read_state9_assign_proc : process(icmp_ln586_reg_644, or_ln590_7_reg_717)
    begin
                ap_predicate_op107_read_state9 <= ((icmp_ln586_reg_644 = ap_const_lv1_0) and (or_ln590_7_reg_717 = ap_const_lv1_1));
    end process;


    ap_predicate_op48_read_state2_assign_proc : process(icmp_ln586_reg_644, or_ln590_reg_659)
    begin
                ap_predicate_op48_read_state2 <= ((icmp_ln586_reg_644 = ap_const_lv1_0) and (or_ln590_reg_659 = ap_const_lv1_1));
    end process;


    ap_predicate_op59_read_state3_assign_proc : process(icmp_ln586_reg_644, or_ln590_1_reg_668)
    begin
                ap_predicate_op59_read_state3 <= ((or_ln590_1_reg_668 = ap_const_lv1_1) and (icmp_ln586_reg_644 = ap_const_lv1_0));
    end process;


    ap_predicate_op67_read_state4_assign_proc : process(icmp_ln586_reg_644, or_ln590_2_reg_687)
    begin
                ap_predicate_op67_read_state4 <= ((icmp_ln586_reg_644 = ap_const_lv1_0) and (or_ln590_2_reg_687 = ap_const_lv1_1));
    end process;


    ap_predicate_op75_read_state5_assign_proc : process(icmp_ln586_reg_644, or_ln590_3_reg_696)
    begin
                ap_predicate_op75_read_state5 <= ((icmp_ln586_reg_644 = ap_const_lv1_0) and (or_ln590_3_reg_696 = ap_const_lv1_1));
    end process;


    ap_predicate_op86_read_state6_assign_proc : process(icmp_ln586_reg_644, or_ln590_4_reg_705)
    begin
                ap_predicate_op86_read_state6 <= ((icmp_ln586_reg_644 = ap_const_lv1_0) and (or_ln590_4_reg_705 = ap_const_lv1_1));
    end process;


    ap_predicate_op93_read_state7_assign_proc : process(icmp_ln586_reg_644, or_ln590_5_reg_709)
    begin
                ap_predicate_op93_read_state7 <= ((icmp_ln586_reg_644 = ap_const_lv1_0) and (or_ln590_5_reg_709 = ap_const_lv1_1));
    end process;


    ap_ready_int_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage7, ap_block_pp0_stage7_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage7_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_x_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, x_2_fu_90, ap_loop_init)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_loop_init = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_x <= ap_const_lv13_0;
        else 
            ap_sig_allocacmp_x <= x_2_fu_90;
        end if; 
    end process;


    bytePlanes_plane01_blk_n_assign_proc : process(ap_enable_reg_pp0_iter1, bytePlanes_plane01_full_n, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            bytePlanes_plane01_blk_n <= bytePlanes_plane01_full_n;
        else 
            bytePlanes_plane01_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bytePlanes_plane01_din <= (((((((ap_phi_mux_in_pix_Y_V_7_phi_fu_363_p4 & ap_phi_reg_pp0_iter1_in_pix_Y_V_6_reg_340) & in_pix_Y_V_5_reg_319) & in_pix_Y_V_4_reg_297) & in_pix_Y_V_3_reg_275) & in_pix_Y_V_2_reg_253) & in_pix_Y_V_1_reg_231) & in_pix_Y_V_reg_210);

    bytePlanes_plane01_write_assign_proc : process(ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            bytePlanes_plane01_write <= ap_const_logic_1;
        else 
            bytePlanes_plane01_write <= ap_const_logic_0;
        end if; 
    end process;


    bytePlanes_plane12_blk_n_assign_proc : process(ap_enable_reg_pp0_iter1, bytePlanes_plane12_full_n, brmerge153, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (brmerge153 = ap_const_lv1_1))) then 
            bytePlanes_plane12_blk_n <= bytePlanes_plane12_full_n;
        else 
            bytePlanes_plane12_blk_n <= ap_const_logic_1;
        end if; 
    end process;

    bytePlanes_plane12_din <= (((((((ap_phi_mux_in_pix_UV_V_7_phi_fu_353_p4 & ap_phi_reg_pp0_iter1_in_pix_UV_V_6_reg_330) & in_pix_UV_V_5_reg_308) & in_pix_UV_V_4_reg_286) & in_pix_UV_V_3_reg_264) & in_pix_UV_V_2_reg_242) & in_pix_UV_V_1_reg_220) & in_pix_UV_V_reg_200);

    bytePlanes_plane12_write_assign_proc : process(ap_enable_reg_pp0_iter1, brmerge153, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (brmerge153 = ap_const_lv1_1))) then 
            bytePlanes_plane12_write <= ap_const_logic_1;
        else 
            bytePlanes_plane12_write <= ap_const_logic_0;
        end if; 
    end process;

    cmp210_fu_437_p2 <= "1" when (signed(zext_ln586_fu_433_p1) < signed(sub209_cast107_cast_fu_399_p1)) else "0";
    icmp_ln586_fu_421_p2 <= "1" when (ap_sig_allocacmp_x = trunc_ln571_1) else "0";

    img_blk_n_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, img_empty_n, icmp_ln586_reg_644, ap_predicate_op59_read_state3, ap_CS_fsm_pp0_stage7, ap_predicate_op100_read_state8, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1, or_ln590_reg_659, ap_block_pp0_stage2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3, or_ln590_2_reg_687, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4, or_ln590_3_reg_696, ap_CS_fsm_pp0_stage5, ap_block_pp0_stage5, or_ln590_4_reg_705, ap_CS_fsm_pp0_stage6, ap_block_pp0_stage6, or_ln590_5_reg_709, ap_block_pp0_stage7, ap_block_pp0_stage0, or_ln590_7_reg_717)
    begin
        if ((((ap_predicate_op100_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (or_ln590_7_reg_717 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage6) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (or_ln590_5_reg_709 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage5) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5) and (or_ln590_4_reg_705 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (or_ln590_3_reg_696 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (or_ln590_2_reg_687 = ap_const_lv1_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_predicate_op59_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (icmp_ln586_reg_644 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (or_ln590_reg_659 = ap_const_lv1_1)))) then 
            img_blk_n <= img_empty_n;
        else 
            img_blk_n <= ap_const_logic_1;
        end if; 
    end process;


    img_read_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage2, ap_predicate_op59_read_state3, ap_CS_fsm_pp0_stage7, ap_predicate_op100_read_state8, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage5, ap_CS_fsm_pp0_stage6, ap_predicate_op48_read_state2, ap_block_pp0_stage1_11001, ap_predicate_op75_read_state5, ap_block_pp0_stage4_11001, ap_block_pp0_stage2_11001, ap_predicate_op86_read_state6, ap_block_pp0_stage5_11001, ap_predicate_op107_read_state9, ap_block_pp0_stage0_11001, ap_predicate_op67_read_state4, ap_block_pp0_stage3_11001, ap_predicate_op93_read_state7, ap_block_pp0_stage6_11001, ap_block_pp0_stage7_11001)
    begin
        if ((((ap_predicate_op100_read_state8 = ap_const_boolean_1) and (ap_const_boolean_0 = ap_block_pp0_stage7_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage7)) or ((ap_const_boolean_0 = ap_block_pp0_stage6_11001) and (ap_predicate_op93_read_state7 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage6)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_predicate_op67_read_state4 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3)) or ((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_predicate_op107_read_state9 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) or ((ap_const_boolean_0 = ap_block_pp0_stage5_11001) and (ap_predicate_op86_read_state6 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage5)) or ((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_predicate_op59_read_state3 = ap_const_boolean_1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op75_read_state5 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4)) or ((ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_predicate_op48_read_state2 = ap_const_boolean_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            img_read <= ap_const_logic_1;
        else 
            img_read <= ap_const_logic_0;
        end if; 
    end process;

    or_ln590_1_fu_458_p2 <= (cmp212_1 or cmp210_reg_648);
    or_ln590_2_fu_472_p2 <= (cmp212_2 or cmp210_reg_648);
    or_ln590_3_fu_480_p2 <= (cmp212_3 or cmp210_reg_648);
    or_ln590_4_fu_488_p2 <= (cmp212_4 or cmp210_reg_648);
    or_ln590_5_fu_492_p2 <= (cmp212_5 or cmp210_reg_648);
    or_ln590_6_fu_496_p2 <= (cmp212_6 or cmp210_reg_648);
    or_ln590_7_fu_500_p2 <= (icmp_ln576 or cmp210_reg_648);
    or_ln590_fu_443_p2 <= (cmp212 or cmp210_fu_437_p2);
    pix_val_V_102_fu_468_p1 <= img_dout(8 - 1 downto 0);
    pix_val_V_105_fu_476_p1 <= img_dout(8 - 1 downto 0);
    pix_val_V_108_fu_484_p1 <= img_dout(8 - 1 downto 0);
    pix_val_V_10_out <= pix_val_V_10_fu_94;

    pix_val_V_10_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln586_reg_644, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln586_reg_644 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            pix_val_V_10_out_ap_vld <= ap_const_logic_1;
        else 
            pix_val_V_10_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_val_V_112_fu_504_p1 <= img_dout(8 - 1 downto 0);
    pix_val_V_116_fu_508_p1 <= img_dout(8 - 1 downto 0);
    pix_val_V_11_out <= pix_val_V_11_fu_98;

    pix_val_V_11_out_ap_vld_assign_proc : process(ap_CS_fsm_pp0_stage2, icmp_ln586_reg_644, ap_block_pp0_stage2_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (icmp_ln586_reg_644 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            pix_val_V_11_out_ap_vld <= ap_const_logic_1;
        else 
            pix_val_V_11_out_ap_vld <= ap_const_logic_0;
        end if; 
    end process;

    pix_val_V_120_fu_512_p1 <= img_dout(8 - 1 downto 0);
    pix_val_V_124_fu_516_p1 <= img_dout(8 - 1 downto 0);
    pix_val_V_99_fu_454_p1 <= img_dout(8 - 1 downto 0);
        sub209_cast107_cast_fu_399_p1 <= std_logic_vector(IEEE.numeric_std.resize(signed(sub209_cast107),14));

    x_5_fu_427_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_x) + unsigned(ap_const_lv13_1));
    zext_ln586_fu_433_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(ap_sig_allocacmp_x),14));
end behav;
