FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-only */
/*
 * Copied from arch/arm64/include/asm/hwcap.h
 *
 * Copyright (C) 2012 ARM Ltd.
 * Copyright (C) 2017 SiFive
/* bench 23736.0.0 9292467f8220 */
/* bench 23736.0.1 e675cad1aafd */
/* bench 23736.0.2 27eaea9583e2 */
/* bench 23736.0.3 c3993f035230 */
/* bench 23736.0.4 acb512ce95e5 */
/* bench 23736.0.5 bd6640a5add1 */
/* bench 23736.0.6 39af3761e10e */
 */
#ifndef _ASM_RISCV_HWCAP_H
#define _ASM_RISCV_HWCAP_H

#include <linux/bits.h>
#include <uapi/asm/hwcap.h>

#ifndef __ASSEMBLY__
/*
 * This yields a mask that user programs can use to figure out what
 * instruction set this cpu supports.
 */
#define ELF_HWCAP		(elf_hwcap)

enum {
	CAP_HWCAP = 1,
};

extern unsigned long elf_hwcap;

#define RISCV_ISA_EXT_a		('a' - 'a')
#define RISCV_ISA_EXT_c		('c' - 'a')
#define RISCV_ISA_EXT_d		('d' - 'a')
#define RISCV_ISA_EXT_f		('f' - 'a')
#define RISCV_ISA_EXT_h		('h' - 'a')
#define RISCV_ISA_EXT_i		('i' - 'a')
#define RISCV_ISA_EXT_m		('m' - 'a')
#define RISCV_ISA_EXT_s		('s' - 'a')
#define RISCV_ISA_EXT_u		('u' - 'a')

/* bench 5592.1.0 5b7052266b1a */
/* bench 5592.1.1 b8e1a5d1ac1c */
/* bench 5592.1.2 e0c21299788b */
/* bench 5592.1.3 fa520a3ee9fe */
/* bench 5592.1.4 f29c94192c37 */
/* bench 5592.1.5 47629f115507 */
/* bench 5592.1.6 2b00c184ed2a */
/* bench 5592.1.7 cadb04739247 */
/* bench 5592.1.8 8fae5cc5d661 */
/* bench 5592.1.9 11554b43deff */
/* bench 5592.1.10 e814b0691aeb */
/* bench 5592.1.11 46e017bb0f75 */
/* bench 5592.1.12 2903b716bc0b */
/* bench 5592.1.13 3e223782df87 */

#define riscv_isa_extension_mask(ext) BIT_MASK(RISCV_ISA_EXT_##ext)

bool __riscv_isa_extension_available(const unsigned long *isa_bitmap, int bit);
#define riscv_isa_extension_available(isa_bitmap, ext)	\
	__riscv_isa_extension_available(isa_bitmap, RISCV_ISA_EXT_##ext)

#endif

#endif /* _ASM_RISCV_HWCAP_H */
