
/* ================================================================================
     Created by  :   nguthrie
     Created on  :   2020 Apr 03, 08:29 EDT

     Project     :   newton
     File        :   newton_addr_cdef.h
     Description :   C header file contains pointer definitions for registers.

     !! ADI Confidential !!
       INTERNAL USE ONLY. 
       NOT FOR EXTERNAL DISTRIBUTION.

     Copyright (c) 2020 Analog Devices, Inc.  All Rights Reserved.
     This software is proprietary and confidential to Analog Devices, Inc. and
     its licensors.

     This file was auto-generated. Do not make local changes to this file.

     Auto generation script information:
       Script        : /usr/cadtools/bin/yoda.dir/generators/inc/GenHeaders_main.py
       Last modified : 25-Mar-2020
   ================================================================================ */

#ifndef NEWTON_ADDR_CDEF_H
#define NEWTON_ADDR_CDEF_H


#if defined(_LANGUAGE_C) || (defined(__GNUC__) && !defined(__ASSEMBLER__))
#include <stdint.h>
#endif /* _LANGUAGE_C */

/* Dependent Header files to include */
#include "newton_addr_rdef.h"
#include "newton_addr_def.h"


#ifndef USEQ_REGS_MAP1_ADDR_CDEF_H_
#define USEQ_REGS_MAP1_ADDR_CDEF_H_    /* USEQ_REGS_MAP1: Your module description, here. */

/* ====================================================================================================
        USEQ_REGS_MAP1 Module Instances Register Pointer Definitions
   ==================================================================================================== */
#define pREG_USEQ_REGS_SEQUENCESTARTADDR                         ((volatile       uint16_t *)      ADDR_USEQ_REGS_SEQUENCESTARTADDR)
#define REG_USEQ_REGS_SEQUENCESTARTADDR                         (*((volatile       uint16_t *)    ADDR_USEQ_REGS_SEQUENCESTARTADDR))
#define pREG_USEQ_REGS_SEQUENCEENDADDR                           ((volatile       uint16_t *)      ADDR_USEQ_REGS_SEQUENCEENDADDR)
#define REG_USEQ_REGS_SEQUENCEENDADDR                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS_SEQUENCEENDADDR))
#define pREG_USEQ_REGS_USEQCONTROLREGISTER                       ((volatile       uint16_t *)      ADDR_USEQ_REGS_USEQCONTROLREGISTER)
#define REG_USEQ_REGS_USEQCONTROLREGISTER                       (*((volatile       uint16_t *)    ADDR_USEQ_REGS_USEQCONTROLREGISTER))
#define pREG_USEQ_REGS_FRAMESYNCCTRL                             ((volatile       uint16_t *)      ADDR_USEQ_REGS_FRAMESYNCCTRL)
#define REG_USEQ_REGS_FRAMESYNCCTRL                             (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FRAMESYNCCTRL))
#define pREG_USEQ_REGS_BREAKPOINTCTRL                            ((volatile       uint16_t *)      ADDR_USEQ_REGS_BREAKPOINTCTRL)
#define REG_USEQ_REGS_BREAKPOINTCTRL                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS_BREAKPOINTCTRL))
#define pREG_USEQ_REGS_UPDATESTAMP                               ((volatile       uint16_t *)      ADDR_USEQ_REGS_UPDATESTAMP)
#define REG_USEQ_REGS_UPDATESTAMP                               (*((volatile       uint16_t *)    ADDR_USEQ_REGS_UPDATESTAMP))
#define pREG_USEQ_REGS_DIGPWRDOWN                                ((volatile       uint16_t *)      ADDR_USEQ_REGS_DIGPWRDOWN)
#define REG_USEQ_REGS_DIGPWRDOWN                                (*((volatile       uint16_t *)    ADDR_USEQ_REGS_DIGPWRDOWN))
#define pREG_USEQ_REGS_PIXGAINTAG1LATCHCTRL                      ((volatile       uint16_t *)      ADDR_USEQ_REGS_PIXGAINTAG1LATCHCTRL)
#define REG_USEQ_REGS_PIXGAINTAG1LATCHCTRL                      (*((volatile       uint16_t *)    ADDR_USEQ_REGS_PIXGAINTAG1LATCHCTRL))
#define pREG_USEQ_REGS_PIXGAINTAG1READOUTCTRL                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_PIXGAINTAG1READOUTCTRL)
#define REG_USEQ_REGS_PIXGAINTAG1READOUTCTRL                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_PIXGAINTAG1READOUTCTRL))
#define pREG_USEQ_REGS_PIXSATURATELATCHCTRL                      ((volatile       uint16_t *)      ADDR_USEQ_REGS_PIXSATURATELATCHCTRL)
#define REG_USEQ_REGS_PIXSATURATELATCHCTRL                      (*((volatile       uint16_t *)    ADDR_USEQ_REGS_PIXSATURATELATCHCTRL))
#define pREG_USEQ_REGS_PIXSATURATEREADOUTCTRL                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_PIXSATURATEREADOUTCTRL)
#define REG_USEQ_REGS_PIXSATURATEREADOUTCTRL                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_PIXSATURATEREADOUTCTRL))
#define pREG_USEQ_REGS_ROWCNTINCRCONTROL                         ((volatile       uint16_t *)      ADDR_USEQ_REGS_ROWCNTINCRCONTROL)
#define REG_USEQ_REGS_ROWCNTINCRCONTROL                         (*((volatile       uint16_t *)    ADDR_USEQ_REGS_ROWCNTINCRCONTROL))
#define pREG_USEQ_REGS_PIXGAINTAG0LATCHCTRL                      ((volatile       uint16_t *)      ADDR_USEQ_REGS_PIXGAINTAG0LATCHCTRL)
#define REG_USEQ_REGS_PIXGAINTAG0LATCHCTRL                      (*((volatile       uint16_t *)    ADDR_USEQ_REGS_PIXGAINTAG0LATCHCTRL))
#define pREG_USEQ_REGS_PIXGAINTAG0READOUTCTRL                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_PIXGAINTAG0READOUTCTRL)
#define REG_USEQ_REGS_PIXGAINTAG0READOUTCTRL                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_PIXGAINTAG0READOUTCTRL))
#define pREG_USEQ_REGS_I2CCTRL                                   ((volatile       uint16_t *)      ADDR_USEQ_REGS_I2CCTRL)
#define REG_USEQ_REGS_I2CCTRL                                   (*((volatile       uint16_t *)    ADDR_USEQ_REGS_I2CCTRL))
#define pREG_USEQ_REGS_SEQUENCESTATUS                            ((volatile       uint16_t *)      ADDR_USEQ_REGS_SEQUENCESTATUS)
#define REG_USEQ_REGS_SEQUENCESTATUS                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS_SEQUENCESTATUS))
#define pREG_USEQ_REGS_SYSTEMCLOCKCONTROL                        ((volatile       uint16_t *)      ADDR_USEQ_REGS_SYSTEMCLOCKCONTROL)
#define REG_USEQ_REGS_SYSTEMCLOCKCONTROL                        (*((volatile       uint16_t *)    ADDR_USEQ_REGS_SYSTEMCLOCKCONTROL))
#define pREG_USEQ_REGS_CALLRPTCOUNT                              ((volatile       uint16_t *)      ADDR_USEQ_REGS_CALLRPTCOUNT)
#define REG_USEQ_REGS_CALLRPTCOUNT                              (*((volatile       uint16_t *)    ADDR_USEQ_REGS_CALLRPTCOUNT))
#define pREG_USEQ_REGS_GTSWAP                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GTSWAP)
#define REG_USEQ_REGS_GTSWAP                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GTSWAP))
#define pREG_USEQ_REGS_INTERRUPTENABLE                           ((volatile       uint16_t *)      ADDR_USEQ_REGS_INTERRUPTENABLE)
#define REG_USEQ_REGS_INTERRUPTENABLE                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS_INTERRUPTENABLE))
#define pREG_USEQ_REGS_ERRORSET                                  ((volatile       uint16_t *)      ADDR_USEQ_REGS_ERRORSET)
#define REG_USEQ_REGS_ERRORSET                                  (*((volatile       uint16_t *)    ADDR_USEQ_REGS_ERRORSET))
#define pREG_USEQ_REGS_ERRORSTATUS                               ((volatile       uint16_t *)      ADDR_USEQ_REGS_ERRORSTATUS)
#define REG_USEQ_REGS_ERRORSTATUS                               (*((volatile       uint16_t *)    ADDR_USEQ_REGS_ERRORSTATUS))
#define pREG_USEQ_REGS_GPIOCTRL                                  ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPIOCTRL)
#define REG_USEQ_REGS_GPIOCTRL                                  (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPIOCTRL))
#define pREG_USEQ_REGS_GPIOINPUT                                 ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPIOINPUT)
#define REG_USEQ_REGS_GPIOINPUT                                 (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPIOINPUT))
#define pREG_USEQ_REGS_GPIOOUTPUTSET                             ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPIOOUTPUTSET)
#define REG_USEQ_REGS_GPIOOUTPUTSET                             (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPIOOUTPUTSET))
#define pREG_USEQ_REGS_GPIOOUTPUTCLR                             ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPIOOUTPUTCLR)
#define REG_USEQ_REGS_GPIOOUTPUTCLR                             (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPIOOUTPUTCLR))
#define pREG_USEQ_REGS_PIXELINTERFACECTRL                        ((volatile       uint16_t *)      ADDR_USEQ_REGS_PIXELINTERFACECTRL)
#define REG_USEQ_REGS_PIXELINTERFACECTRL                        (*((volatile       uint16_t *)    ADDR_USEQ_REGS_PIXELINTERFACECTRL))
#define pREG_USEQ_REGS_ROWCNTINCRCONTROL2                        ((volatile       uint16_t *)      ADDR_USEQ_REGS_ROWCNTINCRCONTROL2)
#define REG_USEQ_REGS_ROWCNTINCRCONTROL2                        (*((volatile       uint16_t *)    ADDR_USEQ_REGS_ROWCNTINCRCONTROL2))
#define pREG_USEQ_REGS_GPIOFSYNCSNAPSHOT                         ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPIOFSYNCSNAPSHOT)
#define REG_USEQ_REGS_GPIOFSYNCSNAPSHOT                         (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPIOFSYNCSNAPSHOT))
#define pREG_USEQ_REGS_WAITFORSYNCSOURCE                         ((volatile       uint16_t *)      ADDR_USEQ_REGS_WAITFORSYNCSOURCE)
#define REG_USEQ_REGS_WAITFORSYNCSOURCE                         (*((volatile       uint16_t *)    ADDR_USEQ_REGS_WAITFORSYNCSOURCE))
#define pREG_USEQ_REGS_CTIMECTRL                                 ((volatile       uint16_t *)      ADDR_USEQ_REGS_CTIMECTRL)
#define REG_USEQ_REGS_CTIMECTRL                                 (*((volatile       uint16_t *)    ADDR_USEQ_REGS_CTIMECTRL))
#define pREG_USEQ_REGS_CTIME_0                                   ((volatile       uint16_t *)      ADDR_USEQ_REGS_CTIME_0)
#define REG_USEQ_REGS_CTIME_0                                   (*((volatile       uint16_t *)    ADDR_USEQ_REGS_CTIME_0))
#define pREG_USEQ_REGS_CTIME_1                                   ((volatile       uint16_t *)      ADDR_USEQ_REGS_CTIME_1)
#define REG_USEQ_REGS_CTIME_1                                   (*((volatile       uint16_t *)    ADDR_USEQ_REGS_CTIME_1))
#define pREG_USEQ_REGS_CTIME_2                                   ((volatile       uint16_t *)      ADDR_USEQ_REGS_CTIME_2)
#define REG_USEQ_REGS_CTIME_2                                   (*((volatile       uint16_t *)    ADDR_USEQ_REGS_CTIME_2))
#define pREG_USEQ_REGS_CTIME_3                                   ((volatile       uint16_t *)      ADDR_USEQ_REGS_CTIME_3)
#define REG_USEQ_REGS_CTIME_3                                   (*((volatile       uint16_t *)    ADDR_USEQ_REGS_CTIME_3))
#define pREG_USEQ_REGS_CTIME_4                                   ((volatile       uint16_t *)      ADDR_USEQ_REGS_CTIME_4)
#define REG_USEQ_REGS_CTIME_4                                   (*((volatile       uint16_t *)    ADDR_USEQ_REGS_CTIME_4))
#define pREG_USEQ_REGS_CTIME_5                                   ((volatile       uint16_t *)      ADDR_USEQ_REGS_CTIME_5)
#define REG_USEQ_REGS_CTIME_5                                   (*((volatile       uint16_t *)    ADDR_USEQ_REGS_CTIME_5))
#define pREG_USEQ_REGS_SOFT_RESET                                ((volatile       uint16_t *)      ADDR_USEQ_REGS_SOFT_RESET)
#define REG_USEQ_REGS_SOFT_RESET                                (*((volatile       uint16_t *)    ADDR_USEQ_REGS_SOFT_RESET))
#define pREG_USEQ_REGS_WAITFORSYNCPOLARITY                       ((volatile       uint16_t *)      ADDR_USEQ_REGS_WAITFORSYNCPOLARITY)
#define REG_USEQ_REGS_WAITFORSYNCPOLARITY                       (*((volatile       uint16_t *)    ADDR_USEQ_REGS_WAITFORSYNCPOLARITY))
#define pREG_USEQ_REGS_USEQ_DFT                                  ((volatile       uint16_t *)      ADDR_USEQ_REGS_USEQ_DFT)
#define REG_USEQ_REGS_USEQ_DFT                                  (*((volatile       uint16_t *)    ADDR_USEQ_REGS_USEQ_DFT))
#define pREG_USEQ_REGS_USEQ_PARITY                               ((volatile       uint16_t *)      ADDR_USEQ_REGS_USEQ_PARITY)
#define REG_USEQ_REGS_USEQ_PARITY                               (*((volatile       uint16_t *)    ADDR_USEQ_REGS_USEQ_PARITY))
#define pREG_USEQ_REGS_HSP_DFT                                   ((volatile       uint16_t *)      ADDR_USEQ_REGS_HSP_DFT)
#define REG_USEQ_REGS_HSP_DFT                                   (*((volatile       uint16_t *)    ADDR_USEQ_REGS_HSP_DFT))
#define pREG_USEQ_REGS_PCCOND                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_PCCOND)
#define REG_USEQ_REGS_PCCOND                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_PCCOND))
#define pREG_USEQ_REGS_GPRR0                                     ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR0)
#define REG_USEQ_REGS_GPRR0                                     (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR0))
#define pREG_USEQ_REGS_GPRR1                                     ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR1)
#define REG_USEQ_REGS_GPRR1                                     (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR1))
#define pREG_USEQ_REGS_GPRR2                                     ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR2)
#define REG_USEQ_REGS_GPRR2                                     (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR2))
#define pREG_USEQ_REGS_GPRR3                                     ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR3)
#define REG_USEQ_REGS_GPRR3                                     (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR3))
#define pREG_USEQ_REGS_GPRR4                                     ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR4)
#define REG_USEQ_REGS_GPRR4                                     (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR4))
#define pREG_USEQ_REGS_GPRR5                                     ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR5)
#define REG_USEQ_REGS_GPRR5                                     (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR5))
#define pREG_USEQ_REGS_GPRR6                                     ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR6)
#define REG_USEQ_REGS_GPRR6                                     (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR6))
#define pREG_USEQ_REGS_GPRR7                                     ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR7)
#define REG_USEQ_REGS_GPRR7                                     (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR7))
#define pREG_USEQ_REGS_GPRR8                                     ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR8)
#define REG_USEQ_REGS_GPRR8                                     (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR8))
#define pREG_USEQ_REGS_GPRR9                                     ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR9)
#define REG_USEQ_REGS_GPRR9                                     (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR9))
#define pREG_USEQ_REGS_GPRR10                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR10)
#define REG_USEQ_REGS_GPRR10                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR10))
#define pREG_USEQ_REGS_GPRR11                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR11)
#define REG_USEQ_REGS_GPRR11                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR11))
#define pREG_USEQ_REGS_GPRR12                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR12)
#define REG_USEQ_REGS_GPRR12                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR12))
#define pREG_USEQ_REGS_GPRR13                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR13)
#define REG_USEQ_REGS_GPRR13                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR13))
#define pREG_USEQ_REGS_GPRR14                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR14)
#define REG_USEQ_REGS_GPRR14                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR14))
#define pREG_USEQ_REGS_GPRR15                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR15)
#define REG_USEQ_REGS_GPRR15                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR15))
#define pREG_USEQ_REGS_AMPCLKCTRL                                ((volatile       uint16_t *)      ADDR_USEQ_REGS_AMPCLKCTRL)
#define REG_USEQ_REGS_AMPCLKCTRL                                (*((volatile       uint16_t *)    ADDR_USEQ_REGS_AMPCLKCTRL))
#define pREG_USEQ_REGS_AMPCLK2CTRL                               ((volatile       uint16_t *)      ADDR_USEQ_REGS_AMPCLK2CTRL)
#define REG_USEQ_REGS_AMPCLK2CTRL                               (*((volatile       uint16_t *)    ADDR_USEQ_REGS_AMPCLK2CTRL))
#define pREG_USEQ_REGS_AMPCLK3CTRL1                              ((volatile       uint16_t *)      ADDR_USEQ_REGS_AMPCLK3CTRL1)
#define REG_USEQ_REGS_AMPCLK3CTRL1                              (*((volatile       uint16_t *)    ADDR_USEQ_REGS_AMPCLK3CTRL1))
#define pREG_USEQ_REGS_AMPCLK3CTRL2                              ((volatile       uint16_t *)      ADDR_USEQ_REGS_AMPCLK3CTRL2)
#define REG_USEQ_REGS_AMPCLK3CTRL2                              (*((volatile       uint16_t *)    ADDR_USEQ_REGS_AMPCLK3CTRL2))
#define pREG_USEQ_REGS_NOISERESETCTRL1                           ((volatile       uint16_t *)      ADDR_USEQ_REGS_NOISERESETCTRL1)
#define REG_USEQ_REGS_NOISERESETCTRL1                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS_NOISERESETCTRL1))
#define pREG_USEQ_REGS_NOISERESETCTRL2                           ((volatile       uint16_t *)      ADDR_USEQ_REGS_NOISERESETCTRL2)
#define REG_USEQ_REGS_NOISERESETCTRL2                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS_NOISERESETCTRL2))
#define pREG_USEQ_REGS_PIXRESETCTRL1                             ((volatile       uint16_t *)      ADDR_USEQ_REGS_PIXRESETCTRL1)
#define REG_USEQ_REGS_PIXRESETCTRL1                             (*((volatile       uint16_t *)    ADDR_USEQ_REGS_PIXRESETCTRL1))
#define pREG_USEQ_REGS_PIXRESETCTRL2                             ((volatile       uint16_t *)      ADDR_USEQ_REGS_PIXRESETCTRL2)
#define REG_USEQ_REGS_PIXRESETCTRL2                             (*((volatile       uint16_t *)    ADDR_USEQ_REGS_PIXRESETCTRL2))
#define pREG_USEQ_REGS_GPIOPINFUNC1                              ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPIOPINFUNC1)
#define REG_USEQ_REGS_GPIOPINFUNC1                              (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPIOPINFUNC1))
#define pREG_USEQ_REGS_GPIOPINFUNC2                              ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPIOPINFUNC2)
#define REG_USEQ_REGS_GPIOPINFUNC2                              (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPIOPINFUNC2))
#define pREG_USEQ_REGS_USEQ_DBGMUX                               ((volatile       uint16_t *)      ADDR_USEQ_REGS_USEQ_DBGMUX)
#define REG_USEQ_REGS_USEQ_DBGMUX                               (*((volatile       uint16_t *)    ADDR_USEQ_REGS_USEQ_DBGMUX))
#define pREG_USEQ_REGS_USEQ_CHIP_DBGMUX                          ((volatile       uint16_t *)      ADDR_USEQ_REGS_USEQ_CHIP_DBGMUX)
#define REG_USEQ_REGS_USEQ_CHIP_DBGMUX                          (*((volatile       uint16_t *)    ADDR_USEQ_REGS_USEQ_CHIP_DBGMUX))
#define pREG_USEQ_REGS_MM_CTRL                                   ((volatile       uint16_t *)      ADDR_USEQ_REGS_MM_CTRL)
#define REG_USEQ_REGS_MM_CTRL                                   (*((volatile       uint16_t *)    ADDR_USEQ_REGS_MM_CTRL))
#define pREG_USEQ_REGS_ERRJMPADDR                                ((volatile       uint16_t *)      ADDR_USEQ_REGS_ERRJMPADDR)
#define REG_USEQ_REGS_ERRJMPADDR                                (*((volatile       uint16_t *)    ADDR_USEQ_REGS_ERRJMPADDR))
#define pREG_USEQ_REGS_STOPERRENA                                ((volatile       uint16_t *)      ADDR_USEQ_REGS_STOPERRENA)
#define REG_USEQ_REGS_STOPERRENA                                (*((volatile       uint16_t *)    ADDR_USEQ_REGS_STOPERRENA))
#define pREG_USEQ_REGS_ADCCNVTCTRL1                              ((volatile       uint16_t *)      ADDR_USEQ_REGS_ADCCNVTCTRL1)
#define REG_USEQ_REGS_ADCCNVTCTRL1                              (*((volatile       uint16_t *)    ADDR_USEQ_REGS_ADCCNVTCTRL1))
#define pREG_USEQ_REGS_ADCCNVTCTRL2                              ((volatile       uint16_t *)      ADDR_USEQ_REGS_ADCCNVTCTRL2)
#define REG_USEQ_REGS_ADCCNVTCTRL2                              (*((volatile       uint16_t *)    ADDR_USEQ_REGS_ADCCNVTCTRL2))
#define pREG_USEQ_REGS_ADCCNVTCTRL3                              ((volatile       uint16_t *)      ADDR_USEQ_REGS_ADCCNVTCTRL3)
#define REG_USEQ_REGS_ADCCNVTCTRL3                              (*((volatile       uint16_t *)    ADDR_USEQ_REGS_ADCCNVTCTRL3))
#define pREG_USEQ_REGS_ADCCNVTCTRL4                              ((volatile       uint16_t *)      ADDR_USEQ_REGS_ADCCNVTCTRL4)
#define REG_USEQ_REGS_ADCCNVTCTRL4                              (*((volatile       uint16_t *)    ADDR_USEQ_REGS_ADCCNVTCTRL4))
#define pREG_USEQ_REGS_GAINTAG1CLKCTRL1                          ((volatile       uint16_t *)      ADDR_USEQ_REGS_GAINTAG1CLKCTRL1)
#define REG_USEQ_REGS_GAINTAG1CLKCTRL1                          (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GAINTAG1CLKCTRL1))
#define pREG_USEQ_REGS_GAINTAG1CLKCTRL2                          ((volatile       uint16_t *)      ADDR_USEQ_REGS_GAINTAG1CLKCTRL2)
#define REG_USEQ_REGS_GAINTAG1CLKCTRL2                          (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GAINTAG1CLKCTRL2))
#define pREG_USEQ_REGS_GAINTAGTHRESHCTRL1                        ((volatile       uint16_t *)      ADDR_USEQ_REGS_GAINTAGTHRESHCTRL1)
#define REG_USEQ_REGS_GAINTAGTHRESHCTRL1                        (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GAINTAGTHRESHCTRL1))
#define pREG_USEQ_REGS_GAINTAGTHRESHCTRL2                        ((volatile       uint16_t *)      ADDR_USEQ_REGS_GAINTAGTHRESHCTRL2)
#define REG_USEQ_REGS_GAINTAGTHRESHCTRL2                        (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GAINTAGTHRESHCTRL2))
#define pREG_USEQ_REGS_GAINTAGTHRESHSEL                          ((volatile       uint16_t *)      ADDR_USEQ_REGS_GAINTAGTHRESHSEL)
#define REG_USEQ_REGS_GAINTAGTHRESHSEL                          (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GAINTAGTHRESHSEL))
#define pREG_USEQ_REGS_GAINTAG0CLKCTRL1                          ((volatile       uint16_t *)      ADDR_USEQ_REGS_GAINTAG0CLKCTRL1)
#define REG_USEQ_REGS_GAINTAG0CLKCTRL1                          (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GAINTAG0CLKCTRL1))
#define pREG_USEQ_REGS_GAINTAG0CLKCTRL2                          ((volatile       uint16_t *)      ADDR_USEQ_REGS_GAINTAG0CLKCTRL2)
#define REG_USEQ_REGS_GAINTAG0CLKCTRL2                          (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GAINTAG0CLKCTRL2))
#define pREG_USEQ_REGS_FORCESFCTRL1                              ((volatile       uint16_t *)      ADDR_USEQ_REGS_FORCESFCTRL1)
#define REG_USEQ_REGS_FORCESFCTRL1                              (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FORCESFCTRL1))
#define pREG_USEQ_REGS_FORCESFCTRL2                              ((volatile       uint16_t *)      ADDR_USEQ_REGS_FORCESFCTRL2)
#define REG_USEQ_REGS_FORCESFCTRL2                              (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FORCESFCTRL2))
#define pREG_USEQ_REGS_FORCEIPDACTRL1                            ((volatile       uint16_t *)      ADDR_USEQ_REGS_FORCEIPDACTRL1)
#define REG_USEQ_REGS_FORCEIPDACTRL1                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FORCEIPDACTRL1))
#define pREG_USEQ_REGS_FORCEIPDACTRL2                            ((volatile       uint16_t *)      ADDR_USEQ_REGS_FORCEIPDACTRL2)
#define REG_USEQ_REGS_FORCEIPDACTRL2                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FORCEIPDACTRL2))
#define pREG_USEQ_REGS_USEQRAMLOADADDR                           ((volatile       uint16_t *)      ADDR_USEQ_REGS_USEQRAMLOADADDR)
#define REG_USEQ_REGS_USEQRAMLOADADDR                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS_USEQRAMLOADADDR))
#define pREG_USEQ_REGS_USEQRAMRDSTADDR                           ((volatile       uint16_t *)      ADDR_USEQ_REGS_USEQRAMRDSTADDR)
#define REG_USEQ_REGS_USEQRAMRDSTADDR                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS_USEQRAMRDSTADDR))
#define pREG_USEQ_REGS_USEQRAMLOADDATA                           ((volatile       uint16_t *)      ADDR_USEQ_REGS_USEQRAMLOADDATA)
#define REG_USEQ_REGS_USEQRAMLOADDATA                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS_USEQRAMLOADDATA))
#define pREG_USEQ_REGS_USEQRAMLOADDATAALIAS                      ((volatile       uint16_t *)      ADDR_USEQ_REGS_USEQRAMLOADDATAALIAS)
#define REG_USEQ_REGS_USEQRAMLOADDATAALIAS                      (*((volatile       uint16_t *)    ADDR_USEQ_REGS_USEQRAMLOADDATAALIAS))
#define pREG_USEQ_REGS_USEQRAMRDDATA                             ((volatile       uint16_t *)      ADDR_USEQ_REGS_USEQRAMRDDATA)
#define REG_USEQ_REGS_USEQRAMRDDATA                             (*((volatile       uint16_t *)    ADDR_USEQ_REGS_USEQRAMRDDATA))
#define pREG_USEQ_REGS_USEQRAMRDDATAALIAS                        ((volatile       uint16_t *)      ADDR_USEQ_REGS_USEQRAMRDDATAALIAS)
#define REG_USEQ_REGS_USEQRAMRDDATAALIAS                        (*((volatile       uint16_t *)    ADDR_USEQ_REGS_USEQRAMRDDATAALIAS))
#define pREG_USEQ_REGS_PWM_CTRL_0                                ((volatile       uint16_t *)      ADDR_USEQ_REGS_PWM_CTRL_0)
#define REG_USEQ_REGS_PWM_CTRL_0                                (*((volatile       uint16_t *)    ADDR_USEQ_REGS_PWM_CTRL_0))
#define pREG_USEQ_REGS_PWM_CTRL_1                                ((volatile       uint16_t *)      ADDR_USEQ_REGS_PWM_CTRL_1)
#define REG_USEQ_REGS_PWM_CTRL_1                                (*((volatile       uint16_t *)    ADDR_USEQ_REGS_PWM_CTRL_1))
#define pREG_USEQ_REGS_FSYNCCTRL                                 ((volatile       uint16_t *)      ADDR_USEQ_REGS_FSYNCCTRL)
#define REG_USEQ_REGS_FSYNCCTRL                                 (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FSYNCCTRL))
#define pREG_USEQ_REGS_FSYNCSTATUS                               ((volatile       uint16_t *)      ADDR_USEQ_REGS_FSYNCSTATUS)
#define REG_USEQ_REGS_FSYNCSTATUS                               (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FSYNCSTATUS))
#define pREG_USEQ_REGS_FSYNCLSMODCNTR_0                          ((volatile       uint16_t *)      ADDR_USEQ_REGS_FSYNCLSMODCNTR_0)
#define REG_USEQ_REGS_FSYNCLSMODCNTR_0                          (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FSYNCLSMODCNTR_0))
#define pREG_USEQ_REGS_FSYNCLSMODCNTR_1                          ((volatile       uint16_t *)      ADDR_USEQ_REGS_FSYNCLSMODCNTR_1)
#define REG_USEQ_REGS_FSYNCLSMODCNTR_1                          (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FSYNCLSMODCNTR_1))
#define pREG_USEQ_REGS_FSYNCINTCNTR_0                            ((volatile       uint16_t *)      ADDR_USEQ_REGS_FSYNCINTCNTR_0)
#define REG_USEQ_REGS_FSYNCINTCNTR_0                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FSYNCINTCNTR_0))
#define pREG_USEQ_REGS_FSYNCINTCNTR_1                            ((volatile       uint16_t *)      ADDR_USEQ_REGS_FSYNCINTCNTR_1)
#define REG_USEQ_REGS_FSYNCINTCNTR_1                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FSYNCINTCNTR_1))
#define pREG_USEQ_REGS_FSYNCSYSCNTR_0                            ((volatile       uint16_t *)      ADDR_USEQ_REGS_FSYNCSYSCNTR_0)
#define REG_USEQ_REGS_FSYNCSYSCNTR_0                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FSYNCSYSCNTR_0))
#define pREG_USEQ_REGS_FSYNCSYSCNTR_1                            ((volatile       uint16_t *)      ADDR_USEQ_REGS_FSYNCSYSCNTR_1)
#define REG_USEQ_REGS_FSYNCSYSCNTR_1                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS_FSYNCSYSCNTR_1))
#define pREG_USEQ_REGS_GPRR16                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR16)
#define REG_USEQ_REGS_GPRR16                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR16))
#define pREG_USEQ_REGS_GPRR17                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR17)
#define REG_USEQ_REGS_GPRR17                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR17))
#define pREG_USEQ_REGS_GPRR18                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR18)
#define REG_USEQ_REGS_GPRR18                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR18))
#define pREG_USEQ_REGS_GPRR19                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR19)
#define REG_USEQ_REGS_GPRR19                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR19))
#define pREG_USEQ_REGS_GPRR20                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR20)
#define REG_USEQ_REGS_GPRR20                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR20))
#define pREG_USEQ_REGS_GPRR21                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR21)
#define REG_USEQ_REGS_GPRR21                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR21))
#define pREG_USEQ_REGS_GPRR22                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR22)
#define REG_USEQ_REGS_GPRR22                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR22))
#define pREG_USEQ_REGS_GPRR23                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR23)
#define REG_USEQ_REGS_GPRR23                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR23))
#define pREG_USEQ_REGS_GPRR24                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR24)
#define REG_USEQ_REGS_GPRR24                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR24))
#define pREG_USEQ_REGS_GPRR25                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR25)
#define REG_USEQ_REGS_GPRR25                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR25))
#define pREG_USEQ_REGS_GPRR26                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR26)
#define REG_USEQ_REGS_GPRR26                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR26))
#define pREG_USEQ_REGS_GPRR27                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR27)
#define REG_USEQ_REGS_GPRR27                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR27))
#define pREG_USEQ_REGS_GPRR28                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR28)
#define REG_USEQ_REGS_GPRR28                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR28))
#define pREG_USEQ_REGS_GPRR29                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR29)
#define REG_USEQ_REGS_GPRR29                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR29))
#define pREG_USEQ_REGS_GPRR30                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR30)
#define REG_USEQ_REGS_GPRR30                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR30))
#define pREG_USEQ_REGS_GPRR31                                    ((volatile       uint16_t *)      ADDR_USEQ_REGS_GPRR31)
#define REG_USEQ_REGS_GPRR31                                    (*((volatile       uint16_t *)    ADDR_USEQ_REGS_GPRR31))

#endif  /* end ifndef USEQ_REGS_MAP1_ADDR_CDEF_H_ */


#ifndef AI_REGS_YODA_ADDR_CDEF_H_
#define AI_REGS_YODA_ADDR_CDEF_H_    /* AI_REGS_YODA: Your module description, here. */

/* ====================================================================================================
        AI_REGS_YODA Module Instances Register Pointer Definitions
   ==================================================================================================== */
#define pREG_AI_REGS_ADC_CTRL0_S1                                ((volatile       uint16_t *)      ADDR_AI_REGS_ADC_CTRL0_S1)
#define REG_AI_REGS_ADC_CTRL0_S1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_ADC_CTRL0_S1))
#define pREG_AI_REGS_ADC_CTRL1_S1                                ((volatile       uint16_t *)      ADDR_AI_REGS_ADC_CTRL1_S1)
#define REG_AI_REGS_ADC_CTRL1_S1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_ADC_CTRL1_S1))
#define pREG_AI_REGS_ADC_CTRL2_S1                                ((volatile       uint16_t *)      ADDR_AI_REGS_ADC_CTRL2_S1)
#define REG_AI_REGS_ADC_CTRL2_S1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_ADC_CTRL2_S1))
#define pREG_AI_REGS_ADCPLL_CTRL0_S1                             ((volatile       uint16_t *)      ADDR_AI_REGS_ADCPLL_CTRL0_S1)
#define REG_AI_REGS_ADCPLL_CTRL0_S1                             (*((volatile       uint16_t *)    ADDR_AI_REGS_ADCPLL_CTRL0_S1))
#define pREG_AI_REGS_ADCPLL_CTRL1_S1                             ((volatile       uint16_t *)      ADDR_AI_REGS_ADCPLL_CTRL1_S1)
#define REG_AI_REGS_ADCPLL_CTRL1_S1                             (*((volatile       uint16_t *)    ADDR_AI_REGS_ADCPLL_CTRL1_S1))
#define pREG_AI_REGS_ADCPLL_CTRL2_S1                             ((volatile       uint16_t *)      ADDR_AI_REGS_ADCPLL_CTRL2_S1)
#define REG_AI_REGS_ADCPLL_CTRL2_S1                             (*((volatile       uint16_t *)    ADDR_AI_REGS_ADCPLL_CTRL2_S1))
#define pREG_AI_REGS_AMP_CTRL0_S1                                ((volatile       uint16_t *)      ADDR_AI_REGS_AMP_CTRL0_S1)
#define REG_AI_REGS_AMP_CTRL0_S1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_AMP_CTRL0_S1))
#define pREG_AI_REGS_AMP_CTRL1_S1                                ((volatile       uint16_t *)      ADDR_AI_REGS_AMP_CTRL1_S1)
#define REG_AI_REGS_AMP_CTRL1_S1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_AMP_CTRL1_S1))
#define pREG_AI_REGS_AMP_CTRL2_S1                                ((volatile       uint16_t *)      ADDR_AI_REGS_AMP_CTRL2_S1)
#define REG_AI_REGS_AMP_CTRL2_S1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_AMP_CTRL2_S1))
#define pREG_AI_REGS_CHIP_ID                                     ((volatile       uint16_t *)      ADDR_AI_REGS_CHIP_ID)
#define REG_AI_REGS_CHIP_ID                                     (*((volatile       uint16_t *)    ADDR_AI_REGS_CHIP_ID))
#define pREG_AI_REGS_CKGEN_CTRL                                  ((volatile       uint16_t *)      ADDR_AI_REGS_CKGEN_CTRL)
#define REG_AI_REGS_CKGEN_CTRL                                  (*((volatile       uint16_t *)    ADDR_AI_REGS_CKGEN_CTRL))
#define pREG_AI_REGS_CKGEN_S1                                    ((volatile       uint16_t *)      ADDR_AI_REGS_CKGEN_S1)
#define REG_AI_REGS_CKGEN_S1                                    (*((volatile       uint16_t *)    ADDR_AI_REGS_CKGEN_S1))
#define pREG_AI_REGS_CLK_CTRL                                    ((volatile       uint16_t *)      ADDR_AI_REGS_CLK_CTRL)
#define REG_AI_REGS_CLK_CTRL                                    (*((volatile       uint16_t *)    ADDR_AI_REGS_CLK_CTRL))
#define pREG_AI_REGS_CLK_DE_CTRL_S1                              ((volatile       uint16_t *)      ADDR_AI_REGS_CLK_DE_CTRL_S1)
#define REG_AI_REGS_CLK_DE_CTRL_S1                              (*((volatile       uint16_t *)    ADDR_AI_REGS_CLK_DE_CTRL_S1))
#define pREG_AI_REGS_CLK_LVDSTX_S1                               ((volatile       uint16_t *)      ADDR_AI_REGS_CLK_LVDSTX_S1)
#define REG_AI_REGS_CLK_LVDSTX_S1                               (*((volatile       uint16_t *)    ADDR_AI_REGS_CLK_LVDSTX_S1))
#define pREG_AI_REGS_CLKTREE0                                    ((volatile       uint16_t *)      ADDR_AI_REGS_CLKTREE0)
#define REG_AI_REGS_CLKTREE0                                    (*((volatile       uint16_t *)    ADDR_AI_REGS_CLKTREE0))
#define pREG_AI_REGS_CLKTREE_S1                                  ((volatile       uint16_t *)      ADDR_AI_REGS_CLKTREE_S1)
#define REG_AI_REGS_CLKTREE_S1                                  (*((volatile       uint16_t *)    ADDR_AI_REGS_CLKTREE_S1))
#define pREG_AI_REGS_DAC_CTRL1                                   ((volatile       uint16_t *)      ADDR_AI_REGS_DAC_CTRL1)
#define REG_AI_REGS_DAC_CTRL1                                   (*((volatile       uint16_t *)    ADDR_AI_REGS_DAC_CTRL1))
#define pREG_AI_REGS_DAC_CTRL2                                   ((volatile       uint16_t *)      ADDR_AI_REGS_DAC_CTRL2)
#define REG_AI_REGS_DAC_CTRL2                                   (*((volatile       uint16_t *)    ADDR_AI_REGS_DAC_CTRL2))
#define pREG_AI_REGS_DAC_CTRL0_S1                                ((volatile       uint16_t *)      ADDR_AI_REGS_DAC_CTRL0_S1)
#define REG_AI_REGS_DAC_CTRL0_S1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_DAC_CTRL0_S1))
#define pREG_AI_REGS_DAC_CTRL1_S1                                ((volatile       uint16_t *)      ADDR_AI_REGS_DAC_CTRL1_S1)
#define REG_AI_REGS_DAC_CTRL1_S1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_DAC_CTRL1_S1))
#define pREG_AI_REGS_DAC_CTRL2_S1                                ((volatile       uint16_t *)      ADDR_AI_REGS_DAC_CTRL2_S1)
#define REG_AI_REGS_DAC_CTRL2_S1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_DAC_CTRL2_S1))
#define pREG_AI_REGS_DAC_CTRL3_S1                                ((volatile       uint16_t *)      ADDR_AI_REGS_DAC_CTRL3_S1)
#define REG_AI_REGS_DAC_CTRL3_S1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_DAC_CTRL3_S1))
#define pREG_AI_REGS_DAC_DATA                                    ((volatile       uint16_t *)      ADDR_AI_REGS_DAC_DATA)
#define REG_AI_REGS_DAC_DATA                                    (*((volatile       uint16_t *)    ADDR_AI_REGS_DAC_DATA))
#define pREG_AI_REGS_IPDA_CTRL_S1                                ((volatile       uint16_t *)      ADDR_AI_REGS_IPDA_CTRL_S1)
#define REG_AI_REGS_IPDA_CTRL_S1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_IPDA_CTRL_S1))
#define pREG_AI_REGS_LS_LVDSTX_S1                                ((volatile       uint16_t *)      ADDR_AI_REGS_LS_LVDSTX_S1)
#define REG_AI_REGS_LS_LVDSTX_S1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_LS_LVDSTX_S1))
#define pREG_AI_REGS_LSCTRL0_S1                                  ((volatile       uint16_t *)      ADDR_AI_REGS_LSCTRL0_S1)
#define REG_AI_REGS_LSCTRL0_S1                                  (*((volatile       uint16_t *)    ADDR_AI_REGS_LSCTRL0_S1))
#define pREG_AI_REGS_LSMOD_EN                                    ((volatile       uint16_t *)      ADDR_AI_REGS_LSMOD_EN)
#define REG_AI_REGS_LSMOD_EN                                    (*((volatile       uint16_t *)    ADDR_AI_REGS_LSMOD_EN))
#define pREG_AI_REGS_ROW_CTRL                                    ((volatile       uint16_t *)      ADDR_AI_REGS_ROW_CTRL)
#define REG_AI_REGS_ROW_CTRL                                    (*((volatile       uint16_t *)    ADDR_AI_REGS_ROW_CTRL))
#define pREG_AI_REGS_PLL_CTRL                                    ((volatile       uint16_t *)      ADDR_AI_REGS_PLL_CTRL)
#define REG_AI_REGS_PLL_CTRL                                    (*((volatile       uint16_t *)    ADDR_AI_REGS_PLL_CTRL))
#define pREG_AI_REGS_PLL_STATUS                                  ((volatile       uint16_t *)      ADDR_AI_REGS_PLL_STATUS)
#define REG_AI_REGS_PLL_STATUS                                  (*((volatile       uint16_t *)    ADDR_AI_REGS_PLL_STATUS))
#define pREG_AI_REGS_POWER_DOWN_0                                ((volatile       uint16_t *)      ADDR_AI_REGS_POWER_DOWN_0)
#define REG_AI_REGS_POWER_DOWN_0                                (*((volatile       uint16_t *)    ADDR_AI_REGS_POWER_DOWN_0))
#define pREG_AI_REGS_POWER_DOWN_ADC_OTHERS                       ((volatile       uint16_t *)      ADDR_AI_REGS_POWER_DOWN_ADC_OTHERS)
#define REG_AI_REGS_POWER_DOWN_ADC_OTHERS                       (*((volatile       uint16_t *)    ADDR_AI_REGS_POWER_DOWN_ADC_OTHERS))
#define pREG_AI_REGS_POWER_DOWN_READOUT                          ((volatile       uint16_t *)      ADDR_AI_REGS_POWER_DOWN_READOUT)
#define REG_AI_REGS_POWER_DOWN_READOUT                          (*((volatile       uint16_t *)    ADDR_AI_REGS_POWER_DOWN_READOUT))
#define pREG_AI_REGS_PUMP_S1                                     ((volatile       uint16_t *)      ADDR_AI_REGS_PUMP_S1)
#define REG_AI_REGS_PUMP_S1                                     (*((volatile       uint16_t *)    ADDR_AI_REGS_PUMP_S1))
#define pREG_AI_REGS_READOUT_S1                                  ((volatile       uint16_t *)      ADDR_AI_REGS_READOUT_S1)
#define REG_AI_REGS_READOUT_S1                                  (*((volatile       uint16_t *)    ADDR_AI_REGS_READOUT_S1))
#define pREG_AI_REGS_REGIF_CTRL                                  ((volatile       uint16_t *)      ADDR_AI_REGS_REGIF_CTRL)
#define REG_AI_REGS_REGIF_CTRL                                  (*((volatile       uint16_t *)    ADDR_AI_REGS_REGIF_CTRL))
#define pREG_AI_REGS_REGIF_RDATA                                 ((volatile       uint16_t *)      ADDR_AI_REGS_REGIF_RDATA)
#define REG_AI_REGS_REGIF_RDATA                                 (*((volatile       uint16_t *)    ADDR_AI_REGS_REGIF_RDATA))
#define pREG_AI_REGS_SSPLL_CTRL0_S1                              ((volatile       uint16_t *)      ADDR_AI_REGS_SSPLL_CTRL0_S1)
#define REG_AI_REGS_SSPLL_CTRL0_S1                              (*((volatile       uint16_t *)    ADDR_AI_REGS_SSPLL_CTRL0_S1))
#define pREG_AI_REGS_SSPLL_CTRL1_S1                              ((volatile       uint16_t *)      ADDR_AI_REGS_SSPLL_CTRL1_S1)
#define REG_AI_REGS_SSPLL_CTRL1_S1                              (*((volatile       uint16_t *)    ADDR_AI_REGS_SSPLL_CTRL1_S1))
#define pREG_AI_REGS_SSPLL_CTRL2_S1                              ((volatile       uint16_t *)      ADDR_AI_REGS_SSPLL_CTRL2_S1)
#define REG_AI_REGS_SSPLL_CTRL2_S1                              (*((volatile       uint16_t *)    ADDR_AI_REGS_SSPLL_CTRL2_S1))
#define pREG_AI_REGS_SYSPLL_CTRL0_S1                             ((volatile       uint16_t *)      ADDR_AI_REGS_SYSPLL_CTRL0_S1)
#define REG_AI_REGS_SYSPLL_CTRL0_S1                             (*((volatile       uint16_t *)    ADDR_AI_REGS_SYSPLL_CTRL0_S1))
#define pREG_AI_REGS_SYSPLL_CTRL1_S1                             ((volatile       uint16_t *)      ADDR_AI_REGS_SYSPLL_CTRL1_S1)
#define REG_AI_REGS_SYSPLL_CTRL1_S1                             (*((volatile       uint16_t *)    ADDR_AI_REGS_SYSPLL_CTRL1_S1))
#define pREG_AI_REGS_SYSPLL_CTRL2_S1                             ((volatile       uint16_t *)      ADDR_AI_REGS_SYSPLL_CTRL2_S1)
#define REG_AI_REGS_SYSPLL_CTRL2_S1                             (*((volatile       uint16_t *)    ADDR_AI_REGS_SYSPLL_CTRL2_S1))
#define pREG_AI_REGS_ANA_TEST_MUX_S1                             ((volatile       uint16_t *)      ADDR_AI_REGS_ANA_TEST_MUX_S1)
#define REG_AI_REGS_ANA_TEST_MUX_S1                             (*((volatile       uint16_t *)    ADDR_AI_REGS_ANA_TEST_MUX_S1))
#define pREG_AI_REGS_TS_CTRL_S1                                  ((volatile       uint16_t *)      ADDR_AI_REGS_TS_CTRL_S1)
#define REG_AI_REGS_TS_CTRL_S1                                  (*((volatile       uint16_t *)    ADDR_AI_REGS_TS_CTRL_S1))
#define pREG_AI_REGS_TS_CTRL                                     ((volatile       uint16_t *)      ADDR_AI_REGS_TS_CTRL)
#define REG_AI_REGS_TS_CTRL                                     (*((volatile       uint16_t *)    ADDR_AI_REGS_TS_CTRL))
#define pREG_AI_REGS_TS_DATA                                     ((volatile       uint16_t *)      ADDR_AI_REGS_TS_DATA)
#define REG_AI_REGS_TS_DATA                                     (*((volatile       uint16_t *)    ADDR_AI_REGS_TS_DATA))
#define pREG_AI_REGS_VLOWENABLE                                  ((volatile       uint16_t *)      ADDR_AI_REGS_VLOWENABLE)
#define REG_AI_REGS_VLOWENABLE                                  (*((volatile       uint16_t *)    ADDR_AI_REGS_VLOWENABLE))
#define pREG_AI_REGS_VLOWREGCTRL0_S2                             ((volatile       uint16_t *)      ADDR_AI_REGS_VLOWREGCTRL0_S2)
#define REG_AI_REGS_VLOWREGCTRL0_S2                             (*((volatile       uint16_t *)    ADDR_AI_REGS_VLOWREGCTRL0_S2))
#define pREG_AI_REGS_VLOWREGCTRL1_S2                             ((volatile       uint16_t *)      ADDR_AI_REGS_VLOWREGCTRL1_S2)
#define REG_AI_REGS_VLOWREGCTRL1_S2                             (*((volatile       uint16_t *)    ADDR_AI_REGS_VLOWREGCTRL1_S2))
#define pREG_AI_REGS_VLOWREGCTRL2_S2                             ((volatile       uint16_t *)      ADDR_AI_REGS_VLOWREGCTRL2_S2)
#define REG_AI_REGS_VLOWREGCTRL2_S2                             (*((volatile       uint16_t *)    ADDR_AI_REGS_VLOWREGCTRL2_S2))
#define pREG_AI_REGS_VLOWREGCTRL3_S2                             ((volatile       uint16_t *)      ADDR_AI_REGS_VLOWREGCTRL3_S2)
#define REG_AI_REGS_VLOWREGCTRL3_S2                             (*((volatile       uint16_t *)    ADDR_AI_REGS_VLOWREGCTRL3_S2))
#define pREG_AI_REGS_VLOWREGCTRL4_S2                             ((volatile       uint16_t *)      ADDR_AI_REGS_VLOWREGCTRL4_S2)
#define REG_AI_REGS_VLOWREGCTRL4_S2                             (*((volatile       uint16_t *)    ADDR_AI_REGS_VLOWREGCTRL4_S2))
#define pREG_AI_REGS_VLOWSHOCTRL1                                ((volatile       uint16_t *)      ADDR_AI_REGS_VLOWSHOCTRL1)
#define REG_AI_REGS_VLOWSHOCTRL1                                (*((volatile       uint16_t *)    ADDR_AI_REGS_VLOWSHOCTRL1))
#define pREG_AI_REGS_VLOWSHOCTRL2                                ((volatile       uint16_t *)      ADDR_AI_REGS_VLOWSHOCTRL2)
#define REG_AI_REGS_VLOWSHOCTRL2                                (*((volatile       uint16_t *)    ADDR_AI_REGS_VLOWSHOCTRL2))
#define pREG_AI_REGS_VLOWSHOCTRL3                                ((volatile       uint16_t *)      ADDR_AI_REGS_VLOWSHOCTRL3)
#define REG_AI_REGS_VLOWSHOCTRL3                                (*((volatile       uint16_t *)    ADDR_AI_REGS_VLOWSHOCTRL3))
#define pREG_AI_REGS_VLOWSHODETECT                               ((volatile       uint16_t *)      ADDR_AI_REGS_VLOWSHODETECT)
#define REG_AI_REGS_VLOWSHODETECT                               (*((volatile       uint16_t *)    ADDR_AI_REGS_VLOWSHODETECT))
#define pREG_AI_REGS_XOSC_CTRL                                   ((volatile       uint16_t *)      ADDR_AI_REGS_XOSC_CTRL)
#define REG_AI_REGS_XOSC_CTRL                                   (*((volatile       uint16_t *)    ADDR_AI_REGS_XOSC_CTRL))
#define pREG_AI_REGS_CHAIN1_LEN                                  ((volatile       uint16_t *)      ADDR_AI_REGS_CHAIN1_LEN)
#define REG_AI_REGS_CHAIN1_LEN                                  (*((volatile       uint16_t *)    ADDR_AI_REGS_CHAIN1_LEN))
#define pREG_AI_REGS_CHAIN2_LEN                                  ((volatile       uint16_t *)      ADDR_AI_REGS_CHAIN2_LEN)
#define REG_AI_REGS_CHAIN2_LEN                                  (*((volatile       uint16_t *)    ADDR_AI_REGS_CHAIN2_LEN))
#define pREG_AI_REGS_MIPITX_CTRL                                 ((volatile       uint16_t *)      ADDR_AI_REGS_MIPITX_CTRL)
#define REG_AI_REGS_MIPITX_CTRL                                 (*((volatile       uint16_t *)    ADDR_AI_REGS_MIPITX_CTRL))
#define pREG_AI_REGS_SSPLL_CTRL3_S1                              ((volatile       uint16_t *)      ADDR_AI_REGS_SSPLL_CTRL3_S1)
#define REG_AI_REGS_SSPLL_CTRL3_S1                              (*((volatile       uint16_t *)    ADDR_AI_REGS_SSPLL_CTRL3_S1))
#define pREG_AI_REGS_PIXEL_BIAS                                  ((volatile       uint16_t *)      ADDR_AI_REGS_PIXEL_BIAS)
#define REG_AI_REGS_PIXEL_BIAS                                  (*((volatile       uint16_t *)    ADDR_AI_REGS_PIXEL_BIAS))
#define pREG_AI_REGS_DLL_CONTROL                                 ((volatile       uint16_t *)      ADDR_AI_REGS_DLL_CONTROL)
#define REG_AI_REGS_DLL_CONTROL                                 (*((volatile       uint16_t *)    ADDR_AI_REGS_DLL_CONTROL))
#define pREG_AI_REGS_ANA_SPARE_0                                 ((volatile       uint16_t *)      ADDR_AI_REGS_ANA_SPARE_0)
#define REG_AI_REGS_ANA_SPARE_0                                 (*((volatile       uint16_t *)    ADDR_AI_REGS_ANA_SPARE_0))
#define pREG_AI_REGS_ANA_SPARE_1                                 ((volatile       uint16_t *)      ADDR_AI_REGS_ANA_SPARE_1)
#define REG_AI_REGS_ANA_SPARE_1                                 (*((volatile       uint16_t *)    ADDR_AI_REGS_ANA_SPARE_1))
#define pREG_AI_REGS_ANA_SERIAL_SPARE_0                          ((volatile       uint16_t *)      ADDR_AI_REGS_ANA_SERIAL_SPARE_0)
#define REG_AI_REGS_ANA_SERIAL_SPARE_0                          (*((volatile       uint16_t *)    ADDR_AI_REGS_ANA_SERIAL_SPARE_0))
#define pREG_AI_REGS_ANA_SERIAL_SPARE_1                          ((volatile       uint16_t *)      ADDR_AI_REGS_ANA_SERIAL_SPARE_1)
#define REG_AI_REGS_ANA_SERIAL_SPARE_1                          (*((volatile       uint16_t *)    ADDR_AI_REGS_ANA_SERIAL_SPARE_1))
#define pREG_AI_REGS_ANA_SERIAL_SPARE_2                          ((volatile       uint16_t *)      ADDR_AI_REGS_ANA_SERIAL_SPARE_2)
#define REG_AI_REGS_ANA_SERIAL_SPARE_2                          (*((volatile       uint16_t *)    ADDR_AI_REGS_ANA_SERIAL_SPARE_2))
#define pREG_AI_REGS_DEBUG_MUX_CONTROL_REG                       ((volatile       uint16_t *)      ADDR_AI_REGS_DEBUG_MUX_CONTROL_REG)
#define REG_AI_REGS_DEBUG_MUX_CONTROL_REG                       (*((volatile       uint16_t *)    ADDR_AI_REGS_DEBUG_MUX_CONTROL_REG))

#endif  /* end ifndef AI_REGS_YODA_ADDR_CDEF_H_ */


#ifndef USEQ_REGS_MAP2_ADDR_CDEF_H_
#define USEQ_REGS_MAP2_ADDR_CDEF_H_    /* USEQ_REGS_MAP2: Your module description, here. */

/* ====================================================================================================
        USEQ_REGS_MAP2 Module Instances Register Pointer Definitions
   ==================================================================================================== */
#define pREG_USEQ_REGS2_SCRATCHPAD_0_                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_0_)
#define REG_USEQ_REGS2_SCRATCHPAD_0_                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_0_))
#define pREG_USEQ_REGS2_SCRATCHPAD_1_                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_1_)
#define REG_USEQ_REGS2_SCRATCHPAD_1_                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_1_))
#define pREG_USEQ_REGS2_SCRATCHPAD_2_                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_2_)
#define REG_USEQ_REGS2_SCRATCHPAD_2_                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_2_))
#define pREG_USEQ_REGS2_SCRATCHPAD_3_                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_3_)
#define REG_USEQ_REGS2_SCRATCHPAD_3_                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_3_))
#define pREG_USEQ_REGS2_SCRATCHPAD_4_                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_4_)
#define REG_USEQ_REGS2_SCRATCHPAD_4_                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_4_))
#define pREG_USEQ_REGS2_SCRATCHPAD_5_                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_5_)
#define REG_USEQ_REGS2_SCRATCHPAD_5_                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_5_))
#define pREG_USEQ_REGS2_SCRATCHPAD_6_                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_6_)
#define REG_USEQ_REGS2_SCRATCHPAD_6_                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_6_))
#define pREG_USEQ_REGS2_SCRATCHPAD_7_                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_7_)
#define REG_USEQ_REGS2_SCRATCHPAD_7_                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_7_))
#define pREG_USEQ_REGS2_SCRATCHPAD_8_                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_8_)
#define REG_USEQ_REGS2_SCRATCHPAD_8_                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_8_))
#define pREG_USEQ_REGS2_SCRATCHPAD_9_                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_9_)
#define REG_USEQ_REGS2_SCRATCHPAD_9_                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_9_))
#define pREG_USEQ_REGS2_SCRATCHPAD_10_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_10_)
#define REG_USEQ_REGS2_SCRATCHPAD_10_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_10_))
#define pREG_USEQ_REGS2_SCRATCHPAD_11_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_11_)
#define REG_USEQ_REGS2_SCRATCHPAD_11_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_11_))
#define pREG_USEQ_REGS2_SCRATCHPAD_12_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_12_)
#define REG_USEQ_REGS2_SCRATCHPAD_12_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_12_))
#define pREG_USEQ_REGS2_SCRATCHPAD_13_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_13_)
#define REG_USEQ_REGS2_SCRATCHPAD_13_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_13_))
#define pREG_USEQ_REGS2_SCRATCHPAD_14_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_14_)
#define REG_USEQ_REGS2_SCRATCHPAD_14_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_14_))
#define pREG_USEQ_REGS2_SCRATCHPAD_15_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_15_)
#define REG_USEQ_REGS2_SCRATCHPAD_15_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_15_))
#define pREG_USEQ_REGS2_SCRATCHPAD_16_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_16_)
#define REG_USEQ_REGS2_SCRATCHPAD_16_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_16_))
#define pREG_USEQ_REGS2_SCRATCHPAD_17_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_17_)
#define REG_USEQ_REGS2_SCRATCHPAD_17_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_17_))
#define pREG_USEQ_REGS2_SCRATCHPAD_18_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_18_)
#define REG_USEQ_REGS2_SCRATCHPAD_18_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_18_))
#define pREG_USEQ_REGS2_SCRATCHPAD_19_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_19_)
#define REG_USEQ_REGS2_SCRATCHPAD_19_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_19_))
#define pREG_USEQ_REGS2_SCRATCHPAD_20_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_20_)
#define REG_USEQ_REGS2_SCRATCHPAD_20_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_20_))
#define pREG_USEQ_REGS2_SCRATCHPAD_21_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_21_)
#define REG_USEQ_REGS2_SCRATCHPAD_21_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_21_))
#define pREG_USEQ_REGS2_SCRATCHPAD_22_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_22_)
#define REG_USEQ_REGS2_SCRATCHPAD_22_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_22_))
#define pREG_USEQ_REGS2_SCRATCHPAD_23_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_23_)
#define REG_USEQ_REGS2_SCRATCHPAD_23_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_23_))
#define pREG_USEQ_REGS2_SCRATCHPAD_24_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_24_)
#define REG_USEQ_REGS2_SCRATCHPAD_24_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_24_))
#define pREG_USEQ_REGS2_SCRATCHPAD_25_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_25_)
#define REG_USEQ_REGS2_SCRATCHPAD_25_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_25_))
#define pREG_USEQ_REGS2_SCRATCHPAD_26_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_26_)
#define REG_USEQ_REGS2_SCRATCHPAD_26_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_26_))
#define pREG_USEQ_REGS2_SCRATCHPAD_27_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_27_)
#define REG_USEQ_REGS2_SCRATCHPAD_27_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_27_))
#define pREG_USEQ_REGS2_SCRATCHPAD_28_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_28_)
#define REG_USEQ_REGS2_SCRATCHPAD_28_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_28_))
#define pREG_USEQ_REGS2_SCRATCHPAD_29_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_29_)
#define REG_USEQ_REGS2_SCRATCHPAD_29_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_29_))
#define pREG_USEQ_REGS2_SCRATCHPAD_30_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_30_)
#define REG_USEQ_REGS2_SCRATCHPAD_30_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_30_))
#define pREG_USEQ_REGS2_SCRATCHPAD_31_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_31_)
#define REG_USEQ_REGS2_SCRATCHPAD_31_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_31_))
#define pREG_USEQ_REGS2_SCRATCHPAD_32_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_32_)
#define REG_USEQ_REGS2_SCRATCHPAD_32_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_32_))
#define pREG_USEQ_REGS2_SCRATCHPAD_33_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_33_)
#define REG_USEQ_REGS2_SCRATCHPAD_33_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_33_))
#define pREG_USEQ_REGS2_SCRATCHPAD_34_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_34_)
#define REG_USEQ_REGS2_SCRATCHPAD_34_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_34_))
#define pREG_USEQ_REGS2_SCRATCHPAD_35_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_35_)
#define REG_USEQ_REGS2_SCRATCHPAD_35_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_35_))
#define pREG_USEQ_REGS2_SCRATCHPAD_36_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_36_)
#define REG_USEQ_REGS2_SCRATCHPAD_36_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_36_))
#define pREG_USEQ_REGS2_SCRATCHPAD_37_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_37_)
#define REG_USEQ_REGS2_SCRATCHPAD_37_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_37_))
#define pREG_USEQ_REGS2_SCRATCHPAD_38_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_38_)
#define REG_USEQ_REGS2_SCRATCHPAD_38_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_38_))
#define pREG_USEQ_REGS2_SCRATCHPAD_39_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_39_)
#define REG_USEQ_REGS2_SCRATCHPAD_39_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_39_))
#define pREG_USEQ_REGS2_SCRATCHPAD_40_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_40_)
#define REG_USEQ_REGS2_SCRATCHPAD_40_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_40_))
#define pREG_USEQ_REGS2_SCRATCHPAD_41_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_41_)
#define REG_USEQ_REGS2_SCRATCHPAD_41_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_41_))
#define pREG_USEQ_REGS2_SCRATCHPAD_42_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_42_)
#define REG_USEQ_REGS2_SCRATCHPAD_42_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_42_))
#define pREG_USEQ_REGS2_SCRATCHPAD_43_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_43_)
#define REG_USEQ_REGS2_SCRATCHPAD_43_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_43_))
#define pREG_USEQ_REGS2_SCRATCHPAD_44_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_44_)
#define REG_USEQ_REGS2_SCRATCHPAD_44_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_44_))
#define pREG_USEQ_REGS2_SCRATCHPAD_45_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_45_)
#define REG_USEQ_REGS2_SCRATCHPAD_45_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_45_))
#define pREG_USEQ_REGS2_SCRATCHPAD_46_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_46_)
#define REG_USEQ_REGS2_SCRATCHPAD_46_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_46_))
#define pREG_USEQ_REGS2_SCRATCHPAD_47_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_47_)
#define REG_USEQ_REGS2_SCRATCHPAD_47_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_47_))
#define pREG_USEQ_REGS2_SCRATCHPAD_48_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_48_)
#define REG_USEQ_REGS2_SCRATCHPAD_48_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_48_))
#define pREG_USEQ_REGS2_SCRATCHPAD_49_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_49_)
#define REG_USEQ_REGS2_SCRATCHPAD_49_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_49_))
#define pREG_USEQ_REGS2_SCRATCHPAD_50_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_50_)
#define REG_USEQ_REGS2_SCRATCHPAD_50_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_50_))
#define pREG_USEQ_REGS2_SCRATCHPAD_51_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_51_)
#define REG_USEQ_REGS2_SCRATCHPAD_51_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_51_))
#define pREG_USEQ_REGS2_SCRATCHPAD_52_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_52_)
#define REG_USEQ_REGS2_SCRATCHPAD_52_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_52_))
#define pREG_USEQ_REGS2_SCRATCHPAD_53_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_53_)
#define REG_USEQ_REGS2_SCRATCHPAD_53_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_53_))
#define pREG_USEQ_REGS2_SCRATCHPAD_54_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_54_)
#define REG_USEQ_REGS2_SCRATCHPAD_54_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_54_))
#define pREG_USEQ_REGS2_SCRATCHPAD_55_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_55_)
#define REG_USEQ_REGS2_SCRATCHPAD_55_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_55_))
#define pREG_USEQ_REGS2_SCRATCHPAD_56_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_56_)
#define REG_USEQ_REGS2_SCRATCHPAD_56_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_56_))
#define pREG_USEQ_REGS2_SCRATCHPAD_57_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_57_)
#define REG_USEQ_REGS2_SCRATCHPAD_57_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_57_))
#define pREG_USEQ_REGS2_SCRATCHPAD_58_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_58_)
#define REG_USEQ_REGS2_SCRATCHPAD_58_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_58_))
#define pREG_USEQ_REGS2_SCRATCHPAD_59_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_59_)
#define REG_USEQ_REGS2_SCRATCHPAD_59_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_59_))
#define pREG_USEQ_REGS2_SCRATCHPAD_60_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_60_)
#define REG_USEQ_REGS2_SCRATCHPAD_60_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_60_))
#define pREG_USEQ_REGS2_SCRATCHPAD_61_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_61_)
#define REG_USEQ_REGS2_SCRATCHPAD_61_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_61_))
#define pREG_USEQ_REGS2_SCRATCHPAD_62_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_62_)
#define REG_USEQ_REGS2_SCRATCHPAD_62_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_62_))
#define pREG_USEQ_REGS2_SCRATCHPAD_63_                           ((volatile       uint16_t *)      ADDR_USEQ_REGS2_SCRATCHPAD_63_)
#define REG_USEQ_REGS2_SCRATCHPAD_63_                           (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_SCRATCHPAD_63_))
#define pREG_USEQ_REGS2_CLKGEN_CK1                               ((volatile       uint16_t *)      ADDR_USEQ_REGS2_CLKGEN_CK1)
#define REG_USEQ_REGS2_CLKGEN_CK1                               (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_CLKGEN_CK1))
#define pREG_USEQ_REGS2_CLKGEN_CK2                               ((volatile       uint16_t *)      ADDR_USEQ_REGS2_CLKGEN_CK2)
#define REG_USEQ_REGS2_CLKGEN_CK2                               (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_CLKGEN_CK2))
#define pREG_USEQ_REGS2_CLKGEN_CK1REF                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_CLKGEN_CK1REF)
#define REG_USEQ_REGS2_CLKGEN_CK1REF                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_CLKGEN_CK1REF))
#define pREG_USEQ_REGS2_CLKGEN_CK2REF                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_CLKGEN_CK2REF)
#define REG_USEQ_REGS2_CLKGEN_CK2REF                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_CLKGEN_CK2REF))
#define pREG_USEQ_REGS2_CLKGEN_L1                                ((volatile       uint16_t *)      ADDR_USEQ_REGS2_CLKGEN_L1)
#define REG_USEQ_REGS2_CLKGEN_L1                                (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_CLKGEN_L1))
#define pREG_USEQ_REGS2_CLKGEN_L2                                ((volatile       uint16_t *)      ADDR_USEQ_REGS2_CLKGEN_L2)
#define REG_USEQ_REGS2_CLKGEN_L2                                (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_CLKGEN_L2))
#define pREG_USEQ_REGS2_CLKGEN_CKX                               ((volatile       uint16_t *)      ADDR_USEQ_REGS2_CLKGEN_CKX)
#define REG_USEQ_REGS2_CLKGEN_CKX                               (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_CLKGEN_CKX))
#define pREG_USEQ_REGS2_CLKGEN_CYCLE                             ((volatile       uint16_t *)      ADDR_USEQ_REGS2_CLKGEN_CYCLE)
#define REG_USEQ_REGS2_CLKGEN_CYCLE                             (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_CLKGEN_CYCLE))
#define pREG_USEQ_REGS2_CLKGEN_OFFSET                            ((volatile       uint16_t *)      ADDR_USEQ_REGS2_CLKGEN_OFFSET)
#define REG_USEQ_REGS2_CLKGEN_OFFSET                            (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_CLKGEN_OFFSET))
#define pREG_USEQ_REGS2_CLKGEN_LTOFFSET                          ((volatile       uint16_t *)      ADDR_USEQ_REGS2_CLKGEN_LTOFFSET)
#define REG_USEQ_REGS2_CLKGEN_LTOFFSET                          (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_CLKGEN_LTOFFSET))
#define pREG_USEQ_REGS2_CLKGEN_BURST_PERIOD                      ((volatile       uint16_t *)      ADDR_USEQ_REGS2_CLKGEN_BURST_PERIOD)
#define REG_USEQ_REGS2_CLKGEN_BURST_PERIOD                      (*((volatile       uint16_t *)    ADDR_USEQ_REGS2_CLKGEN_BURST_PERIOD))

#endif  /* end ifndef USEQ_REGS_MAP2_ADDR_CDEF_H_ */


#ifndef SPIM_REGS_ADDR_CDEF_H_
#define SPIM_REGS_ADDR_CDEF_H_    /* SPIM_REGS: Your module description, here. */

/* ====================================================================================================
        SPIM_REGS Module Instances Register Pointer Definitions
   ==================================================================================================== */
#define pREG_SPIM_REGS_CTRLR0                                    ((volatile       uint16_t *)      ADDR_SPIM_REGS_CTRLR0)
#define REG_SPIM_REGS_CTRLR0                                    (*((volatile       uint16_t *)    ADDR_SPIM_REGS_CTRLR0))
#define pREG_SPIM_REGS_CTRLR1                                    ((volatile       uint16_t *)      ADDR_SPIM_REGS_CTRLR1)
#define REG_SPIM_REGS_CTRLR1                                    (*((volatile       uint16_t *)    ADDR_SPIM_REGS_CTRLR1))
#define pREG_SPIM_REGS_SSIENR                                    ((volatile       uint16_t *)      ADDR_SPIM_REGS_SSIENR)
#define REG_SPIM_REGS_SSIENR                                    (*((volatile       uint16_t *)    ADDR_SPIM_REGS_SSIENR))
#define pREG_SPIM_REGS_MWCR                                      ((volatile       uint16_t *)      ADDR_SPIM_REGS_MWCR)
#define REG_SPIM_REGS_MWCR                                      (*((volatile       uint16_t *)    ADDR_SPIM_REGS_MWCR))
#define pREG_SPIM_REGS_SER                                       ((volatile       uint16_t *)      ADDR_SPIM_REGS_SER)
#define REG_SPIM_REGS_SER                                       (*((volatile       uint16_t *)    ADDR_SPIM_REGS_SER))
#define pREG_SPIM_REGS_BAUDR                                     ((volatile       uint16_t *)      ADDR_SPIM_REGS_BAUDR)
#define REG_SPIM_REGS_BAUDR                                     (*((volatile       uint16_t *)    ADDR_SPIM_REGS_BAUDR))
#define pREG_SPIM_REGS_TXFTLR                                    ((volatile       uint16_t *)      ADDR_SPIM_REGS_TXFTLR)
#define REG_SPIM_REGS_TXFTLR                                    (*((volatile       uint16_t *)    ADDR_SPIM_REGS_TXFTLR))
#define pREG_SPIM_REGS_RXFTLR                                    ((volatile       uint16_t *)      ADDR_SPIM_REGS_RXFTLR)
#define REG_SPIM_REGS_RXFTLR                                    (*((volatile       uint16_t *)    ADDR_SPIM_REGS_RXFTLR))
#define pREG_SPIM_REGS_TXFLR                                     ((volatile       uint16_t *)      ADDR_SPIM_REGS_TXFLR)
#define REG_SPIM_REGS_TXFLR                                     (*((volatile       uint16_t *)    ADDR_SPIM_REGS_TXFLR))
#define pREG_SPIM_REGS_RXFLR                                     ((volatile       uint16_t *)      ADDR_SPIM_REGS_RXFLR)
#define REG_SPIM_REGS_RXFLR                                     (*((volatile       uint16_t *)    ADDR_SPIM_REGS_RXFLR))
#define pREG_SPIM_REGS_SR                                        ((volatile       uint16_t *)      ADDR_SPIM_REGS_SR)
#define REG_SPIM_REGS_SR                                        (*((volatile       uint16_t *)    ADDR_SPIM_REGS_SR))
#define pREG_SPIM_REGS_IMR                                       ((volatile       uint16_t *)      ADDR_SPIM_REGS_IMR)
#define REG_SPIM_REGS_IMR                                       (*((volatile       uint16_t *)    ADDR_SPIM_REGS_IMR))
#define pREG_SPIM_REGS_ISR                                       ((volatile       uint16_t *)      ADDR_SPIM_REGS_ISR)
#define REG_SPIM_REGS_ISR                                       (*((volatile       uint16_t *)    ADDR_SPIM_REGS_ISR))
#define pREG_SPIM_REGS_RISR                                      ((volatile       uint16_t *)      ADDR_SPIM_REGS_RISR)
#define REG_SPIM_REGS_RISR                                      (*((volatile       uint16_t *)    ADDR_SPIM_REGS_RISR))
#define pREG_SPIM_REGS_TXOICR                                    ((volatile       uint16_t *)      ADDR_SPIM_REGS_TXOICR)
#define REG_SPIM_REGS_TXOICR                                    (*((volatile       uint16_t *)    ADDR_SPIM_REGS_TXOICR))
#define pREG_SPIM_REGS_RXOICR                                    ((volatile       uint16_t *)      ADDR_SPIM_REGS_RXOICR)
#define REG_SPIM_REGS_RXOICR                                    (*((volatile       uint16_t *)    ADDR_SPIM_REGS_RXOICR))
#define pREG_SPIM_REGS_RXUICR                                    ((volatile       uint16_t *)      ADDR_SPIM_REGS_RXUICR)
#define REG_SPIM_REGS_RXUICR                                    (*((volatile       uint16_t *)    ADDR_SPIM_REGS_RXUICR))
#define pREG_SPIM_REGS_MSTICR                                    ((volatile       uint16_t *)      ADDR_SPIM_REGS_MSTICR)
#define REG_SPIM_REGS_MSTICR                                    (*((volatile       uint16_t *)    ADDR_SPIM_REGS_MSTICR))
#define pREG_SPIM_REGS_ICR                                       ((volatile       uint16_t *)      ADDR_SPIM_REGS_ICR)
#define REG_SPIM_REGS_ICR                                       (*((volatile       uint16_t *)    ADDR_SPIM_REGS_ICR))
#define pREG_SPIM_REGS_IDR                                       ((volatile       uint16_t *)      ADDR_SPIM_REGS_IDR)
#define REG_SPIM_REGS_IDR                                       (*((volatile       uint16_t *)    ADDR_SPIM_REGS_IDR))
#define pREG_SPIM_REGS_SSI_VERSION_ID                            ((volatile       uint16_t *)      ADDR_SPIM_REGS_SSI_VERSION_ID)
#define REG_SPIM_REGS_SSI_VERSION_ID                            (*((volatile       uint16_t *)    ADDR_SPIM_REGS_SSI_VERSION_ID))
#define pREG_SPIM_REGS_DR0                                       ((volatile       uint16_t *)      ADDR_SPIM_REGS_DR0)
#define REG_SPIM_REGS_DR0                                       (*((volatile       uint16_t *)    ADDR_SPIM_REGS_DR0))

#endif  /* end ifndef SPIM_REGS_ADDR_CDEF_H_ */


#ifndef CSI2_REGSPEC_TOP_CPU0_ADDR_CDEF_H_
#define CSI2_REGSPEC_TOP_CPU0_ADDR_CDEF_H_    /* CSI2_REGSPEC_TOP_CPU0: Your module description, here. */

/* ====================================================================================================
        CSI2_REGSPEC_TOP_CPU0 Module Instances Register Pointer Definitions
   ==================================================================================================== */
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_NUM_LANES                ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_NUM_LANES)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_NUM_LANES                (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_NUM_LANES))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_T_PRE                    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_T_PRE)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_T_PRE                    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_T_PRE))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_T_POST                   ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_T_POST)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_T_POST                   (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_T_POST))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_TX_GAP                   ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_TX_GAP)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_TX_GAP                   (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_TX_GAP))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_T_CLK_GAP                ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_T_CLK_GAP)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_T_CLK_GAP                (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_T_CLK_GAP))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_CONTINUOUS_HS_CLK        ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_CONTINUOUS_HS_CLK)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_CONTINUOUS_HS_CLK        (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_CONTINUOUS_HS_CLK))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_TWAKEUP                  ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_TWAKEUP)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_TWAKEUP                  (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_TWAKEUP))
#define pREG_MIPI_REGS_CSI2_TX_BASE_ULPS_CLK_ENABLE              ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_ULPS_CLK_ENABLE)
#define REG_MIPI_REGS_CSI2_TX_BASE_ULPS_CLK_ENABLE              (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_ULPS_CLK_ENABLE))
#define pREG_MIPI_REGS_CSI2_TX_BASE_ULPS_ENABLE                  ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_ULPS_ENABLE)
#define REG_MIPI_REGS_CSI2_TX_BASE_ULPS_ENABLE                  (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_ULPS_ENABLE))
#define pREG_MIPI_REGS_CSI2_TX_BASE_ULPS_CLK_ACTIVE              ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_ULPS_CLK_ACTIVE)
#define REG_MIPI_REGS_CSI2_TX_BASE_ULPS_CLK_ACTIVE              (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_ULPS_CLK_ACTIVE))
#define pREG_MIPI_REGS_CSI2_TX_BASE_ULPS_ACTIVE                  ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_ULPS_ACTIVE)
#define REG_MIPI_REGS_CSI2_TX_BASE_ULPS_ACTIVE                  (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_ULPS_ACTIVE))
#define pREG_MIPI_REGS_CSI2_TX_BASE_IRQ_STATUS                   ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_IRQ_STATUS)
#define REG_MIPI_REGS_CSI2_TX_BASE_IRQ_STATUS                   (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_IRQ_STATUS))
#define pREG_MIPI_REGS_CSI2_TX_BASE_IRQ_ENABLE                   ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_IRQ_ENABLE)
#define REG_MIPI_REGS_CSI2_TX_BASE_IRQ_ENABLE                   (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_IRQ_ENABLE))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CSI2TX_IRQ_CLR               ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CSI2TX_IRQ_CLR)
#define REG_MIPI_REGS_CSI2_TX_BASE_CSI2TX_IRQ_CLR               (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CSI2TX_IRQ_CLR))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_CLK_LANE_EN              ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_CLK_LANE_EN)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_CLK_LANE_EN              (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_CLK_LANE_EN))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_DATA_LANE_EN             ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_DATA_LANE_EN)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_DATA_LANE_EN             (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_DATA_LANE_EN))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_CPHY_EN                  ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_CPHY_EN)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_CPHY_EN                  (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_CPHY_EN))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_PPI_16_EN                ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_PPI_16_EN)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_PPI_16_EN                (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_PPI_16_EN))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_PACKET_INTERFACE_EN      ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_PACKET_INTERFACE_EN)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_PACKET_INTERFACE_EN      (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_PACKET_INTERFACE_EN))
#define pREG_MIPI_REGS_CSI2_TX_BASE_CFG_VCX_EN                   ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_VCX_EN)
#define REG_MIPI_REGS_CSI2_TX_BASE_CFG_VCX_EN                   (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_BASE_CFG_VCX_EN))
#define pREG_MIPI_REGS_CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_I       ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_I)
#define REG_MIPI_REGS_CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_I       (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_I))
#define pREG_MIPI_REGS_CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_P       ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_P)
#define REG_MIPI_REGS_CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_P       (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_SKEW_CAL_CFG_SKEWCAL_TIME_P))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PLL       ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PLL)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PLL       (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PLL))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PLL_CTRL    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PLL_CTRL)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PLL_CTRL    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PLL_CTRL))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PHY       ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PHY)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PHY       (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_PD_PHY))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PHY_CTRL    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PHY_CTRL)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PHY_CTRL    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_ULPS_PHY_CTRL))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TST_PLL      ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TST_PLL)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TST_PLL      (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TST_PLL))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CN           ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CN)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CN           (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CN))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CM           ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CM)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CM           (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CM))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CO           ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CO)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CO           (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_CO))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_BYP     ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_BYP)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_BYP     (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_BYP))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_BYPASS_PLL    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_BYPASS_PLL)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_BYPASS_PLL    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_BYPASS_PLL))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_LATCH    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_LATCH)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_LATCH    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK_LATCH))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TX_RCAL      ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TX_RCAL)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TX_RCAL      (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TX_RCAL))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_AUTO_PD_EN    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_AUTO_PD_EN)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_AUTO_PD_EN    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_AUTO_PD_EN))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_ENBL    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_ENBL)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_ENBL    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_ENBL))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK         ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK         (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_LOCK))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_ZERO    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_ZERO)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_ZERO    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_ZERO))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_ZERO    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_ZERO)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_ZERO    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_ZERO))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_TRAIL    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_TRAIL)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_TRAIL    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_TRAIL))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_TRAIL    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_TRAIL)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_TRAIL    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_TRAIL))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_PREPARE    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_PREPARE)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_PREPARE    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_M_PRG_HS_PREPARE))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_PREPARE    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_PREPARE)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_PREPARE    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_MC_PRG_HS_PREPARE))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN0    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN0)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN0    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN0))
#define pREG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN1    ((volatile       uint32_t *)      ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN1)
#define REG_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN1    (*((volatile       uint32_t *)    ADDR_MIPI_REGS_CSI2_TX_MIXEL_DPHY_CFG_MIXEL_TEST_PATTERN1))

#endif  /* end ifndef CSI2_REGSPEC_TOP_CPU0_ADDR_CDEF_H_ */


#ifndef EFUSE_ADDR_CDEF_H_
#define EFUSE_ADDR_CDEF_H_    /* EFUSE: eFuse */

/* ====================================================================================================
        EFUSE Module Instances Register Pointer Definitions
   ==================================================================================================== */
#define pREG_EFUSE_REGS_PWR_CTRL                                 ((volatile       uint16_t *)      ADDR_EFUSE_REGS_PWR_CTRL)
#define REG_EFUSE_REGS_PWR_CTRL                                 (*((volatile       uint16_t *)    ADDR_EFUSE_REGS_PWR_CTRL))
#define pREG_EFUSE_REGS_STATUS                                   ((volatile       uint16_t *)      ADDR_EFUSE_REGS_STATUS)
#define REG_EFUSE_REGS_STATUS                                   (*((volatile       uint16_t *)    ADDR_EFUSE_REGS_STATUS))
#define pREG_EFUSE_REGS_ERR_LOCATION                             ((volatile       uint16_t *)      ADDR_EFUSE_REGS_ERR_LOCATION)
#define REG_EFUSE_REGS_ERR_LOCATION                             (*((volatile       uint16_t *)    ADDR_EFUSE_REGS_ERR_LOCATION))
#define pREG_EFUSE_REGS_TIMING                                   ((volatile       uint16_t *)      ADDR_EFUSE_REGS_TIMING)
#define REG_EFUSE_REGS_TIMING                                   (*((volatile       uint16_t *)    ADDR_EFUSE_REGS_TIMING))
#define pREG_EFUSE_REGS_CHARACTERIZATION                         ((volatile       uint16_t *)      ADDR_EFUSE_REGS_CHARACTERIZATION)
#define REG_EFUSE_REGS_CHARACTERIZATION                         (*((volatile       uint16_t *)    ADDR_EFUSE_REGS_CHARACTERIZATION))

#endif  /* end ifndef EFUSE_ADDR_CDEF_H_ */


#ifndef LPS_REGS_YODA_ADDR_CDEF_H_
#define LPS_REGS_YODA_ADDR_CDEF_H_    /* LPS_REGS_YODA: Your module description, here. */

/* ====================================================================================================
        LPS_REGS_YODA Module Instances Register Pointer Definitions
   ==================================================================================================== */
#define pREG_LPS1_REGS_LPSCTRL                                   ((volatile       uint16_t *)      ADDR_LPS1_REGS_LPSCTRL)
#define REG_LPS1_REGS_LPSCTRL                                   (*((volatile       uint16_t *)    ADDR_LPS1_REGS_LPSCTRL))
#define pREG_LPS1_REGS_LPSWAVEFREQ                               ((volatile       uint16_t *)      ADDR_LPS1_REGS_LPSWAVEFREQ)
#define REG_LPS1_REGS_LPSWAVEFREQ                               (*((volatile       uint16_t *)    ADDR_LPS1_REGS_LPSWAVEFREQ))
#define pREG_LPS1_REGS_LPSWAVEGENACC                             ((volatile       uint16_t *)      ADDR_LPS1_REGS_LPSWAVEGENACC)
#define REG_LPS1_REGS_LPSWAVEGENACC                             (*((volatile       uint16_t *)    ADDR_LPS1_REGS_LPSWAVEGENACC))
#define pREG_LPS1_REGS_LPSRAMADDR                                ((volatile       uint16_t *)      ADDR_LPS1_REGS_LPSRAMADDR)
#define REG_LPS1_REGS_LPSRAMADDR                                (*((volatile       uint16_t *)    ADDR_LPS1_REGS_LPSRAMADDR))
#define pREG_LPS1_REGS_LPSRAMRDCMD                               ((volatile       uint16_t *)      ADDR_LPS1_REGS_LPSRAMRDCMD)
#define REG_LPS1_REGS_LPSRAMRDCMD                               (*((volatile       uint16_t *)    ADDR_LPS1_REGS_LPSRAMRDCMD))
#define pREG_LPS1_REGS_LPSWAVEGENADDR                            ((volatile       uint16_t *)      ADDR_LPS1_REGS_LPSWAVEGENADDR)
#define REG_LPS1_REGS_LPSWAVEGENADDR                            (*((volatile       uint16_t *)    ADDR_LPS1_REGS_LPSWAVEGENADDR))
#define pREG_LPS1_REGS_LPSMARGIN                                 ((volatile       uint16_t *)      ADDR_LPS1_REGS_LPSMARGIN)
#define REG_LPS1_REGS_LPSMARGIN                                 (*((volatile       uint16_t *)    ADDR_LPS1_REGS_LPSMARGIN))
#define pREG_LPS1_REGS_LPSDBG                                    ((volatile       uint16_t *)      ADDR_LPS1_REGS_LPSDBG)
#define REG_LPS1_REGS_LPSDBG                                    (*((volatile       uint16_t *)    ADDR_LPS1_REGS_LPSDBG))
#define pREG_LPS1_REGS_LPSRAMDATA                                ((volatile       uint16_t *)      ADDR_LPS1_REGS_LPSRAMDATA)
#define REG_LPS1_REGS_LPSRAMDATA                                (*((volatile       uint16_t *)    ADDR_LPS1_REGS_LPSRAMDATA))
#define pREG_LPS1_REGS_LPSRAMDATA_ALIAS                          ((volatile       uint16_t *)      ADDR_LPS1_REGS_LPSRAMDATA_ALIAS)
#define REG_LPS1_REGS_LPSRAMDATA_ALIAS                          (*((volatile       uint16_t *)    ADDR_LPS1_REGS_LPSRAMDATA_ALIAS))
#define pREG_LPS2_REGS_LPSCTRL                                   ((volatile       uint16_t *)      ADDR_LPS2_REGS_LPSCTRL)
#define REG_LPS2_REGS_LPSCTRL                                   (*((volatile       uint16_t *)    ADDR_LPS2_REGS_LPSCTRL))
#define pREG_LPS2_REGS_LPSWAVEFREQ                               ((volatile       uint16_t *)      ADDR_LPS2_REGS_LPSWAVEFREQ)
#define REG_LPS2_REGS_LPSWAVEFREQ                               (*((volatile       uint16_t *)    ADDR_LPS2_REGS_LPSWAVEFREQ))
#define pREG_LPS2_REGS_LPSWAVEGENACC                             ((volatile       uint16_t *)      ADDR_LPS2_REGS_LPSWAVEGENACC)
#define REG_LPS2_REGS_LPSWAVEGENACC                             (*((volatile       uint16_t *)    ADDR_LPS2_REGS_LPSWAVEGENACC))
#define pREG_LPS2_REGS_LPSRAMADDR                                ((volatile       uint16_t *)      ADDR_LPS2_REGS_LPSRAMADDR)
#define REG_LPS2_REGS_LPSRAMADDR                                (*((volatile       uint16_t *)    ADDR_LPS2_REGS_LPSRAMADDR))
#define pREG_LPS2_REGS_LPSRAMRDCMD                               ((volatile       uint16_t *)      ADDR_LPS2_REGS_LPSRAMRDCMD)
#define REG_LPS2_REGS_LPSRAMRDCMD                               (*((volatile       uint16_t *)    ADDR_LPS2_REGS_LPSRAMRDCMD))
#define pREG_LPS2_REGS_LPSWAVEGENADDR                            ((volatile       uint16_t *)      ADDR_LPS2_REGS_LPSWAVEGENADDR)
#define REG_LPS2_REGS_LPSWAVEGENADDR                            (*((volatile       uint16_t *)    ADDR_LPS2_REGS_LPSWAVEGENADDR))
#define pREG_LPS2_REGS_LPSMARGIN                                 ((volatile       uint16_t *)      ADDR_LPS2_REGS_LPSMARGIN)
#define REG_LPS2_REGS_LPSMARGIN                                 (*((volatile       uint16_t *)    ADDR_LPS2_REGS_LPSMARGIN))
#define pREG_LPS2_REGS_LPSDBG                                    ((volatile       uint16_t *)      ADDR_LPS2_REGS_LPSDBG)
#define REG_LPS2_REGS_LPSDBG                                    (*((volatile       uint16_t *)    ADDR_LPS2_REGS_LPSDBG))
#define pREG_LPS2_REGS_LPSRAMDATA                                ((volatile       uint16_t *)      ADDR_LPS2_REGS_LPSRAMDATA)
#define REG_LPS2_REGS_LPSRAMDATA                                (*((volatile       uint16_t *)    ADDR_LPS2_REGS_LPSRAMDATA))
#define pREG_LPS2_REGS_LPSRAMDATA_ALIAS                          ((volatile       uint16_t *)      ADDR_LPS2_REGS_LPSRAMDATA_ALIAS)
#define REG_LPS2_REGS_LPSRAMDATA_ALIAS                          (*((volatile       uint16_t *)    ADDR_LPS2_REGS_LPSRAMDATA_ALIAS))

#endif  /* end ifndef LPS_REGS_YODA_ADDR_CDEF_H_ */


#ifndef SS_REGS_ADDR_CDEF_H_
#define SS_REGS_ADDR_CDEF_H_    /* SS_REGS: Your module description, here. */

/* ====================================================================================================
        SS_REGS Module Instances Register Pointer Definitions
   ==================================================================================================== */
#define pREG_SSWAVEFREQ                                          ((volatile       uint16_t *)      ADDR_SSWAVEFREQ)
#define REG_SSWAVEFREQ                                          (*((volatile       uint16_t *)    ADDR_SSWAVEFREQ))
#define pREG_SSWAVEPERIOD                                        ((volatile       uint16_t *)      ADDR_SSWAVEPERIOD)
#define REG_SSWAVEPERIOD                                        (*((volatile       uint16_t *)    ADDR_SSWAVEPERIOD))
#define pREG_SSWAVEAMP                                           ((volatile       uint16_t *)      ADDR_SSWAVEAMP)
#define REG_SSWAVEAMP                                           (*((volatile       uint16_t *)    ADDR_SSWAVEAMP))
#define pREG_SSPINLO                                             ((volatile       uint16_t *)      ADDR_SSPINLO)
#define REG_SSPINLO                                             (*((volatile       uint16_t *)    ADDR_SSPINLO))
#define pREG_SSPINHI                                             ((volatile       uint16_t *)      ADDR_SSPINHI)
#define REG_SSPINHI                                             (*((volatile       uint16_t *)    ADDR_SSPINHI))
#define pREG_SSINTERVLO                                          ((volatile       uint16_t *)      ADDR_SSINTERVLO)
#define REG_SSINTERVLO                                          (*((volatile       uint16_t *)    ADDR_SSINTERVLO))
#define pREG_SSINTERVHI                                          ((volatile       uint16_t *)      ADDR_SSINTERVHI)
#define REG_SSINTERVHI                                          (*((volatile       uint16_t *)    ADDR_SSINTERVHI))
#define pREG_SSWAVEOFFSET                                        ((volatile       uint16_t *)      ADDR_SSWAVEOFFSET)
#define REG_SSWAVEOFFSET                                        (*((volatile       uint16_t *)    ADDR_SSWAVEOFFSET))
#define pREG_SSCTRL                                              ((volatile       uint16_t *)      ADDR_SSCTRL)
#define REG_SSCTRL                                              (*((volatile       uint16_t *)    ADDR_SSCTRL))
#define pREG_SSMODFREQ                                           ((volatile       uint16_t *)      ADDR_SSMODFREQ)
#define REG_SSMODFREQ                                           (*((volatile       uint16_t *)    ADDR_SSMODFREQ))
#define pREG_SSMODAMP                                            ((volatile       uint16_t *)      ADDR_SSMODAMP)
#define REG_SSMODAMP                                            (*((volatile       uint16_t *)    ADDR_SSMODAMP))
#define pREG_SSINTERV_10                                         ((volatile       uint16_t *)      ADDR_SSINTERV_10)
#define REG_SSINTERV_10                                         (*((volatile       uint16_t *)    ADDR_SSINTERV_10))
#define pREG_SSINTERV_11                                         ((volatile       uint16_t *)      ADDR_SSINTERV_11)
#define REG_SSINTERV_11                                         (*((volatile       uint16_t *)    ADDR_SSINTERV_11))
#define pREG_SSINTERV_20                                         ((volatile       uint16_t *)      ADDR_SSINTERV_20)
#define REG_SSINTERV_20                                         (*((volatile       uint16_t *)    ADDR_SSINTERV_20))
#define pREG_SSINTERV_21                                         ((volatile       uint16_t *)      ADDR_SSINTERV_21)
#define REG_SSINTERV_21                                         (*((volatile       uint16_t *)    ADDR_SSINTERV_21))
#define pREG_SSINTERV_30                                         ((volatile       uint16_t *)      ADDR_SSINTERV_30)
#define REG_SSINTERV_30                                         (*((volatile       uint16_t *)    ADDR_SSINTERV_30))
#define pREG_SSINTERV_31                                         ((volatile       uint16_t *)      ADDR_SSINTERV_31)
#define REG_SSINTERV_31                                         (*((volatile       uint16_t *)    ADDR_SSINTERV_31))
#define pREG_SSVALUE_00                                          ((volatile       uint16_t *)      ADDR_SSVALUE_00)
#define REG_SSVALUE_00                                          (*((volatile       uint16_t *)    ADDR_SSVALUE_00))
#define pREG_SSVALUE_01                                          ((volatile       uint16_t *)      ADDR_SSVALUE_01)
#define REG_SSVALUE_01                                          (*((volatile       uint16_t *)    ADDR_SSVALUE_01))
#define pREG_SSVALUE_10                                          ((volatile       uint16_t *)      ADDR_SSVALUE_10)
#define REG_SSVALUE_10                                          (*((volatile       uint16_t *)    ADDR_SSVALUE_10))
#define pREG_SSVALUE_11                                          ((volatile       uint16_t *)      ADDR_SSVALUE_11)
#define REG_SSVALUE_11                                          (*((volatile       uint16_t *)    ADDR_SSVALUE_11))
#define pREG_SSVALUE_20                                          ((volatile       uint16_t *)      ADDR_SSVALUE_20)
#define REG_SSVALUE_20                                          (*((volatile       uint16_t *)    ADDR_SSVALUE_20))
#define pREG_SSVALUE_21                                          ((volatile       uint16_t *)      ADDR_SSVALUE_21)
#define REG_SSVALUE_21                                          (*((volatile       uint16_t *)    ADDR_SSVALUE_21))
#define pREG_SSVALUE_30                                          ((volatile       uint16_t *)      ADDR_SSVALUE_30)
#define REG_SSVALUE_30                                          (*((volatile       uint16_t *)    ADDR_SSVALUE_30))
#define pREG_SSVALUE_31                                          ((volatile       uint16_t *)      ADDR_SSVALUE_31)
#define REG_SSVALUE_31                                          (*((volatile       uint16_t *)    ADDR_SSVALUE_31))
#define pREG_SSDBG                                               ((volatile       uint16_t *)      ADDR_SSDBG)
#define REG_SSDBG                                               (*((volatile       uint16_t *)    ADDR_SSDBG))

#endif  /* end ifndef SS_REGS_ADDR_CDEF_H_ */


#ifndef PCM_REGS_YODA_ADDR_CDEF_H_
#define PCM_REGS_YODA_ADDR_CDEF_H_    /* PCM_REGS_YODA: Your module description, here. */

/* ====================================================================================================
        PCM_REGS_YODA Module Instances Register Pointer Definitions
   ==================================================================================================== */
#define pREG_PCM_REGS_PCMCTRL_0                                  ((volatile       uint16_t *)      ADDR_PCM_REGS_PCMCTRL_0)
#define REG_PCM_REGS_PCMCTRL_0                                  (*((volatile       uint16_t *)    ADDR_PCM_REGS_PCMCTRL_0))
#define pREG_PCM_REGS_PCMCTRL_1                                  ((volatile       uint16_t *)      ADDR_PCM_REGS_PCMCTRL_1)
#define REG_PCM_REGS_PCMCTRL_1                                  (*((volatile       uint16_t *)    ADDR_PCM_REGS_PCMCTRL_1))
#define pREG_PCM_REGS_PCMOUT                                     ((volatile       uint16_t *)      ADDR_PCM_REGS_PCMOUT)
#define REG_PCM_REGS_PCMOUT                                     (*((volatile       uint16_t *)    ADDR_PCM_REGS_PCMOUT))
#define pREG_PCM_REGS_OSC_PERIOD_CTRL                            ((volatile       uint16_t *)      ADDR_PCM_REGS_OSC_PERIOD_CTRL)
#define REG_PCM_REGS_OSC_PERIOD_CTRL                            (*((volatile       uint16_t *)    ADDR_PCM_REGS_OSC_PERIOD_CTRL))
#define pREG_PCM_REGS_OSC_PERIOD_RD                              ((volatile       uint16_t *)      ADDR_PCM_REGS_OSC_PERIOD_RD)
#define REG_PCM_REGS_OSC_PERIOD_RD                              (*((volatile       uint16_t *)    ADDR_PCM_REGS_OSC_PERIOD_RD))

#endif  /* end ifndef PCM_REGS_YODA_ADDR_CDEF_H_ */


#ifndef DATAPATH_ADDR_CDEF_H_
#define DATAPATH_ADDR_CDEF_H_    /* DATAPATH: Your module description, here. */

/* ====================================================================================================
        DATAPATH Module Instances Register Pointer Definitions
   ==================================================================================================== */
#define pREG_DATAPATH_REGS_CORRECTION_CONFIG                     ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_CORRECTION_CONFIG)
#define REG_DATAPATH_REGS_CORRECTION_CONFIG                     (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_CORRECTION_CONFIG))
#define pREG_DATAPATH_REGS_USE_CASE_FRAME_CONFIG                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_USE_CASE_FRAME_CONFIG)
#define REG_DATAPATH_REGS_USE_CASE_FRAME_CONFIG                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_USE_CASE_FRAME_CONFIG))
#define pREG_DATAPATH_REGS_USE_CASE_MIPI_PACKET_CONTROL          ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_USE_CASE_MIPI_PACKET_CONTROL)
#define REG_DATAPATH_REGS_USE_CASE_MIPI_PACKET_CONTROL          (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_USE_CASE_MIPI_PACKET_CONTROL))
#define pREG_DATAPATH_REGS_GAIN0                                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_GAIN0)
#define REG_DATAPATH_REGS_GAIN0                                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_GAIN0))
#define pREG_DATAPATH_REGS_GAIN1                                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_GAIN1)
#define REG_DATAPATH_REGS_GAIN1                                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_GAIN1))
#define pREG_DATAPATH_REGS_GAIN2                                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_GAIN2)
#define REG_DATAPATH_REGS_GAIN2                                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_GAIN2))
#define pREG_DATAPATH_REGS_GAIN3                                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_GAIN3)
#define REG_DATAPATH_REGS_GAIN3                                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_GAIN3))
#define pREG_DATAPATH_REGS_PARITY_GAIN_MEM                       ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_PARITY_GAIN_MEM)
#define REG_DATAPATH_REGS_PARITY_GAIN_MEM                       (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_PARITY_GAIN_MEM))
#define pREG_DATAPATH_REGS_PARITY_LINE_MEM                       ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_PARITY_LINE_MEM)
#define REG_DATAPATH_REGS_PARITY_LINE_MEM                       (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_PARITY_LINE_MEM))
#define pREG_DATAPATH_REGS_PP_LFSR                               ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_PP_LFSR)
#define REG_DATAPATH_REGS_PP_LFSR                               (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_PP_LFSR))
#define pREG_DATAPATH_REGS_PP_DECODE_ST_1                        ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_PP_DECODE_ST_1)
#define REG_DATAPATH_REGS_PP_DECODE_ST_1                        (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_PP_DECODE_ST_1))
#define pREG_DATAPATH_REGS_PP_DECODE_ST_2                        ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_PP_DECODE_ST_2)
#define REG_DATAPATH_REGS_PP_DECODE_ST_2                        (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_PP_DECODE_ST_2))
#define pREG_DATAPATH_REGS_PP_ENCODE_ST                          ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_PP_ENCODE_ST)
#define REG_DATAPATH_REGS_PP_ENCODE_ST                          (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_PP_ENCODE_ST))
#define pREG_DATAPATH_REGS_PP_ENCODE_GT                          ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_PP_ENCODE_GT)
#define REG_DATAPATH_REGS_PP_ENCODE_GT                          (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_PP_ENCODE_GT))
#define pREG_DATAPATH_REGS_DBG_MUX                               ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_DBG_MUX)
#define REG_DATAPATH_REGS_DBG_MUX                               (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_DBG_MUX))
#define pREG_DATAPATH_REGS_GAIN_MARGIN_CONTROL                   ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_GAIN_MARGIN_CONTROL)
#define REG_DATAPATH_REGS_GAIN_MARGIN_CONTROL                   (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_GAIN_MARGIN_CONTROL))
#define pREG_DATAPATH_REGS_LINE_MARGIN_CONTROL                   ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_LINE_MARGIN_CONTROL)
#define REG_DATAPATH_REGS_LINE_MARGIN_CONTROL                   (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_LINE_MARGIN_CONTROL))
#define pREG_DATAPATH_REGS_ROI_ROW_START                         ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_ROI_ROW_START)
#define REG_DATAPATH_REGS_ROI_ROW_START                         (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_ROI_ROW_START))
#define pREG_DATAPATH_REGS_ROI_HEIGHT                            ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_ROI_HEIGHT)
#define REG_DATAPATH_REGS_ROI_HEIGHT                            (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_ROI_HEIGHT))
#define pREG_DATAPATH_REGS_ROI_COLUMN_START                      ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_ROI_COLUMN_START)
#define REG_DATAPATH_REGS_ROI_COLUMN_START                      (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_ROI_COLUMN_START))
#define pREG_DATAPATH_REGS_ROI_WIDTH                             ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_ROI_WIDTH)
#define REG_DATAPATH_REGS_ROI_WIDTH                             (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_ROI_WIDTH))
#define pREG_DATAPATH_REGS_PP_USEQ_WRITE                         ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_PP_USEQ_WRITE)
#define REG_DATAPATH_REGS_PP_USEQ_WRITE                         (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_PP_USEQ_WRITE))
#define pREG_DATAPATH_REGS_PP_ADC_DELAY                          ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_PP_ADC_DELAY)
#define REG_DATAPATH_REGS_PP_ADC_DELAY                          (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_PP_ADC_DELAY))
#define pREG_DATAPATH_REGS_MIPI_BUFF_MARGIN_CONTROL              ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_MIPI_BUFF_MARGIN_CONTROL)
#define REG_DATAPATH_REGS_MIPI_BUFF_MARGIN_CONTROL              (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_MIPI_BUFF_MARGIN_CONTROL))
#define pREG_DATAPATH_REGS_MIPI_HEADER_WIDTH                     ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_MIPI_HEADER_WIDTH)
#define REG_DATAPATH_REGS_MIPI_HEADER_WIDTH                     (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_MIPI_HEADER_WIDTH))
#define pREG_DATAPATH_REGS_FRAME_NUMBER                          ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_FRAME_NUMBER)
#define REG_DATAPATH_REGS_FRAME_NUMBER                          (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_FRAME_NUMBER))
#define pREG_DATAPATH_REGS_MICRO_SEQUENCER_FW_VERSION_LSB        ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_MICRO_SEQUENCER_FW_VERSION_LSB)
#define REG_DATAPATH_REGS_MICRO_SEQUENCER_FW_VERSION_LSB        (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_MICRO_SEQUENCER_FW_VERSION_LSB))
#define pREG_DATAPATH_REGS_MICRO_SEQUENCER_FW_VERSION_MSB        ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_MICRO_SEQUENCER_FW_VERSION_MSB)
#define REG_DATAPATH_REGS_MICRO_SEQUENCER_FW_VERSION_MSB        (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_MICRO_SEQUENCER_FW_VERSION_MSB))
#define pREG_DATAPATH_REGS_TS_CAL_VER                            ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_TS_CAL_VER)
#define REG_DATAPATH_REGS_TS_CAL_VER                            (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_TS_CAL_VER))
#define pREG_DATAPATH_REGS_ADC_CAL_VER                           ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_ADC_CAL_VER)
#define REG_DATAPATH_REGS_ADC_CAL_VER                           (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_ADC_CAL_VER))
#define pREG_DATAPATH_REGS_REG_0                                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_REG_0)
#define REG_DATAPATH_REGS_REG_0                                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_REG_0))
#define pREG_DATAPATH_REGS_REG_1                                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_REG_1)
#define REG_DATAPATH_REGS_REG_1                                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_REG_1))
#define pREG_DATAPATH_REGS_REG_2                                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_REG_2)
#define REG_DATAPATH_REGS_REG_2                                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_REG_2))
#define pREG_DATAPATH_REGS_REG_3                                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_REG_3)
#define REG_DATAPATH_REGS_REG_3                                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_REG_3))
#define pREG_DATAPATH_REGS_REG_4                                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_REG_4)
#define REG_DATAPATH_REGS_REG_4                                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_REG_4))
#define pREG_DATAPATH_REGS_REG_5                                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_REG_5)
#define REG_DATAPATH_REGS_REG_5                                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_REG_5))
#define pREG_DATAPATH_REGS_REG_6                                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_REG_6)
#define REG_DATAPATH_REGS_REG_6                                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_REG_6))
#define pREG_DATAPATH_REGS_REG_7                                 ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_REG_7)
#define REG_DATAPATH_REGS_REG_7                                 (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_REG_7))
#define pREG_DATAPATH_REGS_PARITY_MIPI_BUFFER                    ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_PARITY_MIPI_BUFFER)
#define REG_DATAPATH_REGS_PARITY_MIPI_BUFFER                    (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_PARITY_MIPI_BUFFER))
#define pREG_DATAPATH_REGS_PACKET_COUNT                          ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_PACKET_COUNT)
#define REG_DATAPATH_REGS_PACKET_COUNT                          (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_PACKET_COUNT))
#define pREG_DATAPATH_REGS_PACKETS_PER_FRAME                     ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_PACKETS_PER_FRAME)
#define REG_DATAPATH_REGS_PACKETS_PER_FRAME                     (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_PACKETS_PER_FRAME))
#define pREG_DATAPATH_REGS_ROW_VECTOR                            ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_ROW_VECTOR)
#define REG_DATAPATH_REGS_ROW_VECTOR                            (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_ROW_VECTOR))
#define pREG_DATAPATH_REGS_ROWS_PER_PACKET_OUT                   ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_ROWS_PER_PACKET_OUT)
#define REG_DATAPATH_REGS_ROWS_PER_PACKET_OUT                   (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_ROWS_PER_PACKET_OUT))
#define pREG_DATAPATH_REGS_MIPI_RD_EN_MAX                        ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_MIPI_RD_EN_MAX)
#define REG_DATAPATH_REGS_MIPI_RD_EN_MAX                        (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_MIPI_RD_EN_MAX))
#define pREG_DATAPATH_REGS_ANALOG_SS                             ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_ANALOG_SS)
#define REG_DATAPATH_REGS_ANALOG_SS                             (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_ANALOG_SS))
#define pREG_DATAPATH_REGS_MIPI_BUFF_PARITY_ERR_CNT              ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_MIPI_BUFF_PARITY_ERR_CNT)
#define REG_DATAPATH_REGS_MIPI_BUFF_PARITY_ERR_CNT              (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_MIPI_BUFF_PARITY_ERR_CNT))
#define pREG_DATAPATH_REGS_LINE_MEM_PARITY_ERR_CNT               ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_LINE_MEM_PARITY_ERR_CNT)
#define REG_DATAPATH_REGS_LINE_MEM_PARITY_ERR_CNT               (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_LINE_MEM_PARITY_ERR_CNT))
#define pREG_DATAPATH_REGS_GAIN_MEM_PARITY_ERR_CNT               ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_GAIN_MEM_PARITY_ERR_CNT)
#define REG_DATAPATH_REGS_GAIN_MEM_PARITY_ERR_CNT               (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_GAIN_MEM_PARITY_ERR_CNT))
#define pREG_DATAPATH_REGS_IA_SELECT                             ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_IA_SELECT)
#define REG_DATAPATH_REGS_IA_SELECT                             (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_IA_SELECT))
#define pREG_DATAPATH_REGS_IA_ADDR_REG                           ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_IA_ADDR_REG)
#define REG_DATAPATH_REGS_IA_ADDR_REG                           (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_IA_ADDR_REG))
#define pREG_DATAPATH_REGS_IA_WRDATA_REG                         ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_IA_WRDATA_REG)
#define REG_DATAPATH_REGS_IA_WRDATA_REG                         (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_IA_WRDATA_REG))
#define pREG_DATAPATH_REGS_IA_WRDATA_REG_ALIAS                   ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_IA_WRDATA_REG_ALIAS)
#define REG_DATAPATH_REGS_IA_WRDATA_REG_ALIAS                   (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_IA_WRDATA_REG_ALIAS))
#define pREG_DATAPATH_REGS_IA_RDDATA_REG                         ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_IA_RDDATA_REG)
#define REG_DATAPATH_REGS_IA_RDDATA_REG                         (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_IA_RDDATA_REG))
#define pREG_DATAPATH_REGS_IA_RDDATA_REG_ALIAS                   ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_IA_RDDATA_REG_ALIAS)
#define REG_DATAPATH_REGS_IA_RDDATA_REG_ALIAS                   (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_IA_RDDATA_REG_ALIAS))
#define pREG_DATAPATH_REGS_IA_BANK_TYPE                          ((volatile       uint16_t *)      ADDR_DATAPATH_REGS_IA_BANK_TYPE)
#define REG_DATAPATH_REGS_IA_BANK_TYPE                          (*((volatile       uint16_t *)    ADDR_DATAPATH_REGS_IA_BANK_TYPE))

#endif  /* end ifndef DATAPATH_ADDR_CDEF_H_ */


#ifndef DE_REGS_YODA_ADDR_CDEF_H_
#define DE_REGS_YODA_ADDR_CDEF_H_    /* DE_REGS_YODA: Your module description, here. */

/* ====================================================================================================
        DE_REGS_YODA Module Instances Register Pointer Definitions
   ==================================================================================================== */
#define pREG_DE_REGS_DE_CONTROL                                  ((volatile       uint16_t *)      ADDR_DE_REGS_DE_CONTROL)
#define REG_DE_REGS_DE_CONTROL                                  (*((volatile       uint16_t *)    ADDR_DE_REGS_DE_CONTROL))
#define pREG_DE_REGS_BINNED1X2_REPEAT_COUNT                      ((volatile       uint16_t *)      ADDR_DE_REGS_BINNED1X2_REPEAT_COUNT)
#define REG_DE_REGS_BINNED1X2_REPEAT_COUNT                      (*((volatile       uint16_t *)    ADDR_DE_REGS_BINNED1X2_REPEAT_COUNT))
#define pREG_DE_REGS_OVERRIDE_DATA_REG1                          ((volatile       uint16_t *)      ADDR_DE_REGS_OVERRIDE_DATA_REG1)
#define REG_DE_REGS_OVERRIDE_DATA_REG1                          (*((volatile       uint16_t *)    ADDR_DE_REGS_OVERRIDE_DATA_REG1))
#define pREG_DE_REGS_OVERRIDE_DATA_REG2                          ((volatile       uint16_t *)      ADDR_DE_REGS_OVERRIDE_DATA_REG2)
#define REG_DE_REGS_OVERRIDE_DATA_REG2                          (*((volatile       uint16_t *)    ADDR_DE_REGS_OVERRIDE_DATA_REG2))
#define pREG_DE_REGS_OVERRIDE_DATA_REG3                          ((volatile       uint16_t *)      ADDR_DE_REGS_OVERRIDE_DATA_REG3)
#define REG_DE_REGS_OVERRIDE_DATA_REG3                          (*((volatile       uint16_t *)    ADDR_DE_REGS_OVERRIDE_DATA_REG3))
#define pREG_DE_REGS_BINNED1X2_END                               ((volatile       uint16_t *)      ADDR_DE_REGS_BINNED1X2_END)
#define REG_DE_REGS_BINNED1X2_END                               (*((volatile       uint16_t *)    ADDR_DE_REGS_BINNED1X2_END))
#define pREG_DE_REGS_OVERRIDE_SEL_REG1                           ((volatile       uint16_t *)      ADDR_DE_REGS_OVERRIDE_SEL_REG1)
#define REG_DE_REGS_OVERRIDE_SEL_REG1                           (*((volatile       uint16_t *)    ADDR_DE_REGS_OVERRIDE_SEL_REG1))
#define pREG_DE_REGS_OVERRIDE_SEL_REG2                           ((volatile       uint16_t *)      ADDR_DE_REGS_OVERRIDE_SEL_REG2)
#define REG_DE_REGS_OVERRIDE_SEL_REG2                           (*((volatile       uint16_t *)    ADDR_DE_REGS_OVERRIDE_SEL_REG2))
#define pREG_DE_REGS_OVERRIDE_SEL_REG3                           ((volatile       uint16_t *)      ADDR_DE_REGS_OVERRIDE_SEL_REG3)
#define REG_DE_REGS_OVERRIDE_SEL_REG3                           (*((volatile       uint16_t *)    ADDR_DE_REGS_OVERRIDE_SEL_REG3))
#define pREG_DE_REGS_BINNED1X2_START                             ((volatile       uint16_t *)      ADDR_DE_REGS_BINNED1X2_START)
#define REG_DE_REGS_BINNED1X2_START                             (*((volatile       uint16_t *)    ADDR_DE_REGS_BINNED1X2_START))
#define pREG_DE_REGS_AMP_MUX_SEL_EE_LOW                          ((volatile       uint16_t *)      ADDR_DE_REGS_AMP_MUX_SEL_EE_LOW)
#define REG_DE_REGS_AMP_MUX_SEL_EE_LOW                          (*((volatile       uint16_t *)    ADDR_DE_REGS_AMP_MUX_SEL_EE_LOW))
#define pREG_DE_REGS_AMP_MUX_SEL_EE_HIGH                         ((volatile       uint16_t *)      ADDR_DE_REGS_AMP_MUX_SEL_EE_HIGH)
#define REG_DE_REGS_AMP_MUX_SEL_EE_HIGH                         (*((volatile       uint16_t *)    ADDR_DE_REGS_AMP_MUX_SEL_EE_HIGH))
#define pREG_DE_REGS_AMP_MUX_SEL_EO_LOW                          ((volatile       uint16_t *)      ADDR_DE_REGS_AMP_MUX_SEL_EO_LOW)
#define REG_DE_REGS_AMP_MUX_SEL_EO_LOW                          (*((volatile       uint16_t *)    ADDR_DE_REGS_AMP_MUX_SEL_EO_LOW))
#define pREG_DE_REGS_AMP_MUX_SEL_EO_HIGH                         ((volatile       uint16_t *)      ADDR_DE_REGS_AMP_MUX_SEL_EO_HIGH)
#define REG_DE_REGS_AMP_MUX_SEL_EO_HIGH                         (*((volatile       uint16_t *)    ADDR_DE_REGS_AMP_MUX_SEL_EO_HIGH))
#define pREG_DE_REGS_AMP_MUX_SEL_OE_LOW                          ((volatile       uint16_t *)      ADDR_DE_REGS_AMP_MUX_SEL_OE_LOW)
#define REG_DE_REGS_AMP_MUX_SEL_OE_LOW                          (*((volatile       uint16_t *)    ADDR_DE_REGS_AMP_MUX_SEL_OE_LOW))
#define pREG_DE_REGS_AMP_MUX_SEL_OE_HIGH                         ((volatile       uint16_t *)      ADDR_DE_REGS_AMP_MUX_SEL_OE_HIGH)
#define REG_DE_REGS_AMP_MUX_SEL_OE_HIGH                         (*((volatile       uint16_t *)    ADDR_DE_REGS_AMP_MUX_SEL_OE_HIGH))
#define pREG_DE_REGS_AMP_MUX_SEL_OO_LOW                          ((volatile       uint16_t *)      ADDR_DE_REGS_AMP_MUX_SEL_OO_LOW)
#define REG_DE_REGS_AMP_MUX_SEL_OO_LOW                          (*((volatile       uint16_t *)    ADDR_DE_REGS_AMP_MUX_SEL_OO_LOW))
#define pREG_DE_REGS_AMP_MUX_SEL_OO_HIGH                         ((volatile       uint16_t *)      ADDR_DE_REGS_AMP_MUX_SEL_OO_HIGH)
#define REG_DE_REGS_AMP_MUX_SEL_OO_HIGH                         (*((volatile       uint16_t *)    ADDR_DE_REGS_AMP_MUX_SEL_OO_HIGH))
#define pREG_DE_REGS_AMP_MUX_SEL_SELB_LOW                        ((volatile       uint16_t *)      ADDR_DE_REGS_AMP_MUX_SEL_SELB_LOW)
#define REG_DE_REGS_AMP_MUX_SEL_SELB_LOW                        (*((volatile       uint16_t *)    ADDR_DE_REGS_AMP_MUX_SEL_SELB_LOW))
#define pREG_DE_REGS_AMP_MUX_SEL_SELB_HIGH                       ((volatile       uint16_t *)      ADDR_DE_REGS_AMP_MUX_SEL_SELB_HIGH)
#define REG_DE_REGS_AMP_MUX_SEL_SELB_HIGH                       (*((volatile       uint16_t *)    ADDR_DE_REGS_AMP_MUX_SEL_SELB_HIGH))
#define pREG_DE_REGS_NATIVE_RESOLUTION_START                     ((volatile       uint16_t *)      ADDR_DE_REGS_NATIVE_RESOLUTION_START)
#define REG_DE_REGS_NATIVE_RESOLUTION_START                     (*((volatile       uint16_t *)    ADDR_DE_REGS_NATIVE_RESOLUTION_START))
#define pREG_DE_REGS_NATIVE_RESOLUTION_END                       ((volatile       uint16_t *)      ADDR_DE_REGS_NATIVE_RESOLUTION_END)
#define REG_DE_REGS_NATIVE_RESOLUTION_END                       (*((volatile       uint16_t *)    ADDR_DE_REGS_NATIVE_RESOLUTION_END))
#define pREG_DE_REGS_NATIVE_RESOLUTION_REPEAT                    ((volatile       uint16_t *)      ADDR_DE_REGS_NATIVE_RESOLUTION_REPEAT)
#define REG_DE_REGS_NATIVE_RESOLUTION_REPEAT                    (*((volatile       uint16_t *)    ADDR_DE_REGS_NATIVE_RESOLUTION_REPEAT))
#define pREG_DE_REGS_SUB_SAMPLED_2X_START                        ((volatile       uint16_t *)      ADDR_DE_REGS_SUB_SAMPLED_2X_START)
#define REG_DE_REGS_SUB_SAMPLED_2X_START                        (*((volatile       uint16_t *)    ADDR_DE_REGS_SUB_SAMPLED_2X_START))
#define pREG_DE_REGS_SUB_SAMPLED_2X_END                          ((volatile       uint16_t *)      ADDR_DE_REGS_SUB_SAMPLED_2X_END)
#define REG_DE_REGS_SUB_SAMPLED_2X_END                          (*((volatile       uint16_t *)    ADDR_DE_REGS_SUB_SAMPLED_2X_END))
#define pREG_DE_REGS_SUB_SAMPLED_2X_REPEAT                       ((volatile       uint16_t *)      ADDR_DE_REGS_SUB_SAMPLED_2X_REPEAT)
#define REG_DE_REGS_SUB_SAMPLED_2X_REPEAT                       (*((volatile       uint16_t *)    ADDR_DE_REGS_SUB_SAMPLED_2X_REPEAT))
#define pREG_DE_REGS_SUB_SAMPLED_4X_START                        ((volatile       uint16_t *)      ADDR_DE_REGS_SUB_SAMPLED_4X_START)
#define REG_DE_REGS_SUB_SAMPLED_4X_START                        (*((volatile       uint16_t *)    ADDR_DE_REGS_SUB_SAMPLED_4X_START))
#define pREG_DE_REGS_SUB_SAMPLED_4X_END                          ((volatile       uint16_t *)      ADDR_DE_REGS_SUB_SAMPLED_4X_END)
#define REG_DE_REGS_SUB_SAMPLED_4X_END                          (*((volatile       uint16_t *)    ADDR_DE_REGS_SUB_SAMPLED_4X_END))
#define pREG_DE_REGS_SUB_SAMPLED_4X_REPEAT                       ((volatile       uint16_t *)      ADDR_DE_REGS_SUB_SAMPLED_4X_REPEAT)
#define REG_DE_REGS_SUB_SAMPLED_4X_REPEAT                       (*((volatile       uint16_t *)    ADDR_DE_REGS_SUB_SAMPLED_4X_REPEAT))
#define pREG_DE_REGS_BINNED_START                                ((volatile       uint16_t *)      ADDR_DE_REGS_BINNED_START)
#define REG_DE_REGS_BINNED_START                                (*((volatile       uint16_t *)    ADDR_DE_REGS_BINNED_START))
#define pREG_DE_REGS_BINNED_END                                  ((volatile       uint16_t *)      ADDR_DE_REGS_BINNED_END)
#define REG_DE_REGS_BINNED_END                                  (*((volatile       uint16_t *)    ADDR_DE_REGS_BINNED_END))
#define pREG_DE_REGS_BINNED_REPEAT                               ((volatile       uint16_t *)      ADDR_DE_REGS_BINNED_REPEAT)
#define REG_DE_REGS_BINNED_REPEAT                               (*((volatile       uint16_t *)    ADDR_DE_REGS_BINNED_REPEAT))
#define pREG_DE_REGS_DARK_START                                  ((volatile       uint16_t *)      ADDR_DE_REGS_DARK_START)
#define REG_DE_REGS_DARK_START                                  (*((volatile       uint16_t *)    ADDR_DE_REGS_DARK_START))
#define pREG_DE_REGS_DARK_END                                    ((volatile       uint16_t *)      ADDR_DE_REGS_DARK_END)
#define REG_DE_REGS_DARK_END                                    (*((volatile       uint16_t *)    ADDR_DE_REGS_DARK_END))
#define pREG_DE_REGS_DARK_REPEAT                                 ((volatile       uint16_t *)      ADDR_DE_REGS_DARK_REPEAT)
#define REG_DE_REGS_DARK_REPEAT                                 (*((volatile       uint16_t *)    ADDR_DE_REGS_DARK_REPEAT))
#define pREG_DE_REGS_PREAMBLE_START                              ((volatile       uint16_t *)      ADDR_DE_REGS_PREAMBLE_START)
#define REG_DE_REGS_PREAMBLE_START                              (*((volatile       uint16_t *)    ADDR_DE_REGS_PREAMBLE_START))
#define pREG_DE_REGS_PREAMBLE_END                                ((volatile       uint16_t *)      ADDR_DE_REGS_PREAMBLE_END)
#define REG_DE_REGS_PREAMBLE_END                                (*((volatile       uint16_t *)    ADDR_DE_REGS_PREAMBLE_END))
#define pREG_DE_REGS_PREAMBLE_REPEAT                             ((volatile       uint16_t *)      ADDR_DE_REGS_PREAMBLE_REPEAT)
#define REG_DE_REGS_PREAMBLE_REPEAT                             (*((volatile       uint16_t *)    ADDR_DE_REGS_PREAMBLE_REPEAT))
#define pREG_DE_REGS_POSTAMBLE_START                             ((volatile       uint16_t *)      ADDR_DE_REGS_POSTAMBLE_START)
#define REG_DE_REGS_POSTAMBLE_START                             (*((volatile       uint16_t *)    ADDR_DE_REGS_POSTAMBLE_START))
#define pREG_DE_REGS_POSTAMBLE_END                               ((volatile       uint16_t *)      ADDR_DE_REGS_POSTAMBLE_END)
#define REG_DE_REGS_POSTAMBLE_END                               (*((volatile       uint16_t *)    ADDR_DE_REGS_POSTAMBLE_END))
#define pREG_DE_REGS_POSTAMBLE_REPEAT                            ((volatile       uint16_t *)      ADDR_DE_REGS_POSTAMBLE_REPEAT)
#define REG_DE_REGS_POSTAMBLE_REPEAT                            (*((volatile       uint16_t *)    ADDR_DE_REGS_POSTAMBLE_REPEAT))
#define pREG_DE_REGS_ARRAY_INIT_VEC_DARK                         ((volatile       uint16_t *)      ADDR_DE_REGS_ARRAY_INIT_VEC_DARK)
#define REG_DE_REGS_ARRAY_INIT_VEC_DARK                         (*((volatile       uint16_t *)    ADDR_DE_REGS_ARRAY_INIT_VEC_DARK))
#define pREG_DE_REGS_ARRAY_INIT_VEC                              ((volatile       uint16_t *)      ADDR_DE_REGS_ARRAY_INIT_VEC)
#define REG_DE_REGS_ARRAY_INIT_VEC                              (*((volatile       uint16_t *)    ADDR_DE_REGS_ARRAY_INIT_VEC))
#define pREG_DE_REGS_TYPE_OVERRIDE                               ((volatile       uint16_t *)      ADDR_DE_REGS_TYPE_OVERRIDE)
#define REG_DE_REGS_TYPE_OVERRIDE                               (*((volatile       uint16_t *)    ADDR_DE_REGS_TYPE_OVERRIDE))
#define pREG_DE_REGS_MEM_DFT                                     ((volatile       uint16_t *)      ADDR_DE_REGS_MEM_DFT)
#define REG_DE_REGS_MEM_DFT                                     (*((volatile       uint16_t *)    ADDR_DE_REGS_MEM_DFT))
#define pREG_DE_REGS_DBG_MUX_CONTROL_0                           ((volatile       uint16_t *)      ADDR_DE_REGS_DBG_MUX_CONTROL_0)
#define REG_DE_REGS_DBG_MUX_CONTROL_0                           (*((volatile       uint16_t *)    ADDR_DE_REGS_DBG_MUX_CONTROL_0))
#define pREG_DE_REGS_DBG_MUX_CONTROL_1                           ((volatile       uint16_t *)      ADDR_DE_REGS_DBG_MUX_CONTROL_1)
#define REG_DE_REGS_DBG_MUX_CONTROL_1                           (*((volatile       uint16_t *)    ADDR_DE_REGS_DBG_MUX_CONTROL_1))
#define pREG_DE_REGS_DBG_MUX_CONTROL_2                           ((volatile       uint16_t *)      ADDR_DE_REGS_DBG_MUX_CONTROL_2)
#define REG_DE_REGS_DBG_MUX_CONTROL_2                           (*((volatile       uint16_t *)    ADDR_DE_REGS_DBG_MUX_CONTROL_2))
#define pREG_DE_REGS_DBG_MUX_CONTROL_3                           ((volatile       uint16_t *)      ADDR_DE_REGS_DBG_MUX_CONTROL_3)
#define REG_DE_REGS_DBG_MUX_CONTROL_3                           (*((volatile       uint16_t *)    ADDR_DE_REGS_DBG_MUX_CONTROL_3))
#define pREG_DE_REGS_DBG_MUX_CONTROL_4                           ((volatile       uint16_t *)      ADDR_DE_REGS_DBG_MUX_CONTROL_4)
#define REG_DE_REGS_DBG_MUX_CONTROL_4                           (*((volatile       uint16_t *)    ADDR_DE_REGS_DBG_MUX_CONTROL_4))
#define pREG_DE_REGS_DE_IA_SELECT                                ((volatile       uint16_t *)      ADDR_DE_REGS_DE_IA_SELECT)
#define REG_DE_REGS_DE_IA_SELECT                                (*((volatile       uint16_t *)    ADDR_DE_REGS_DE_IA_SELECT))
#define pREG_DE_REGS_DE_IA_ADDR_REG                              ((volatile       uint16_t *)      ADDR_DE_REGS_DE_IA_ADDR_REG)
#define REG_DE_REGS_DE_IA_ADDR_REG                              (*((volatile       uint16_t *)    ADDR_DE_REGS_DE_IA_ADDR_REG))
#define pREG_DE_REGS_DE_IA_WRDATA_REG                            ((volatile       uint16_t *)      ADDR_DE_REGS_DE_IA_WRDATA_REG)
#define REG_DE_REGS_DE_IA_WRDATA_REG                            (*((volatile       uint16_t *)    ADDR_DE_REGS_DE_IA_WRDATA_REG))
#define pREG_DE_REGS_DE_IA_WRDATA_REG_ALIAS                      ((volatile       uint16_t *)      ADDR_DE_REGS_DE_IA_WRDATA_REG_ALIAS)
#define REG_DE_REGS_DE_IA_WRDATA_REG_ALIAS                      (*((volatile       uint16_t *)    ADDR_DE_REGS_DE_IA_WRDATA_REG_ALIAS))
#define pREG_DE_REGS_DE_IA_RDDATA_REG                            ((volatile       uint16_t *)      ADDR_DE_REGS_DE_IA_RDDATA_REG)
#define REG_DE_REGS_DE_IA_RDDATA_REG                            (*((volatile       uint16_t *)    ADDR_DE_REGS_DE_IA_RDDATA_REG))
#define pREG_DE_REGS_DE_IA_RDDATA_REG_ALIAS                      ((volatile       uint16_t *)      ADDR_DE_REGS_DE_IA_RDDATA_REG_ALIAS)
#define REG_DE_REGS_DE_IA_RDDATA_REG_ALIAS                      (*((volatile       uint16_t *)    ADDR_DE_REGS_DE_IA_RDDATA_REG_ALIAS))
#define pREG_DE_REGS_USE_CASE_0_ROI_0_ROW_VEC_TOPBOT             ((volatile       uint16_t *)      ADDR_DE_REGS_USE_CASE_0_ROI_0_ROW_VEC_TOPBOT)
#define REG_DE_REGS_USE_CASE_0_ROI_0_ROW_VEC_TOPBOT             (*((volatile       uint16_t *)    ADDR_DE_REGS_USE_CASE_0_ROI_0_ROW_VEC_TOPBOT))
#define pREG_DE_REGS_USE_CASE_0_ROI_0_ROW_VEC_MAIN               ((volatile       uint16_t *)      ADDR_DE_REGS_USE_CASE_0_ROI_0_ROW_VEC_MAIN)
#define REG_DE_REGS_USE_CASE_0_ROI_0_ROW_VEC_MAIN               (*((volatile       uint16_t *)    ADDR_DE_REGS_USE_CASE_0_ROI_0_ROW_VEC_MAIN))
#define pREG_DE_REGS_USE_CASE_0_ROI_0_COLUMN_VEC                 ((volatile       uint16_t *)      ADDR_DE_REGS_USE_CASE_0_ROI_0_COLUMN_VEC)
#define REG_DE_REGS_USE_CASE_0_ROI_0_COLUMN_VEC                 (*((volatile       uint16_t *)    ADDR_DE_REGS_USE_CASE_0_ROI_0_COLUMN_VEC))
#define pREG_DE_REGS_USE_CASE_0_ROI_0_ROI_TYPE                   ((volatile       uint16_t *)      ADDR_DE_REGS_USE_CASE_0_ROI_0_ROI_TYPE)
#define REG_DE_REGS_USE_CASE_0_ROI_0_ROI_TYPE                   (*((volatile       uint16_t *)    ADDR_DE_REGS_USE_CASE_0_ROI_0_ROI_TYPE))
#define pREG_DE_REGS_USE_CASE_0_ROI_1_ROW_VEC_TOPBOT             ((volatile       uint16_t *)      ADDR_DE_REGS_USE_CASE_0_ROI_1_ROW_VEC_TOPBOT)
#define REG_DE_REGS_USE_CASE_0_ROI_1_ROW_VEC_TOPBOT             (*((volatile       uint16_t *)    ADDR_DE_REGS_USE_CASE_0_ROI_1_ROW_VEC_TOPBOT))
#define pREG_DE_REGS_USE_CASE_0_ROI_1_ROW_VEC_MAIN               ((volatile       uint16_t *)      ADDR_DE_REGS_USE_CASE_0_ROI_1_ROW_VEC_MAIN)
#define REG_DE_REGS_USE_CASE_0_ROI_1_ROW_VEC_MAIN               (*((volatile       uint16_t *)    ADDR_DE_REGS_USE_CASE_0_ROI_1_ROW_VEC_MAIN))
#define pREG_DE_REGS_USE_CASE_0_ROI_1_COLUMN_VEC                 ((volatile       uint16_t *)      ADDR_DE_REGS_USE_CASE_0_ROI_1_COLUMN_VEC)
#define REG_DE_REGS_USE_CASE_0_ROI_1_COLUMN_VEC                 (*((volatile       uint16_t *)    ADDR_DE_REGS_USE_CASE_0_ROI_1_COLUMN_VEC))
#define pREG_DE_REGS_USE_CASE_0_ROI_1_ROI_TYPE                   ((volatile       uint16_t *)      ADDR_DE_REGS_USE_CASE_0_ROI_1_ROI_TYPE)
#define REG_DE_REGS_USE_CASE_0_ROI_1_ROI_TYPE                   (*((volatile       uint16_t *)    ADDR_DE_REGS_USE_CASE_0_ROI_1_ROI_TYPE))
#define pREG_DE_REGS_USE_CASE_0_ROI_2_ROW_VEC_TOPBOT             ((volatile       uint16_t *)      ADDR_DE_REGS_USE_CASE_0_ROI_2_ROW_VEC_TOPBOT)
#define REG_DE_REGS_USE_CASE_0_ROI_2_ROW_VEC_TOPBOT             (*((volatile       uint16_t *)    ADDR_DE_REGS_USE_CASE_0_ROI_2_ROW_VEC_TOPBOT))
#define pREG_DE_REGS_USE_CASE_0_ROI_2_ROW_VEC_MAIN               ((volatile       uint16_t *)      ADDR_DE_REGS_USE_CASE_0_ROI_2_ROW_VEC_MAIN)
#define REG_DE_REGS_USE_CASE_0_ROI_2_ROW_VEC_MAIN               (*((volatile       uint16_t *)    ADDR_DE_REGS_USE_CASE_0_ROI_2_ROW_VEC_MAIN))
#define pREG_DE_REGS_USE_CASE_0_ROI_2_COLUMN_VEC                 ((volatile       uint16_t *)      ADDR_DE_REGS_USE_CASE_0_ROI_2_COLUMN_VEC)
#define REG_DE_REGS_USE_CASE_0_ROI_2_COLUMN_VEC                 (*((volatile       uint16_t *)    ADDR_DE_REGS_USE_CASE_0_ROI_2_COLUMN_VEC))
#define pREG_DE_REGS_USE_CASE_0_ROI_2_ROI_TYPE                   ((volatile       uint16_t *)      ADDR_DE_REGS_USE_CASE_0_ROI_2_ROI_TYPE)
#define REG_DE_REGS_USE_CASE_0_ROI_2_ROI_TYPE                   (*((volatile       uint16_t *)    ADDR_DE_REGS_USE_CASE_0_ROI_2_ROI_TYPE))

#endif  /* end ifndef DE_REGS_YODA_ADDR_CDEF_H_ */

#endif /* NEWTON_ADDR_CDEF_H */

