

================================================================
== Vitis HLS Report for 'fft_stage_5_023_Pipeline_SKIP_X'
================================================================
* Date:           Thu Oct 13 07:49:21 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        v4
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7cg-fbvb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.953 ns|     2.00 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       25|  10.000 ns|  0.125 us|    2|   25|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+
        |- SKIP_X  |        0|       23|        17|          1|          1|  0 ~ 8|       yes|
        +----------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     307|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|    20|    1018|     818|    -|
|Memory           |        -|     -|      32|      96|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     571|      96|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|    20|    1621|    1371|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     1|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |               Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |hadd_16ns_16ns_16_5_full_dsp_1_U179  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U180  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hadd_16ns_16ns_16_5_full_dsp_1_U181  |hadd_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U185   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U186   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U187   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hmul_16ns_16ns_16_4_max_dsp_1_U188   |hmul_16ns_16ns_16_4_max_dsp_1   |        0|   2|   91|   35|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U182  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U183  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    |hsub_16ns_16ns_16_5_full_dsp_1_U184  |hsub_16ns_16ns_16_5_full_dsp_1  |        0|   2|  109|  113|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                                |                                |        0|  20| 1018|  818|    0|
    +-------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |   Memory   |           Module           | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |w_M_imag_U  |fft_stage_0_018_w_M_imag29  |        0|  16|  48|    0|   192|   16|     1|         3072|
    |w_M_real_U  |fft_stage_0_018_w_M_real40  |        0|  16|  48|    0|   192|   16|     1|         3072|
    +------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total       |                            |        0|  32|  96|    0|   384|   32|     2|         6144|
    +------------+----------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln22_fu_241_p2     |         +|   0|  0|  15|           8|           8|
    |add_ln23_fu_253_p2     |         +|   0|  0|  13|           6|           6|
    |add_ln34_fu_288_p2     |         +|   0|  0|  39|          32|           7|
    |j1_4_fu_276_p2         |         +|   0|  0|  39|          32|           1|
    |k1_4_fu_217_p2         |         +|   0|  0|  14|           7|           1|
    |icmp_ln1057_fu_212_p2  |      icmp|   0|  0|  10|           7|           7|
    |icmp_ln27_fu_270_p2    |      icmp|   0|  0|  20|          32|           5|
    |icmp_ln31_fu_282_p2    |      icmp|   0|  0|  20|          32|           5|
    |j1_5_fu_294_p3         |    select|   0|  0|  32|           1|           1|
    |j1_6_fu_310_p3         |    select|   0|  0|  32|           1|          32|
    |m1_3_fu_302_p3         |    select|   0|  0|  32|           1|          32|
    |m1_4_fu_318_p3         |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    |xor_ln24_fu_259_p2     |       xor|   0|  0|   7|           7|           6|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 307|         168|         145|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |j1_fu_64                 |   9|          2|   32|         64|
    |k1_fu_60                 |   9|          2|    7|         14|
    |m1_fu_68                 |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  54|         12|   74|        148|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln23_reg_461                   |   6|   0|    6|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |j1_fu_64                           |  32|   0|   32|          0|
    |k1_fu_60                           |   7|   0|    7|          0|
    |m1_fu_68                           |  32|   0|   32|          0|
    |mul3_i_i_reg_505                   |  16|   0|   16|          0|
    |mul6_i_i_reg_510                   |  16|   0|   16|          0|
    |mul9_i_i_reg_515                   |  16|   0|   16|          0|
    |mul_i_i_reg_500                    |  16|   0|   16|          0|
    |p_r_M_imag_3_reg_569               |  16|   0|   16|          0|
    |p_r_M_imag_4_reg_579               |  16|   0|   16|          0|
    |p_r_M_imag_7_reg_546               |  16|   0|   16|          0|
    |p_r_M_imag_reg_494                 |  16|   0|   16|          0|
    |p_r_M_real_3_reg_564               |  16|   0|   16|          0|
    |p_r_M_real_4_reg_574               |  16|   0|   16|          0|
    |p_r_M_real_reg_488                 |  16|   0|   16|          0|
    |p_r_reg_540                        |  16|   0|   16|          0|
    |trunc_ln23_1_reg_535               |  16|   0|   16|          0|
    |trunc_ln23_reg_530                 |  16|   0|   16|          0|
    |w1_M_imag_reg_482                  |  16|   0|   16|          0|
    |w1_M_real_reg_476                  |  16|   0|   16|          0|
    |zext_ln23_reg_520                  |   6|   0|   64|         58|
    |zext_ln24_reg_466                  |   6|   0|   64|         58|
    |add_ln23_reg_461                   |  64|  32|    6|          0|
    |zext_ln23_reg_520                  |  64|  32|   64|         58|
    |zext_ln24_reg_466                  |  64|  32|   64|         58|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 571|  96|  629|        232|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+---------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |          Source Object          |    C Type    |
+----------------+-----+-----+------------+---------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  fft_stage.5.023_Pipeline_SKIP_X|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  fft_stage.5.023_Pipeline_SKIP_X|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  fft_stage.5.023_Pipeline_SKIP_X|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  fft_stage.5.023_Pipeline_SKIP_X|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  fft_stage.5.023_Pipeline_SKIP_X|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  fft_stage.5.023_Pipeline_SKIP_X|  return value|
|trunc_ln2       |   in|    7|     ap_none|                        trunc_ln2|        scalar|
|IN_r_address0   |  out|    6|   ap_memory|                             IN_r|         array|
|IN_r_ce0        |  out|    1|   ap_memory|                             IN_r|         array|
|IN_r_q0         |   in|   32|   ap_memory|                             IN_r|         array|
|IN_r_address1   |  out|    6|   ap_memory|                             IN_r|         array|
|IN_r_ce1        |  out|    1|   ap_memory|                             IN_r|         array|
|IN_r_q1         |   in|   32|   ap_memory|                             IN_r|         array|
|OUT_r_address0  |  out|    6|   ap_memory|                            OUT_r|         array|
|OUT_r_ce0       |  out|    1|   ap_memory|                            OUT_r|         array|
|OUT_r_we0       |  out|    1|   ap_memory|                            OUT_r|         array|
|OUT_r_d0        |  out|   32|   ap_memory|                            OUT_r|         array|
|OUT_r_address1  |  out|    6|   ap_memory|                            OUT_r|         array|
|OUT_r_ce1       |  out|    1|   ap_memory|                            OUT_r|         array|
|OUT_r_we1       |  out|    1|   ap_memory|                            OUT_r|         array|
|OUT_r_d1        |  out|   32|   ap_memory|                            OUT_r|         array|
+----------------+-----+-----+------------+---------------------------------+--------------+

