Vivado Simulator 2020.2
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2020.2/bin/unwrapped/lnx64.o/xelab -wto c97a37bdf6864dd9951b028e3f1247ee --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot som_sim_tb_behav xil_defaultlib.som_sim_tb xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3091] actual bit length 2 differs from formal bit length 3 for port 'prediction' [/home/aari/Projects/Vivado/fpga_som/fpga_som.srcs/sim_1/new/som_sim_tb.v:11]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.som
WARNING: [XSIM 43-3373] "/home/aari/Projects/Vivado/fpga_som/fpga_som.srcs/sources_1/imports/new/som.v" Line 58. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/aari/Projects/Vivado/fpga_som/fpga_som.srcs/sources_1/imports/new/som.v" Line 87. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "/home/aari/Projects/Vivado/fpga_som/fpga_som.srcs/sources_1/imports/new/som.v" Line 111. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.som_sim_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot som_sim_tb_behav
