

================================================================
== Synthesis Summary Report of 'packet_handler'
================================================================
+ General Information: 
    * Date:           Fri Sep  8 14:08:17 2023
    * Version:        2023.1 (Build 3854077 on May  4 2023)
    * Project:        PKT_HANDLER_prj
    * Solution:       ultrascale_plus (Vivado IP Flow Target)
    * Product family: virtexuplusHBM
    * Target device:  xcu280-fsvh2892-2L-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |          Modules         |  Issue |       | Latency | Latency| Iteration|         | Trip |          |      |    |            |            |     |
    |          & Loops         |  Type  | Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined| BRAM | DSP|     FF     |     LUT    | URAM|
    +--------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+
    |+ packet_handler*         |  Timing|  -0.24|        4|  12.559|         -|        1|     -|  dataflow|     -|   -|  6176 (~0%)|  2651 (~0%)|    -|
    | + packet_identification  |       -|   1.45|        1|   3.100|         -|        1|     -|  yes(flp)|     -|   -|   620 (~0%)|   230 (~0%)|    -|
    | + ethernet_remover       |  Timing|  -0.24|        2|   6.279|         -|        1|     -|  yes(flp)|     -|   -|  2464 (~0%)|   764 (~0%)|    -|
    +--------------------------+--------+-------+---------+--------+----------+---------+------+----------+------+----+------------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AXIS
+-----------+-----------+---------------+-------+-------+-------+-------+--------+-------+--------+
| Interface | Direction | Register Mode | TDATA | TDEST | TKEEP | TLAST | TREADY | TSTRB | TVALID |
+-----------+-----------+---------------+-------+-------+-------+-------+--------+-------+--------+
| m_axis    | out       | both          | 512   | 3     | 64    | 1     | 1      | 64    | 1      |
| s_axis    | in        | both          | 512   | 3     | 64    | 1     | 1      | 64    | 1      |
+-----------+-----------+---------------+-------+-------+-------+-------+--------+-------+--------+

* TOP LEVEL CONTROL
+-----------+--------------+----------+
| Interface | Type         | Ports    |
+-----------+--------------+----------+
| ap_clk    | clock        | ap_clk   |
| ap_rst_n  | reset        | ap_rst_n |
| ap_ctrl   | ap_ctrl_none |          |
+-----------+--------------+----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+----------------------------------------------+
| Argument | Direction | Datatype                                     |
+----------+-----------+----------------------------------------------+
| dataIn   | in        | stream<hls::axis<ap_uint<512>, 0, 0, 3>, 0>& |
| dataOut  | out       | stream<hls::axis<ap_uint<512>, 0, 0, 3>, 0>& |
+----------+-----------+----------------------------------------------+

* SW-to-HW Mapping
+----------+--------------+-----------+
| Argument | HW Interface | HW Type   |
+----------+--------------+-----------+
| dataIn   | s_axis       | interface |
| dataOut  | m_axis       | interface |
+----------+--------------+-----------+


================================================================
== Bind Op Report
================================================================
  No bind op info in design

================================================================
== Bind Storage Report
================================================================
  No bind storage info in design

================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------+---------------------------------------------+-------------------------------------------------------------------------------+
| Type      | Options                                     | Location                                                                      |
+-----------+---------------------------------------------+-------------------------------------------------------------------------------+
| pipeline  | II=1                                        | ../hls/packet_handler/packet_handler.cpp:55 in ethernet_remover               |
| pipeline  | II=1                                        | ../hls/packet_handler/packet_handler.cpp:173 in packet_identification         |
| interface | ap_ctrl_none port=return                    | ../hls/packet_handler/packet_handler.cpp:279 in packet_handler, return        |
| dataflow  |                                             | ../hls/packet_handler/packet_handler.cpp:280 in packet_handler                |
| interface | axis register both port=dataIn name=s_axis  | ../hls/packet_handler/packet_handler.cpp:282 in packet_handler, dataIn        |
| interface | axis register both port=dataOut name=m_axis | ../hls/packet_handler/packet_handler.cpp:283 in packet_handler, dataOut       |
| stream    | variable=eth_level_pkt depth=16             | ../hls/packet_handler/packet_handler.cpp:286 in packet_handler, eth_level_pkt |
+-----------+---------------------------------------------+-------------------------------------------------------------------------------+


