Analysis & Synthesis report for Debug
Thu Nov 13 13:57:35 2014
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. General Register Statistics
  9. Parameter Settings for User Entity Instance: Top-level Entity: |Project4
 10. Parameter Settings for User Entity Instance: ClkDivider:clkdi
 11. Parameter Settings for User Entity Instance: Register:pc
 12. Parameter Settings for User Entity Instance: PcLogic:pcLogic
 13. Parameter Settings for User Entity Instance: Mux4to1:muxPcOut
 14. Parameter Settings for User Entity Instance: BranchAddrCalculator:bac
 15. Parameter Settings for User Entity Instance: InstMemory:instMem
 16. Parameter Settings for User Entity Instance: Controller:cont
 17. Parameter Settings for User Entity Instance: SignExtension:se
 18. Parameter Settings for User Entity Instance: RegisterFile:regFile
 19. Parameter Settings for User Entity Instance: Mux2to1:muxAluIn
 20. Parameter Settings for User Entity Instance: Alu:alu1
 21. Parameter Settings for User Entity Instance: negRegister:dataReg
 22. Parameter Settings for User Entity Instance: DataMemory:dataMem
 23. Parameter Settings for User Entity Instance: Mux4to1:muxMemOut
 24. Parameter Settings for User Entity Instance: Mux4to1:muxDataMemOut
 25. Parameter Settings for User Entity Instance: IO_controller:ioCtrl|KeyDevices:key
 26. Parameter Settings for User Entity Instance: IO_controller:ioCtrl|LEDandHEXDevices:opticalOut
 27. Port Connectivity Checks: "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|SevenSeg:hex3Converter"
 28. Port Connectivity Checks: "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|SevenSeg:hex2Converter"
 29. Port Connectivity Checks: "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|SevenSeg:hex1Converter"
 30. Port Connectivity Checks: "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|SevenSeg:hex0Converter"
 31. Port Connectivity Checks: "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"
 32. Port Connectivity Checks: "IO_controller:ioCtrl"
 33. Port Connectivity Checks: "Mux4to1:muxDataMemOut"
 34. Port Connectivity Checks: "Mux4to1:muxMemOut"
 35. Port Connectivity Checks: "negRegister:dataReg"
 36. Port Connectivity Checks: "PipeLineReg:pipelineregister"
 37. Port Connectivity Checks: "Register:pc"
 38. Elapsed Time Per Partition
 39. Analysis & Synthesis Messages
 40. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                         ;
+------------------------------------+-------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Thu Nov 13 13:57:35 2014           ;
; Quartus II 64-Bit Version          ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Web Edition ;
; Revision Name                      ; Debug                                           ;
; Top-level Entity Name              ; Project4                                        ;
; Family                             ; Cyclone II                                      ;
; Total logic elements               ; 0                                               ;
;     Total combinational functions  ; 0                                               ;
;     Dedicated logic registers      ; 0                                               ;
; Total registers                    ; 0                                               ;
; Total pins                         ; 61                                              ;
; Total virtual pins                 ; 0                                               ;
; Total memory bits                  ; 0                                               ;
; Embedded Multiplier 9-bit elements ; 0                                               ;
; Total PLLs                         ; 0                                               ;
+------------------------------------+-------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP2C20F484C7       ;                    ;
; Top-level entity name                                                      ; Project4           ; Debug              ;
; Family name                                                                ; Cyclone II         ; Cyclone IV GX      ;
; Use smart compilation                                                      ; On                 ; Off                ;
; Preserve fewer node names                                                  ; Off                ; On                 ;
; Add Pass-Through Logic to Inferred RAMs                                    ; Off                ; On                 ;
; Power-Up Don't Care                                                        ; Off                ; On                 ;
; Remove Redundant Logic Cells                                               ; On                 ; Off                ;
; Auto RAM to Logic Cell Conversion                                          ; On                 ; Off                ;
; Allow Any RAM Size For Recognition                                         ; On                 ; Off                ;
; Allow Any ROM Size For Recognition                                         ; On                 ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; Off                ; Off                ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                            ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type              ; File Name with Absolute Path                                              ; Library ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+
; Project4.v                       ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Project4.v             ;         ;
; negRegister.v                    ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/negRegister.v          ;         ;
; PcLogic.v                        ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PcLogic.v              ;         ;
; Alu.v                            ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Alu.v                  ;         ;
; InstMemory.v                     ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/InstMemory.v           ;         ;
; Register.v                       ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Register.v             ;         ;
; SevenSeg.v                       ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SevenSeg.v             ;         ;
; SignExtension.v                  ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/SignExtension.v        ;         ;
; Controller.v                     ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Controller.v           ;         ;
; Mux2to1.v                        ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Mux2to1.v              ;         ;
; RegisterFile.v                   ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/RegisterFile.v         ;         ;
; DataMemory.v                     ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/DataMemory.v           ;         ;
; BranchAddrCalculator.v           ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/BranchAddrCalculator.v ;         ;
; Mux4to1.v                        ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Mux4to1.v              ;         ;
; PipeLineReg.v                    ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/PipeLineReg.v          ;         ;
; Bubbler.v                        ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Bubbler.v              ;         ;
; KeyDevices.v                     ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/KeyDevices.v           ;         ;
; LEDandHEXDevices.v               ; yes             ; User Verilog HDL File  ; C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/LEDandHEXDevices.v     ;         ;
+----------------------------------+-----------------+------------------------+---------------------------------------------------------------------------+---------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
;                                             ;       ;
; Total combinational functions               ; 0     ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 0     ;
;     -- 3 input functions                    ; 0     ;
;     -- <=2 input functions                  ; 0     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 0     ;
;     -- arithmetic mode                      ; 0     ;
;                                             ;       ;
; Total registers                             ; 0     ;
;     -- Dedicated logic registers            ; 0     ;
;     -- I/O registers                        ; 0     ;
;                                             ;       ;
; I/O pins                                    ; 61    ;
; Embedded Multiplier 9-bit elements          ; 0     ;
+---------------------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; Compilation Hierarchy Node ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name ; Library Name ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
; |Project4                  ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 61   ; 0            ; |Project4           ; work         ;
+----------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 0     ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |Project4 ;
+---------------------+----------------------------------+-----------------+
; Parameter Name      ; Value                            ; Type            ;
+---------------------+----------------------------------+-----------------+
; DBITS               ; 32                               ; Signed Integer  ;
; INST_SIZE           ; 00000000000000000000000000000100 ; Unsigned Binary ;
; INST_BIT_WIDTH      ; 32                               ; Signed Integer  ;
; START_PC            ; 00000000000000000000000001000000 ; Unsigned Binary ;
; REG_INDEX_BIT_WIDTH ; 4                                ; Signed Integer  ;
; ADDR_KEY            ; 11110000000000000000000000010000 ; Unsigned Binary ;
; ADDR_SW             ; 11110000000000000000000000010100 ; Unsigned Binary ;
; ADDR_HEX            ; 11110000000000000000000000000000 ; Unsigned Binary ;
; ADDR_LEDR           ; 11110000000000000000000000000100 ; Unsigned Binary ;
; ADDR_LEDG           ; 11110000000000000000000000001000 ; Unsigned Binary ;
; IMEM_INIT_FILE      ; Test2.mif                        ; String          ;
; IMEM_ADDR_BIT_WIDTH ; 11                               ; Signed Integer  ;
; IMEM_DATA_BIT_WIDTH ; 32                               ; Signed Integer  ;
; IMEM_PC_BITS_HI     ; 13                               ; Signed Integer  ;
; IMEM_PC_BITS_LO     ; 2                                ; Signed Integer  ;
; DMEM_ADDR_BIT_WIDTH ; 11                               ; Signed Integer  ;
; DMEM_DATA_BIT_WIDTH ; 32                               ; Signed Integer  ;
; DMEM_ADDR_BITS_HI   ; 13                               ; Signed Integer  ;
; DMEM_ADDR_BITS_LO   ; 2                                ; Signed Integer  ;
; OP1_ALUR            ; 0000                             ; Unsigned Binary ;
; OP1_ALUI            ; 1000                             ; Unsigned Binary ;
; OP1_CMPR            ; 0010                             ; Unsigned Binary ;
; OP1_CMPI            ; 1010                             ; Unsigned Binary ;
; OP1_BCOND           ; 0110                             ; Unsigned Binary ;
; OP1_SW              ; 0101                             ; Unsigned Binary ;
; OP1_LW              ; 1001                             ; Unsigned Binary ;
; OP1_JAL             ; 1011                             ; Unsigned Binary ;
+---------------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: ClkDivider:clkdi ;
+----------------+---------+------------------------------------+
; Parameter Name ; Value   ; Type                               ;
+----------------+---------+------------------------------------+
; divider        ; 2500000 ; Signed Integer                     ;
; len            ; 31      ; Signed Integer                     ;
+----------------+---------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Register:pc            ;
+----------------+----------------------------------+-----------------+
; Parameter Name ; Value                            ; Type            ;
+----------------+----------------------------------+-----------------+
; BIT_WIDTH      ; 32                               ; Signed Integer  ;
; RESET_VALUE    ; 00000000000000000000000001000000 ; Unsigned Binary ;
+----------------+----------------------------------+-----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PcLogic:pcLogic ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; PC_BIT_WIDTH   ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4to1:muxPcOut ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_BIT_WIDTH ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: BranchAddrCalculator:bac ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; PC_BIT_WIDTH   ; 32    ; Signed Integer                               ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: InstMemory:instMem ;
+----------------+-----------+------------------------------------+
; Parameter Name ; Value     ; Type                               ;
+----------------+-----------+------------------------------------+
; MEM_INIT_FILE  ; Test2.mif ; String                             ;
; ADDR_BIT_WIDTH ; 11        ; Signed Integer                     ;
; DATA_BIT_WIDTH ; 32        ; Signed Integer                     ;
; N_WORDS        ; 2048      ; Signed Integer                     ;
+----------------+-----------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Controller:cont ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; INST_BIT_WIDTH ; 32    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SignExtension:se ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; IN_BIT_WIDTH   ; 16    ; Signed Integer                       ;
; OUT_BIT_WIDTH  ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RegisterFile:regFile ;
+-----------------+-------+-----------------------------------------+
; Parameter Name  ; Value ; Type                                    ;
+-----------------+-------+-----------------------------------------+
; INDEX_BIT_WIDTH ; 4     ; Signed Integer                          ;
; DATA_BIT_WIDTH  ; 32    ; Signed Integer                          ;
; N_REGS          ; 16    ; Signed Integer                          ;
+-----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux2to1:muxAluIn ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; DATA_BIT_WIDTH ; 32    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------+
; Parameter Settings for User Entity Instance: Alu:alu1 ;
+------------------+-------+----------------------------+
; Parameter Name   ; Value ; Type                       ;
+------------------+-------+----------------------------+
; DATA_BIT_WIDTH   ; 32    ; Signed Integer             ;
; CTRL_BIT_WIDTH   ; 5     ; Signed Integer             ;
; CMPOUT_BIT_WIDTH ; 3     ; Signed Integer             ;
+------------------+-------+----------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: negRegister:dataReg ;
+----------------+-------+-----------------------------------------+
; Parameter Name ; Value ; Type                                    ;
+----------------+-------+-----------------------------------------+
; BIT_WIDTH      ; 32    ; Signed Integer                          ;
; RESET_VALUE    ; 0     ; Signed Integer                          ;
+----------------+-------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: DataMemory:dataMem ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; ADDR_BIT_WIDTH ; 11    ; Signed Integer                         ;
; DATA_BIT_WIDTH ; 32    ; Signed Integer                         ;
; N_WORDS        ; 2048  ; Signed Integer                         ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4to1:muxMemOut ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; DATA_BIT_WIDTH ; 32    ; Signed Integer                        ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Mux4to1:muxDataMemOut ;
+----------------+-------+-------------------------------------------+
; Parameter Name ; Value ; Type                                      ;
+----------------+-------+-------------------------------------------+
; DATA_BIT_WIDTH ; 32    ; Signed Integer                            ;
+----------------+-------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IO_controller:ioCtrl|KeyDevices:key ;
+-------------------+----------------------------------+---------------------------+
; Parameter Name    ; Value                            ; Type                      ;
+-------------------+----------------------------------+---------------------------+
; ABUS_WIDTH        ; 32                               ; Signed Integer            ;
; DBUS_WIDTH        ; 32                               ; Signed Integer            ;
; KDATA_RESET_VALUE ; 00000000000000000000000000000000 ; Unsigned Binary           ;
; KCTRL_RESET_VALUE ; 00000000000000000000000000000000 ; Unsigned Binary           ;
+-------------------+----------------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: IO_controller:ioCtrl|LEDandHEXDevices:opticalOut ;
+----------------+----------------------------------+-------------------------------------------+
; Parameter Name ; Value                            ; Type                                      ;
+----------------+----------------------------------+-------------------------------------------+
; ABUS_WIDTH     ; 32                               ; Signed Integer                            ;
; DBUS_WIDTH     ; 32                               ; Signed Integer                            ;
; RESET_VALUE    ; 00000000000000000000000000000000 ; Unsigned Binary                           ;
+----------------+----------------------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|SevenSeg:hex3Converter"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dOut ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "dOut[6..1]" have no fanouts ;
; dOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|SevenSeg:hex2Converter"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dOut ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "dOut[6..1]" have no fanouts ;
; dOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|SevenSeg:hex1Converter"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dOut ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "dOut[6..1]" have no fanouts ;
; dOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|SevenSeg:hex0Converter"                                                ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; dOut ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (1 bits) it drives; bit(s) "dOut[6..1]" have no fanouts ;
; dOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                     ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"                                                                       ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                 ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+
; hex0 ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (4 bits) it drives; bit(s) "hex0[6..4]" have no fanouts ;
; hex1 ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (4 bits) it drives; bit(s) "hex1[6..4]" have no fanouts ;
; hex2 ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (4 bits) it drives; bit(s) "hex2[6..4]" have no fanouts ;
; hex3 ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (4 bits) it drives; bit(s) "hex3[6..4]" have no fanouts ;
+------+--------+----------+-------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "IO_controller:ioCtrl"                                                                                                                                                 ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                                                                               ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DBUS ; Bidir  ; Warning  ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                   ;
; HEX0 ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (7 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX1 ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (7 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX2 ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (7 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
; HEX3 ; Output ; Warning  ; Output or bidir port (4 bits) is smaller than the port expression (7 bits) it drives.  The 3 most-significant bit(s) in the port expression will be connected to GND. ;
+------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "Mux4to1:muxDataMemOut" ;
+------+-------+----------+-------------------------+
; Port ; Type  ; Severity ; Details                 ;
+------+-------+----------+-------------------------+
; dIn3 ; Input ; Info     ; Stuck at GND            ;
+------+-------+----------+-------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "Mux4to1:muxMemOut" ;
+------+-------+----------+---------------------+
; Port ; Type  ; Severity ; Details             ;
+------+-------+----------+---------------------+
; dIn3 ; Input ; Info     ; Stuck at GND        ;
+------+-------+----------+---------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "negRegister:dataReg"                                                                           ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; wrtEn           ; Input  ; Info     ; Stuck at VCC                                                                        ;
; dataOut[31..13] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; dataOut[1..0]   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PipeLineReg:pipelineregister"                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; isLoadOut  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; isStoreOut ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------+
; Port Connectivity Checks: "Register:pc" ;
+-------+-------+----------+--------------+
; Port  ; Type  ; Severity ; Details      ;
+-------+-------+----------+--------------+
; wrtEn ; Input ; Info     ; Stuck at VCC ;
+-------+-------+----------+--------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Thu Nov 13 13:57:30 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Project4 -c Debug
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (12021): Found 4 design units, including 4 entities, in source file project4.v
    Info (12023): Found entity 1: ClkDivider
    Info (12023): Found entity 2: Project4
    Info (12023): Found entity 3: IO_controller
    Info (12023): Found entity 4: dec2_7seg
Info (12021): Found 1 design units, including 1 entities, in source file negregister.v
    Info (12023): Found entity 1: negRegister
Info (12021): Found 1 design units, including 1 entities, in source file pclogic.v
    Info (12023): Found entity 1: PcLogic
Info (12021): Found 1 design units, including 1 entities, in source file alu.v
    Info (12023): Found entity 1: Alu
Info (12021): Found 1 design units, including 1 entities, in source file instmemory.v
    Info (12023): Found entity 1: InstMemory
Info (12021): Found 1 design units, including 1 entities, in source file register.v
    Info (12023): Found entity 1: Register
Info (12021): Found 1 design units, including 1 entities, in source file sevenseg.v
    Info (12023): Found entity 1: SevenSeg
Info (12021): Found 1 design units, including 1 entities, in source file signextension.v
    Info (12023): Found entity 1: SignExtension
Info (12021): Found 1 design units, including 1 entities, in source file pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file controller.v
    Info (12023): Found entity 1: Controller
Info (12021): Found 1 design units, including 1 entities, in source file mux2to1.v
    Info (12023): Found entity 1: Mux2to1
Info (12021): Found 1 design units, including 1 entities, in source file registerfile.v
    Info (12023): Found entity 1: RegisterFile
Info (12021): Found 1 design units, including 1 entities, in source file datamemory.v
    Info (12023): Found entity 1: DataMemory
Info (12021): Found 1 design units, including 1 entities, in source file branchaddrcalculator.v
    Info (12023): Found entity 1: BranchAddrCalculator
Info (12021): Found 1 design units, including 1 entities, in source file comparator.v
    Info (12023): Found entity 1: comparator
Info (12021): Found 1 design units, including 1 entities, in source file mux4to1.v
    Info (12023): Found entity 1: Mux4to1
Info (12021): Found 1 design units, including 1 entities, in source file pipelinereg.v
    Info (12023): Found entity 1: PipeLineReg
Info (12021): Found 1 design units, including 1 entities, in source file bubbler.v
    Info (12023): Found entity 1: Bubbler
Info (12021): Found 1 design units, including 1 entities, in source file keydevices.v
    Info (12023): Found entity 1: KeyDevices
Info (12021): Found 1 design units, including 1 entities, in source file ledandhexdevices.v
    Info (12023): Found entity 1: LEDandHEXDevices
Warning (10236): Verilog HDL Implicit Net warning at LEDandHEXDevices.v(64): created implicit net for "HEX0"
Warning (10236): Verilog HDL Implicit Net warning at LEDandHEXDevices.v(65): created implicit net for "HEX1"
Warning (10236): Verilog HDL Implicit Net warning at LEDandHEXDevices.v(66): created implicit net for "HEX2"
Warning (10236): Verilog HDL Implicit Net warning at LEDandHEXDevices.v(67): created implicit net for "HEX3"
Info (12127): Elaborating entity "Project4" for the top level hierarchy
Info (12128): Elaborating entity "ClkDivider" for hierarchy "ClkDivider:clkdi"
Info (12128): Elaborating entity "Register" for hierarchy "Register:pc"
Info (12128): Elaborating entity "PcLogic" for hierarchy "PcLogic:pcLogic"
Info (12128): Elaborating entity "Mux4to1" for hierarchy "Mux4to1:muxPcOut"
Info (12128): Elaborating entity "BranchAddrCalculator" for hierarchy "BranchAddrCalculator:bac"
Info (12128): Elaborating entity "InstMemory" for hierarchy "InstMemory:instMem"
Warning (10858): Verilog HDL warning at InstMemory.v(11): object data used but never assigned
Info (12128): Elaborating entity "Controller" for hierarchy "Controller:cont"
Info (12128): Elaborating entity "SignExtension" for hierarchy "SignExtension:se"
Info (12128): Elaborating entity "RegisterFile" for hierarchy "RegisterFile:regFile"
Info (12128): Elaborating entity "Mux2to1" for hierarchy "Mux2to1:muxAluIn"
Info (12128): Elaborating entity "Alu" for hierarchy "Alu:alu1"
Info (12128): Elaborating entity "Bubbler" for hierarchy "Bubbler:bubbler"
Info (12128): Elaborating entity "PipeLineReg" for hierarchy "PipeLineReg:pipelineregister"
Info (12128): Elaborating entity "negRegister" for hierarchy "negRegister:dataReg"
Info (12128): Elaborating entity "DataMemory" for hierarchy "DataMemory:dataMem"
Info (12128): Elaborating entity "IO_controller" for hierarchy "IO_controller:ioCtrl"
Info (12128): Elaborating entity "KeyDevices" for hierarchy "IO_controller:ioCtrl|KeyDevices:key"
Warning (10240): Verilog HDL Always Construct warning at KeyDevices.v(18): inferring latch(es) for variable "kdata", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at KeyDevices.v(18): inferring latch(es) for variable "kctrl", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at KeyDevices.v(18): inferring latch(es) for variable "dBus", which holds its previous value in one or more paths through the always construct
Info (10041): Inferred latch for "dBus[0]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[1]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[2]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[3]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[4]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[5]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[6]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[7]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[8]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[9]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[10]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[11]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[12]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[13]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[14]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[15]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[16]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[17]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[18]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[19]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[20]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[21]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[22]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[23]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[24]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[25]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[26]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[27]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[28]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[29]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[30]" at KeyDevices.v(18)
Info (10041): Inferred latch for "dBus[31]" at KeyDevices.v(18)
Info (10041): Inferred latch for "kctrl[0]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[1]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[2]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[3]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[4]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[5]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[6]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[7]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[8]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[9]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[10]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[11]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[12]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[13]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[14]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[15]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[16]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[17]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[18]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[19]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[20]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[21]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[22]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[23]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[24]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[25]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[26]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[27]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[28]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[29]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[30]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kctrl[31]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[0]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[1]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[2]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[3]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[4]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[5]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[6]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[7]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[8]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[9]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[10]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[11]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[12]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[13]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[14]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[15]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[16]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[17]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[18]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[19]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[20]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[21]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[22]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[23]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[24]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[25]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[26]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[27]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[28]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[29]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[30]" at KeyDevices.v(23)
Info (10041): Inferred latch for "kdata[31]" at KeyDevices.v(23)
Info (12128): Elaborating entity "LEDandHEXDevices" for hierarchy "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut"
Warning (10240): Verilog HDL Always Construct warning at LEDandHEXDevices.v(23): inferring latch(es) for variable "rledr", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at LEDandHEXDevices.v(23): inferring latch(es) for variable "rledg", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at LEDandHEXDevices.v(23): inferring latch(es) for variable "rhex", which holds its previous value in one or more paths through the always construct
Warning (10240): Verilog HDL Always Construct warning at LEDandHEXDevices.v(23): inferring latch(es) for variable "dBus", which holds its previous value in one or more paths through the always construct
Warning (10230): Verilog HDL assignment warning at LEDandHEXDevices.v(62): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at LEDandHEXDevices.v(63): truncated value with size 32 to match size of target (8)
Warning (10034): Output port "hex0" at LEDandHEXDevices.v(12) has no driver
Warning (10034): Output port "hex1" at LEDandHEXDevices.v(13) has no driver
Warning (10034): Output port "hex2" at LEDandHEXDevices.v(14) has no driver
Warning (10034): Output port "hex3" at LEDandHEXDevices.v(15) has no driver
Info (10041): Inferred latch for "dBus[0]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[1]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[2]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[3]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[4]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[5]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[6]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[7]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[8]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[9]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[10]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[11]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[12]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[13]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[14]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[15]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[16]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[17]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[18]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[19]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[20]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[21]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[22]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[23]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[24]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[25]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[26]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[27]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[28]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[29]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[30]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "dBus[31]" at LEDandHEXDevices.v(23)
Info (10041): Inferred latch for "rhex[0]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[1]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[2]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[3]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[4]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[5]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[6]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[7]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[8]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[9]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[10]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[11]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[12]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[13]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[14]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[15]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[16]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[17]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[18]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[19]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[20]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[21]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[22]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[23]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[24]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[25]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[26]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[27]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[28]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[29]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[30]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rhex[31]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[0]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[1]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[2]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[3]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[4]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[5]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[6]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[7]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[8]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[9]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[10]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[11]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[12]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[13]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[14]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[15]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[16]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[17]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[18]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[19]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[20]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[21]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[22]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[23]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[24]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[25]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[26]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[27]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[28]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[29]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[30]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledg[31]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[0]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[1]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[2]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[3]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[4]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[5]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[6]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[7]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[8]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[9]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[10]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[11]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[12]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[13]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[14]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[15]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[16]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[17]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[18]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[19]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[20]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[21]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[22]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[23]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[24]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[25]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[26]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[27]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[28]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[29]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[30]" at LEDandHEXDevices.v(29)
Info (10041): Inferred latch for "rledr[31]" at LEDandHEXDevices.v(29)
Info (12128): Elaborating entity "SevenSeg" for hierarchy "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|SevenSeg:hex0Converter"
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledg[0]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledg[1]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledg[2]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledg[3]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledg[4]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledg[5]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledg[6]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledg[7]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledr[0]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledr[1]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledr[2]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledr[3]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledr[4]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledr[5]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledr[6]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledr[7]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledr[8]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|LEDandHEXDevices:opticalOut|rledr[9]" is permanently disabled
Warning (14025): LATCH primitive "IO_controller:ioCtrl|KeyDevices:key|kctrl[8]" is permanently disabled
Warning (12241): 6 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND
    Warning (13410): Pin "HEX0[1]" is stuck at GND
    Warning (13410): Pin "HEX0[2]" is stuck at GND
    Warning (13410): Pin "HEX0[3]" is stuck at GND
    Warning (13410): Pin "HEX0[4]" is stuck at GND
    Warning (13410): Pin "HEX0[5]" is stuck at GND
    Warning (13410): Pin "HEX0[6]" is stuck at GND
    Warning (13410): Pin "HEX1[0]" is stuck at GND
    Warning (13410): Pin "HEX1[1]" is stuck at GND
    Warning (13410): Pin "HEX1[2]" is stuck at GND
    Warning (13410): Pin "HEX1[3]" is stuck at GND
    Warning (13410): Pin "HEX1[4]" is stuck at GND
    Warning (13410): Pin "HEX1[5]" is stuck at GND
    Warning (13410): Pin "HEX1[6]" is stuck at GND
    Warning (13410): Pin "HEX2[0]" is stuck at GND
    Warning (13410): Pin "HEX2[1]" is stuck at GND
    Warning (13410): Pin "HEX2[2]" is stuck at GND
    Warning (13410): Pin "HEX2[3]" is stuck at GND
    Warning (13410): Pin "HEX2[4]" is stuck at GND
    Warning (13410): Pin "HEX2[5]" is stuck at GND
    Warning (13410): Pin "HEX2[6]" is stuck at GND
    Warning (13410): Pin "HEX3[0]" is stuck at GND
    Warning (13410): Pin "HEX3[1]" is stuck at GND
    Warning (13410): Pin "HEX3[2]" is stuck at GND
    Warning (13410): Pin "HEX3[3]" is stuck at GND
    Warning (13410): Pin "HEX3[4]" is stuck at GND
    Warning (13410): Pin "HEX3[5]" is stuck at GND
    Warning (13410): Pin "HEX3[6]" is stuck at GND
Info (144001): Generated suppressed messages file C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Debug.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "KEY[0]"
    Warning (15610): No output dependent on input pin "KEY[1]"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "KEY[3]"
    Warning (15610): No output dependent on input pin "CLOCK_50"
Info (21057): Implemented 61 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 46 output pins
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 102 warnings
    Info: Peak virtual memory: 458 megabytes
    Info: Processing ended: Thu Nov 13 13:57:35 2014
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/j3gb3rt/Documents/CS3220/Project4/Quartus/Debug.map.smsg.


