Analysis & Synthesis report for praca
Tue Dec 12 01:43:34 2017
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Source assignments for PLLL:C|PLLL_altpll_0:altpll_0
 12. Source assignments for PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_stdsync_sv6:stdsync2|PLLL_altpll_0_dffpipe_l2c:dffpipe3
 13. Port Connectivity Checks: "PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_altpll_ft22:sd1"
 14. Port Connectivity Checks: "PLLL:C|PLLL_altpll_0:altpll_0"
 15. Port Connectivity Checks: "PLLL:C"
 16. Post-Synthesis Netlist Statistics for Top Partition
 17. Elapsed Time Per Partition
 18. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Dec 12 01:43:34 2017       ;
; Quartus Prime Version              ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                      ; praca                                       ;
; Top-level Entity Name              ; PRACA                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 57                                          ;
;     Total combinational functions  ; 47                                          ;
;     Dedicated logic registers      ; 36                                          ;
; Total registers                    ; 36                                          ;
; Total pins                         ; 16                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                                      ; praca              ; praca              ;
; Family name                                                                ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                          ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                             ;
+-------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; File Name with User-Entered Path          ; Used in Netlist ; File Type              ; File Name with Absolute Path                                      ; Library ;
+-------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+
; PLLL/synthesis/PLLL.v                     ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/praca/PLLL/synthesis/PLLL.v                     ; PLLL    ;
; PLLL/synthesis/submodules/PLLL_altpll_0.v ; yes             ; User Verilog HDL File  ; C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v ; PLLL    ;
; praca.vhd                                 ; yes             ; User VHDL File         ; C:/intelFPGA_lite/praca/praca.vhd                                 ;         ;
; Vhdl2.vhd                                 ; yes             ; User VHDL File         ; C:/intelFPGA_lite/praca/Vhdl2.vhd                                 ;         ;
+-------------------------------------------+-----------------+------------------------+-------------------------------------------------------------------+---------+


+----------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                        ;
+---------------------------------------------+------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 57                                                                           ;
;                                             ;                                                                              ;
; Total combinational functions               ; 47                                                                           ;
; Logic element usage by number of LUT inputs ;                                                                              ;
;     -- 4 input functions                    ; 18                                                                           ;
;     -- 3 input functions                    ; 4                                                                            ;
;     -- <=2 input functions                  ; 25                                                                           ;
;                                             ;                                                                              ;
; Logic elements by mode                      ;                                                                              ;
;     -- normal mode                          ; 27                                                                           ;
;     -- arithmetic mode                      ; 20                                                                           ;
;                                             ;                                                                              ;
; Total registers                             ; 36                                                                           ;
;     -- Dedicated logic registers            ; 36                                                                           ;
;     -- I/O registers                        ; 0                                                                            ;
;                                             ;                                                                              ;
; I/O pins                                    ; 16                                                                           ;
;                                             ;                                                                              ;
; Embedded Multiplier 9-bit elements          ; 0                                                                            ;
;                                             ;                                                                              ;
; Total PLLs                                  ; 1                                                                            ;
;     -- PLLs                                 ; 1                                                                            ;
;                                             ;                                                                              ;
; Maximum fan-out node                        ; PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_altpll_ft22:sd1|wire_pll7_clk[0] ;
; Maximum fan-out                             ; 37                                                                           ;
; Total fan-out                               ; 269                                                                          ;
; Average fan-out                             ; 2.32                                                                         ;
+---------------------------------------------+------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                           ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node               ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                ; Entity Name               ; Library Name ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------+---------------------------+--------------+
; |PRACA                                   ; 47 (0)              ; 36 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 16   ; 0            ; 0          ; |PRACA                                                             ; PRACA                     ; work         ;
;    |PLLL:C|                              ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|PLLL:C                                                      ; PLLL                      ; PLLL         ;
;       |PLLL_altpll_0:altpll_0|           ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|PLLL:C|PLLL_altpll_0:altpll_0                               ; PLLL_altpll_0             ; PLLL         ;
;          |PLLL_altpll_0_altpll_ft22:sd1| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_altpll_ft22:sd1 ; PLLL_altpll_0_altpll_ft22 ; PLLL         ;
;    |SYNC:C1|                             ; 47 (47)             ; 36 (36)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |PRACA|SYNC:C1                                                     ; SYNC                      ; work         ;
+------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+--------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+
; N/A    ; Qsys         ; 17.0    ; N/A          ; N/A          ; |PRACA|PLLL:C                        ; PLLL.qsys       ;
; Altera ; altpll       ; 17.0    ; N/A          ; N/A          ; |PRACA|PLLL:C|PLLL_altpll_0:altpll_0 ; PLLL.qsys       ;
+--------+--------------+---------+--------------+--------------+--------------------------------------+-----------------+


+-----------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                ;
+------------------------------------------+----------------------------------------+
; Register name                            ; Reason for Removal                     ;
+------------------------------------------+----------------------------------------+
; PLLL:C|PLLL_altpll_0:altpll_0|prev_reset ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 1    ;                                        ;
+------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 36    ;
; Number of registers using Synchronous Clear  ; 22    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 11    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------+
; Source assignments for PLLL:C|PLLL_altpll_0:altpll_0 ;
+----------------+-------+------+----------------------+
; Assignment     ; Value ; From ; To                   ;
+----------------+-------+------+----------------------+
; POWER_UP_LEVEL ; HIGH  ; -    ; pfdena_reg           ;
+----------------+-------+------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_stdsync_sv6:stdsync2|PLLL_altpll_0_dffpipe_l2c:dffpipe3 ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; Assignment                      ; Value ; From ; To                                                                        ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+
; AUTO_SHIFT_REGISTER_RECOGNITION ; OFF   ; -    ; -                                                                         ;
+---------------------------------+-------+------+---------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_altpll_ft22:sd1" ;
+----------+-------+----------+-----------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                   ;
+----------+-------+----------+-----------------------------------------------------------+
; inclk[1] ; Input ; Info     ; Stuck at GND                                              ;
+----------+-------+----------+-----------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "PLLL:C|PLLL_altpll_0:altpll_0"       ;
+--------------------+--------+----------+------------------------+
; Port               ; Type   ; Severity ; Details                ;
+--------------------+--------+----------+------------------------+
; read               ; Input  ; Info     ; Explicitly unconnected ;
; write              ; Input  ; Info     ; Explicitly unconnected ;
; address            ; Input  ; Info     ; Explicitly unconnected ;
; readdata           ; Output ; Info     ; Explicitly unconnected ;
; writedata          ; Input  ; Info     ; Explicitly unconnected ;
; areset             ; Input  ; Info     ; Explicitly unconnected ;
; locked             ; Output ; Info     ; Explicitly unconnected ;
; scandone           ; Output ; Info     ; Explicitly unconnected ;
; scandataout        ; Output ; Info     ; Explicitly unconnected ;
; c1                 ; Output ; Info     ; Explicitly unconnected ;
; c2                 ; Output ; Info     ; Explicitly unconnected ;
; c3                 ; Output ; Info     ; Explicitly unconnected ;
; c4                 ; Output ; Info     ; Explicitly unconnected ;
; phasedone          ; Output ; Info     ; Explicitly unconnected ;
; phasecounterselect ; Input  ; Info     ; Stuck at GND           ;
; phaseupdown        ; Input  ; Info     ; Stuck at GND           ;
; phasestep          ; Input  ; Info     ; Stuck at GND           ;
; scanclk            ; Input  ; Info     ; Stuck at GND           ;
; scanclkena         ; Input  ; Info     ; Stuck at GND           ;
; scandata           ; Input  ; Info     ; Stuck at GND           ;
; configupdate       ; Input  ; Info     ; Stuck at GND           ;
+--------------------+--------+----------+------------------------+


+-----------------------------------------------+
; Port Connectivity Checks: "PLLL:C"            ;
+-------------+-------+----------+--------------+
; Port        ; Type  ; Severity ; Details      ;
+-------------+-------+----------+--------------+
; reset_reset ; Input ; Info     ; Stuck at GND ;
+-------------+-------+----------+--------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 16                          ;
; cycloneiii_ff         ; 36                          ;
;     ENA SCLR          ; 11                          ;
;     SCLR              ; 11                          ;
;     plain             ; 14                          ;
; cycloneiii_lcell_comb ; 47                          ;
;     arith             ; 20                          ;
;         2 data inputs ; 20                          ;
;     normal            ; 27                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 3                           ;
;         3 data inputs ; 4                           ;
;         4 data inputs ; 18                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.45                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Dec 12 01:43:17 2017
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off praca -c praca
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file plll/synthesis/plll.v
    Info (12023): Found entity 1: PLLL File: C:/intelFPGA_lite/praca/PLLL/synthesis/PLLL.v Line: 6
Info (12021): Found 4 design units, including 4 entities, in source file plll/synthesis/submodules/plll_altpll_0.v
    Info (12023): Found entity 1: PLLL_altpll_0_dffpipe_l2c File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 38
    Info (12023): Found entity 2: PLLL_altpll_0_stdsync_sv6 File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 99
    Info (12023): Found entity 3: PLLL_altpll_0_altpll_ft22 File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 131
    Info (12023): Found entity 4: PLLL_altpll_0 File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 214
Info (12021): Found 2 design units, including 1 entities, in source file praca.vhd
    Info (12022): Found design unit 1: PRACA-MAIN File: C:/intelFPGA_lite/praca/praca.vhd Line: 17
    Info (12023): Found entity 1: PRACA File: C:/intelFPGA_lite/praca/praca.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file vhdl2.vhd
    Info (12022): Found design unit 1: SYNC-MAIN File: C:/intelFPGA_lite/praca/Vhdl2.vhd Line: 13
    Info (12023): Found entity 1: SYNC File: C:/intelFPGA_lite/praca/Vhdl2.vhd Line: 5
Info (12127): Elaborating entity "praca" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at praca.vhd(18): used explicit default value for signal "RESET" because signal was never assigned a value File: C:/intelFPGA_lite/praca/praca.vhd Line: 18
Info (12128): Elaborating entity "PLLL" for hierarchy "PLLL:C" File: C:/intelFPGA_lite/praca/praca.vhd Line: 45
Info (12128): Elaborating entity "PLLL_altpll_0" for hierarchy "PLLL:C|PLLL_altpll_0:altpll_0" File: C:/intelFPGA_lite/praca/PLLL/synthesis/PLLL.v Line: 37
Info (12128): Elaborating entity "PLLL_altpll_0_stdsync_sv6" for hierarchy "PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_stdsync_sv6:stdsync2" File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 285
Info (12128): Elaborating entity "PLLL_altpll_0_dffpipe_l2c" for hierarchy "PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_stdsync_sv6:stdsync2|PLLL_altpll_0_dffpipe_l2c:dffpipe3" File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 117
Info (12128): Elaborating entity "PLLL_altpll_0_altpll_ft22" for hierarchy "PLLL:C|PLLL_altpll_0:altpll_0|PLLL_altpll_0_altpll_ft22:sd1" File: C:/intelFPGA_lite/praca/PLLL/synthesis/submodules/PLLL_altpll_0.v Line: 291
Info (12128): Elaborating entity "SYNC" for hierarchy "SYNC:C1" File: C:/intelFPGA_lite/praca/praca.vhd Line: 46
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "CLOCK_24[1]" File: C:/intelFPGA_lite/praca/praca.vhd Line: 8
Info (21057): Implemented 76 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 2 input pins
    Info (21059): Implemented 14 output pins
    Info (21061): Implemented 59 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 655 megabytes
    Info: Processing ended: Tue Dec 12 01:43:34 2017
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:39


