{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642069574601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642069574602 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:26:14 2022 " "Processing started: Thu Jan 13 18:26:14 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642069574602 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642069574602 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off slot_machine_single_digit -c slot_machine_single_digit " "Command: quartus_map --read_settings_files=on --write_settings_files=off slot_machine_single_digit -c slot_machine_single_digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642069574602 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1642069574944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seven_seg_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file seven_seg_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 seven_seg_decoder-decoder " "Found design unit 1: seven_seg_decoder-decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/seven_seg_decoder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642069575311 ""} { "Info" "ISGN_ENTITY_NAME" "1 seven_seg_decoder " "Found entity 1: seven_seg_decoder" {  } { { "seven_seg_decoder.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/seven_seg_decoder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642069575311 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642069575311 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slot_machine_single_digit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file slot_machine_single_digit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slot_machine_single_digit-machine " "Found design unit 1: slot_machine_single_digit-machine" {  } { { "slot_machine_single_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642069575315 ""} { "Info" "ISGN_ENTITY_NAME" "1 slot_machine_single_digit " "Found entity 1: slot_machine_single_digit" {  } { { "slot_machine_single_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642069575315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642069575315 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dynamic_clk_divider.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dynamic_clk_divider.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dynamic_clk_divider-divider " "Found design unit 1: dynamic_clk_divider-divider" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642069575318 ""} { "Info" "ISGN_ENTITY_NAME" "1 dynamic_clk_divider " "Found entity 1: dynamic_clk_divider" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1642069575318 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1642069575318 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "slot_machine_single_digit " "Elaborating entity \"slot_machine_single_digit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1642069575354 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dynamic_clk_divider dynamic_clk_divider:clk_divider " "Elaborating entity \"dynamic_clk_divider\" for hierarchy \"dynamic_clk_divider:clk_divider\"" {  } { { "slot_machine_single_digit.vhd" "clk_divider" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642069575357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seven_seg_decoder seven_seg_decoder:decoder " "Elaborating entity \"seven_seg_decoder\" for hierarchy \"seven_seg_decoder:decoder\"" {  } { { "slot_machine_single_digit.vhd" "decoder" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1642069575405 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069575577 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~0 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~0" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069575577 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~0"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~1 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~1" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069575577 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~1"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~2 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~2" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069575577 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~2"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~3 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~3" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069575577 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~3"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~4 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~4" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069575577 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~4"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~5 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~5" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069575577 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~5"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~6 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~6" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069575577 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~6"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~7 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~7" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069575577 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~7"} { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "dynamic_clk_divider:clk_divider\|divided_clk~8 " "Found clock multiplexer dynamic_clk_divider:clk_divider\|divided_clk~8" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1642069575577 "|slot_machine_single_digit|dynamic_clk_divider:clk_divider|divided_clk~8"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1642069575577 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "slot_machine_single_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 63 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1642069575945 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1642069575945 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[7\] VCC " "Pin \"HEX0\[7\]\" is stuck at VCC" {  } { { "slot_machine_single_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642069576060 "|slot_machine_single_digit|HEX0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[7\] VCC " "Pin \"HEX3\[7\]\" is stuck at VCC" {  } { { "slot_machine_single_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 9 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1642069576060 "|slot_machine_single_digit|HEX3[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1642069576060 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1642069576158 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1642069576355 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1642069576510 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1642069576510 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "189 " "Implemented 189 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1642069576570 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1642069576570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "155 " "Implemented 155 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1642069576570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1642069576570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 15 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 15 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4663 " "Peak virtual memory: 4663 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642069576595 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:26:16 2022 " "Processing ended: Thu Jan 13 18:26:16 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642069576595 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642069576595 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642069576595 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642069576595 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642069578080 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642069578081 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:26:17 2022 " "Processing started: Thu Jan 13 18:26:17 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642069578081 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1642069578081 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off slot_machine_single_digit -c slot_machine_single_digit " "Command: quartus_fit --read_settings_files=off --write_settings_files=off slot_machine_single_digit -c slot_machine_single_digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1642069578081 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1642069578145 ""}
{ "Info" "0" "" "Project  = slot_machine_single_digit" {  } {  } 0 0 "Project  = slot_machine_single_digit" 0 0 "Fitter" 0 0 1642069578145 ""}
{ "Info" "0" "" "Revision = slot_machine_single_digit" {  } {  } 0 0 "Revision = slot_machine_single_digit" 0 0 "Fitter" 0 0 1642069578145 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1642069578203 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "slot_machine_single_digit EP3C16F484C6 " "Selected device EP3C16F484C6 for design \"slot_machine_single_digit\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1642069578210 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642069578249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642069578249 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1642069578249 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1642069578314 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1642069578324 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C40F484C6 " "Device EP3C40F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642069578508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C55F484C6 " "Device EP3C55F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642069578508 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP3C80F484C6 " "Device EP3C80F484C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1642069578508 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1642069578508 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ D1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location D1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 0 { 0 ""} 0 372 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642069578510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 0 { 0 ""} 0 374 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642069578510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ K2 " "Pin ~ALTERA_DCLK~ is reserved at location K2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 0 { 0 ""} 0 376 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642069578510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ K1 " "Pin ~ALTERA_DATA0~ is reserved at location K1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 0 { 0 ""} 0 378 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642069578510 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ K22 " "Pin ~ALTERA_nCEO~ is reserved at location K22" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 0 { 0 ""} 0 380 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1642069578510 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1642069578510 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1642069578511 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "slot_machine_single_digit.sdc " "Synopsys Design Constraints File file not found: 'slot_machine_single_digit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1642069579227 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1642069579228 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Hz_select\[0\] Hz_select\[0\] " "Clock target Hz_select\[0\] of clock Hz_select\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1642069579229 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Hz_select\[0\] Hz_select\[0\] " "Clock target Hz_select\[0\] of clock Hz_select\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Fitter" 0 -1 1642069579229 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk  from: datac  to: combout " "Cell: clk_divider\|divided_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069579230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~0  from: datac  to: combout " "Cell: clk_divider\|divided_clk~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069579230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~1  from: datac  to: combout " "Cell: clk_divider\|divided_clk~1  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069579230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~2  from: datac  to: combout " "Cell: clk_divider\|divided_clk~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069579230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~3  from: datac  to: combout " "Cell: clk_divider\|divided_clk~3  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069579230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~4  from: datac  to: combout " "Cell: clk_divider\|divided_clk~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069579230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~5  from: datac  to: combout " "Cell: clk_divider\|divided_clk~5  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069579230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~6  from: datac  to: combout " "Cell: clk_divider\|divided_clk~6  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069579230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~7  from: datac  to: combout " "Cell: clk_divider\|divided_clk~7  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069579230 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~8  from: datac  to: combout " "Cell: clk_divider\|divided_clk~8  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069579230 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1642069579230 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1642069579231 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1642069579231 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1642069579231 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN B12 (CLK9, DIFFCLK_5p)) " "Automatically promoted node clk~input (placed in PIN B12 (CLK9, DIFFCLK_5p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G12 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G12" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642069579242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:clk_divider\|div_counter\[22\] " "Destination node dynamic_clk_divider:clk_divider\|div_counter\[22\]" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:clk_divider|div_counter[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 0 { 0 ""} 0 74 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642069579242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:clk_divider\|div_counter\[25\] " "Destination node dynamic_clk_divider:clk_divider\|div_counter\[25\]" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:clk_divider|div_counter[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 0 { 0 ""} 0 71 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642069579242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:clk_divider\|div_counter\[24\] " "Destination node dynamic_clk_divider:clk_divider\|div_counter\[24\]" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:clk_divider|div_counter[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 0 { 0 ""} 0 72 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642069579242 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "dynamic_clk_divider:clk_divider\|div_counter\[23\] " "Destination node dynamic_clk_divider:clk_divider\|div_counter\[23\]" {  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 31 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:clk_divider|div_counter[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 0 { 0 ""} 0 73 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642069579242 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642069579242 ""}  } { { "slot_machine_single_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 7 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 0 { 0 ""} 0 367 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642069579242 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "dynamic_clk_divider:clk_divider\|divided_clk  " "Automatically promoted node dynamic_clk_divider:clk_divider\|divided_clk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1642069579243 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "LED~0 " "Destination node LED~0" {  } { { "slot_machine_single_digit.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/slot_machine_single_digit.vhd" 13 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { LED~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1642069579243 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1642069579243 ""}  } { { "dynamic_clk_divider.vhd" "" { Text "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/dynamic_clk_divider.vhd" 10 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { dynamic_clk_divider:clk_divider|divided_clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 0 { 0 ""} 0 99 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1642069579243 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1642069579405 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642069579405 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1642069579405 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642069579406 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1642069579406 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1642069579407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1642069579407 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1642069579407 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1642069579407 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1642069579408 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1642069579408 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642069579433 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1642069580295 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642069580383 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1642069580388 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1642069580842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642069580842 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1642069581040 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X10_Y20 X20_Y29 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29" {  } { { "loc" "" { Generic "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} { { 11 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X10_Y20 to location X20_Y29"} 10 20 11 10 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1642069581584 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1642069581584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642069582735 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1642069582735 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1642069582735 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.23 " "Total time spent on timing analysis during the Fitter is 0.23 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1642069582741 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642069582780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642069583009 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1642069583064 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1642069583164 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1642069583447 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/output_files/slot_machine_single_digit.fit.smsg " "Generated suppressed messages file C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/output_files/slot_machine_single_digit.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1642069584041 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4971 " "Peak virtual memory: 4971 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642069584282 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:26:24 2022 " "Processing ended: Thu Jan 13 18:26:24 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642069584282 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642069584282 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642069584282 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1642069584282 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1642069585642 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642069585642 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:26:25 2022 " "Processing started: Thu Jan 13 18:26:25 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642069585642 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1642069585642 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off slot_machine_single_digit -c slot_machine_single_digit " "Command: quartus_asm --read_settings_files=off --write_settings_files=off slot_machine_single_digit -c slot_machine_single_digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1642069585642 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1642069586324 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1642069586371 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4582 " "Peak virtual memory: 4582 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642069586636 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:26:26 2022 " "Processing ended: Thu Jan 13 18:26:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642069586636 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642069586636 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642069586636 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1642069586636 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1642069587261 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1642069588149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588150 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:26:27 2022 " "Processing started: Thu Jan 13 18:26:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642069588150 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642069588150 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta slot_machine_single_digit -c slot_machine_single_digit " "Command: quartus_sta slot_machine_single_digit -c slot_machine_single_digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642069588150 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1642069588220 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1642069588361 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1642069588362 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1642069588401 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1642069588401 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "slot_machine_single_digit.sdc " "Synopsys Design Constraints File file not found: 'slot_machine_single_digit.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1642069588564 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1642069588564 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588565 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Hz_select\[0\] Hz_select\[0\] " "create_clock -period 1.000 -name Hz_select\[0\] Hz_select\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588565 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588565 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Hz_select\[0\] Hz_select\[0\] " "Clock target Hz_select\[0\] of clock Hz_select\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1642069588661 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Hz_select\[0\] Hz_select\[0\] " "Clock target Hz_select\[0\] of clock Hz_select\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1642069588662 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk  from: datac  to: combout " "Cell: clk_divider\|divided_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~0  from: datad  to: combout " "Cell: clk_divider\|divided_clk~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~1  from: datab  to: combout " "Cell: clk_divider\|divided_clk~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~2  from: datad  to: combout " "Cell: clk_divider\|divided_clk~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~3  from: datab  to: combout " "Cell: clk_divider\|divided_clk~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~4  from: datac  to: combout " "Cell: clk_divider\|divided_clk~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~5  from: datad  to: combout " "Cell: clk_divider\|divided_clk~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~6  from: dataa  to: combout " "Cell: clk_divider\|divided_clk~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~7  from: datab  to: combout " "Cell: clk_divider\|divided_clk~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588662 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~8  from: dataa  to: combout " "Cell: clk_divider\|divided_clk~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588662 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1642069588662 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1642069588663 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588663 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1642069588664 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Quartus II" 0 0 1642069588671 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1642069588697 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1642069588697 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -10.890 " "Worst-case setup slack is -10.890" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -10.890            -278.123 clk  " "  -10.890            -278.123 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588701 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.029            -121.077 Hz_select\[0\]  " "   -7.029            -121.077 Hz_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588701 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642069588701 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.403 " "Worst-case hold slack is -5.403" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.403             -72.709 Hz_select\[0\]  " "   -5.403             -72.709 Hz_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588707 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.487               0.000 clk  " "    0.487               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588707 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642069588707 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642069588710 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642069588713 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -4.324 " "Worst-case minimum pulse width slack is -4.324" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.324            -700.726 Hz_select\[0\]  " "   -4.324            -700.726 Hz_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588716 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.000 clk  " "   -3.000             -29.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069588716 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642069588716 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Quartus II" 0 0 1642069588835 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1642069588856 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1642069589167 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Hz_select\[0\] Hz_select\[0\] " "Clock target Hz_select\[0\] of clock Hz_select\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1642069589199 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Hz_select\[0\] Hz_select\[0\] " "Clock target Hz_select\[0\] of clock Hz_select\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1642069589199 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk  from: datac  to: combout " "Cell: clk_divider\|divided_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589200 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~0  from: datad  to: combout " "Cell: clk_divider\|divided_clk~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589200 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~1  from: datab  to: combout " "Cell: clk_divider\|divided_clk~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589200 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~2  from: datad  to: combout " "Cell: clk_divider\|divided_clk~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589200 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~3  from: datab  to: combout " "Cell: clk_divider\|divided_clk~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589200 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~4  from: datac  to: combout " "Cell: clk_divider\|divided_clk~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589200 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~5  from: datad  to: combout " "Cell: clk_divider\|divided_clk~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589200 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~6  from: dataa  to: combout " "Cell: clk_divider\|divided_clk~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589200 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~7  from: datab  to: combout " "Cell: clk_divider\|divided_clk~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589200 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~8  from: dataa  to: combout " "Cell: clk_divider\|divided_clk~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589200 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1642069589200 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589200 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1642069589209 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1642069589209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.743 " "Worst-case setup slack is -9.743" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.743            -248.593 clk  " "   -9.743            -248.593 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589213 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.314            -108.415 Hz_select\[0\]  " "   -6.314            -108.415 Hz_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589213 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642069589213 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.816 " "Worst-case hold slack is -4.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.816             -64.967 Hz_select\[0\]  " "   -4.816             -64.967 Hz_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589219 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.400               0.000 clk  " "    0.400               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589219 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642069589219 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642069589223 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642069589227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.911 " "Worst-case minimum pulse width slack is -3.911" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.911            -633.222 Hz_select\[0\]  " "   -3.911            -633.222 Hz_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589231 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -29.000 clk  " "   -3.000             -29.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589231 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642069589231 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Quartus II" 0 0 1642069589370 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Hz_select\[0\] Hz_select\[0\] " "Clock target Hz_select\[0\] of clock Hz_select\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1642069589443 ""}
{ "Warning" "WSTA_CLOCK_SOURCES_FEED_EACH_OTHER" "Hz_select\[0\] Hz_select\[0\] " "Clock target Hz_select\[0\] of clock Hz_select\[0\] is fed by another target of the same clock." {  } {  } 0 332191 "Clock target %1!s! of clock %2!s! is fed by another target of the same clock." 0 0 "Quartus II" 0 -1 1642069589444 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk  from: datac  to: combout " "Cell: clk_divider\|divided_clk  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~0  from: datad  to: combout " "Cell: clk_divider\|divided_clk~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~1  from: datab  to: combout " "Cell: clk_divider\|divided_clk~1  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~2  from: datad  to: combout " "Cell: clk_divider\|divided_clk~2  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~3  from: datab  to: combout " "Cell: clk_divider\|divided_clk~3  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~4  from: datac  to: combout " "Cell: clk_divider\|divided_clk~4  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~5  from: datad  to: combout " "Cell: clk_divider\|divided_clk~5  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~6  from: dataa  to: combout " "Cell: clk_divider\|divided_clk~6  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~7  from: datab  to: combout " "Cell: clk_divider\|divided_clk~7  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589444 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: clk_divider\|divided_clk~8  from: dataa  to: combout " "Cell: clk_divider\|divided_clk~8  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589444 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1642069589444 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589444 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1642069589446 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1642069589446 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.984 " "Worst-case setup slack is -5.984" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.984            -152.377 clk  " "   -5.984            -152.377 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589451 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.703             -63.529 Hz_select\[0\]  " "   -3.703             -63.529 Hz_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589451 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642069589451 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.975 " "Worst-case hold slack is -2.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.975             -37.069 Hz_select\[0\]  " "   -2.975             -37.069 Hz_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156               0.000 clk  " "    0.156               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642069589459 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642069589468 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1642069589474 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000             -30.210 clk  " "   -3.000             -30.210 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589481 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.249            -366.446 Hz_select\[0\]  " "   -2.249            -366.446 Hz_select\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1642069589481 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1642069589481 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1642069589760 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1642069589761 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4626 " "Peak virtual memory: 4626 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642069589864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:26:29 2022 " "Processing ended: Thu Jan 13 18:26:29 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642069589864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642069589864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642069589864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642069589864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1642069591300 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1642069591301 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 18:26:31 2022 " "Processing started: Thu Jan 13 18:26:31 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1642069591301 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1642069591301 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off slot_machine_single_digit -c slot_machine_single_digit " "Command: quartus_eda --read_settings_files=off --write_settings_files=off slot_machine_single_digit -c slot_machine_single_digit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1642069591301 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_single_digit_6_1200mv_85c_slow.vho C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/ simulation " "Generated file slot_machine_single_digit_6_1200mv_85c_slow.vho in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642069591631 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_single_digit_6_1200mv_0c_slow.vho C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/ simulation " "Generated file slot_machine_single_digit_6_1200mv_0c_slow.vho in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642069591673 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_single_digit_min_1200mv_0c_fast.vho C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/ simulation " "Generated file slot_machine_single_digit_min_1200mv_0c_fast.vho in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642069591718 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_single_digit.vho C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/ simulation " "Generated file slot_machine_single_digit.vho in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642069591758 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_single_digit_6_1200mv_85c_vhd_slow.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/ simulation " "Generated file slot_machine_single_digit_6_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642069591794 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_single_digit_6_1200mv_0c_vhd_slow.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/ simulation " "Generated file slot_machine_single_digit_6_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642069591831 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_single_digit_min_1200mv_0c_vhd_fast.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/ simulation " "Generated file slot_machine_single_digit_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642069591862 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "slot_machine_single_digit_vhd.sdo C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/ simulation " "Generated file slot_machine_single_digit_vhd.sdo in folder \"C:/Users/choug/fpgaProjects/ntou-vhdl/slot_machine_single_digit/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1642069591899 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4559 " "Peak virtual memory: 4559 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1642069591972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 18:26:31 2022 " "Processing ended: Thu Jan 13 18:26:31 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1642069591972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1642069591972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1642069591972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642069591972 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 32 s " "Quartus II Full Compilation was successful. 0 errors, 32 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1642069592602 ""}
