#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 23 10:28:48 2025
# Process ID: 10536
# Current directory: C:/Users/parkj/Desktop/Project2_Uart_FIFO_Stopwatch_watch/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13356 C:\Users\parkj\Desktop\Project2_Uart_FIFO_Stopwatch_watch\project_1\project_1.xpr
# Log file: C:/Users/parkj/Desktop/Project2_Uart_FIFO_Stopwatch_watch/project_1/vivado.log
# Journal file: C:/Users/parkj/Desktop/Project2_Uart_FIFO_Stopwatch_watch/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/parkj/Desktop/Project2_Uart_FIFO_Stopwatch_watch/project_1/project_1.xpr
update_compile_order -fileset sources_1
close_project
create_project project_2 C:/Users/parkj/Desktop/testtest/project_2 -part xc7a35tcpg236-1
set_property board_part digilentinc.com:basys3:part0:1.1 [current_project]
add_files -norecurse {C:/Users/parkj/Desktop/backup/ram_ip.v C:/Users/parkj/Desktop/backup/led.v C:/Users/parkj/Desktop/backup/display.v C:/Users/parkj/Desktop/backup/fifo.v C:/Users/parkj/Desktop/backup/ctr_watch.v C:/Users/parkj/Desktop/backup/fnd.v C:/Users/parkj/Desktop/backup/cu.v C:/Users/parkj/Desktop/backup/dp.v C:/Users/parkj/Desktop/backup/uart.top.v C:/Users/parkj/Desktop/backup/register.v C:/Users/parkj/Desktop/backup/btn.v C:/Users/parkj/Desktop/backup/top.v C:/Users/parkj/Desktop/backup/uart.cu.v C:/Users/parkj/Desktop/backup/clock.v C:/Users/parkj/Desktop/backup/fsm.v}
add_files -fileset constrs_1 -norecurse C:/verilog/Basys-3-Master.xdc
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top uart_fifo_top [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
synth_design -rtl -rtl_skip_mlo -name rtl_1
refresh_design
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top top_stopwatch [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 8
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/testtest/project_2/project_2.runs/impl_1/top_stopwatch.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/parkj/Desktop/testtest/project_2/project_2.runs/impl_1/top_stopwatch.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
