<head>
<link rel="stylesheet" href="../../style.css" type="text/css">
</head>
<a href="javascript:history.go(-1)" onMouseOver="self.status=document.referrer;return true">Go Back</a>
<p align='right'><a href='verilog_fixed_point_math_library.tar.gz'>Source code</a></p>
<body>
<div class="main">
 <div class="mid" id="dm">
  <div class="content" id="dmc">
   <h2>
    Details
   </h2>
   <p>
    Name: verilog_fixed_point_math_library
    <br/>
    Created: Jan  3, 2014
    <br/>
    Updated: Oct 30, 2014
    <br/>
    SVN Updated: May 26, 2014
    
    
    
    
    
    
   </p>
   <h2>
    Other project properties
   </h2>
   <p>
    Category:
    
     Arithmetic core
    
    <br/>
    Language:
    
     Verilog
    
    <br/>
    Development status:
    
     Mature
    
    <br/>
    Additional info:
    
     Design done
    
    ,
    
     FPGA proven
    
    ,
    
     Specification done
    
    <br/>
    WishBone Compliant: No
    <br/>
    License: LGPL
   </p>
   <div id="d_Synopsis">
    <h2>
     
     
     Synopsis
    </h2>
    <p id="p_Synopsis">
    </p>
    <p>
     Verilog Fixed point math library
    </p>
    <p>
     Original work by Sam Skalicky, originally found
     
      here
     
    </p>
    <p>
     Extended, updated, and heavily commented by Tom Burke
    </p>
    <p>
     This library includes the basic math functions for the Verilog Language,
     <br/>
     for implementation on FPGAs.
    </p>
    <p>
     All units have been simulated and synthesized for Xilinx Spartan 3E devices
     <br/>
     using the Xilinx ISE WebPack tools v14.7
    </p>
    <p>
     These math routines use a signed magnitude Q,N format, where N is the total
     <br/>
     number of bits used, and Q is the number of fractional bits used.  For instance,
     <br/>
     15,32 would represent a 32-bit number with 15 fractional bits, 16 integer bits,
     <br/>
     and 1 sign bit as shown below:
    </p>
    <p>
    </p>
    <p>
     <pre>
      |1|&lt;- N-Q-1 bits -&gt;|&lt;--- Q bits --&gt;|
|S|IIIIIIIIIIIIIIII|FFFFFFFFFFFFFFF|
     </pre>
    </p>
    <p>
     This library contains the following modules:
     <pre>
      qadd.v      - Addition module; adds 2 numbers of any sign.
qdiv.v      - Division module; divides two numbers using a right-shift and 
              subtract algorithm - requires an input clock
qmult.v     - Multiplication module; purely combinational for systems that 
              will support it
qmults.v    - Multiplication module; uses a left-shift and add algorithm - 
              requires an input clock (for systems that cannot support 
              the synthesis of a combinational multiplier)
Test_add.v  - Test fixture for the qadd.v module
Test_mult.v - Test fixture for the qmult.v module
TestDiv.v   - Test fixture for the qdiv.v module
TestMultS.v - Test fixture for the qmults.v module
     </pre>
    </p>
    <p>
     These math routines default to a (Q,N) of (15,32), but are easily customizable
     <br/>
     to your application by changing their input parameters.  For instance, an
     <br/>
     unmodified use of (15,32) would look something like this:
    </p>
    <pre>
     qadd my_adder(
          .a(addend_a),
          .b(addend_b),
          .c(result)
	  );
    </pre>
    <p>
     To change this to an (8,23) notation, for instance, the same module would be
     <br/>
     instantiated thusly:
    </p>
    <pre>
     qadd #(8,23) my_adder(
          .a(addend_a),
          .b(addend_b),
          .c(result)
	  );
    </pre>
   </div>
  </div>
  <div style="clear:both;margin-left:200px;">
  </div>
 </div>
</div>
</body>
<p id='foot'>Database updated on 12 June 2015</p>
