Vivado Simulator 2016.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2016.2/bin/unwrapped/win64.o/xelab.exe -wto cb336912a46b4059a692205d90d5f6a8 --debug typical --relax --mt 2 -L xil_defaultlib -L xpm -L blk_mem_gen_v8_3_3 -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_uart_rx_behav xil_defaultlib.tb_uart_rx xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/uart_rx_files/uart_rx.v:160]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port ena [E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/lab8_fifo/fifo.v:33]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port web [E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.srcs/sources_1/imports/lab8_fifo/fifo.v:40]
WARNING: [VRFC 10-1783] select index 30 into current_contents is out of bounds [E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2414]
WARNING: [VRFC 10-1783] select index 62 into current_contents is out of bounds [E:/Documents/OneDrive/MSUStudy/Courses/2016Fall_Digital System Design/lab10/lab10_zg143/lab10_zg143.ip_user_files/ipstatic/blk_mem_gen_v8_3_3/simulation/blk_mem_gen_v8_3.v:2415]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.baud_gen(PERIOD=8'b01100,PERIOD_...
Compiling module xil_defaultlib.FSM_CTL
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_output_stage(...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_softecc_outpu...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3_mem_module(C_...
Compiling module blk_mem_gen_v8_3_3.blk_mem_gen_v8_3_3(C_FAMILY="art...
Compiling module xil_defaultlib.blk_mem_gen_0
Compiling module xil_defaultlib.fifo
Compiling module xil_defaultlib.FourBitCounter
Compiling module xil_defaultlib.ShiftReg
Compiling module xil_defaultlib.uart_rx
Compiling module xil_defaultlib.tb_uart_rx
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_uart_rx_behav
