VERILOG_SOURCES = $(PWD)/../trigger_detection.v
TOPLEVEL= trigger_detection
MODULE= trigger_detection_test
include $(COCOTB)/makefiles/Makefile.inc
include $(COCOTB)/makefiles/Makefile.sim
