
*** Running vivado
    with args -log unified_sampler.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source unified_sampler.tcl


****** Vivado v2023.2 (64-bit)
  **** SW Build 4029153 on Fri Oct 13 20:13:54 MDT 2023
  **** IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
  **** SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source unified_sampler.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1344.418 ; gain = 0.027 ; free physical = 105763 ; free virtual = 128167
Command: read_checkpoint -auto_incremental -incremental /home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/utils_1/imports/synth_1/uniform_dist.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from /home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/utils_1/imports/synth_1/uniform_dist.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top unified_sampler -part xcku5p-ffvb676-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcku5p'
INFO: [Device 21-403] Loading part xcku5p-ffvb676-2-e
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2161619
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2688.242 ; gain = 323.691 ; free physical = 104126 ; free virtual = 126531
---------------------------------------------------------------------------------
WARNING: [Synth 8-10643] design contains a SystemVerilog implicit generate region [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/unified_sampler.sv:105]
WARNING: [Synth 8-10744] generate block is only allowed inside a loop or conditional generate in SystemVerilog mode [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/unified_sampler.sv:105]
WARNING: [Synth 8-10643] design contains a SystemVerilog implicit generate region [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/unified_sampler.sv:137]
WARNING: [Synth 8-10744] generate block is only allowed inside a loop or conditional generate in SystemVerilog mode [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/unified_sampler.sv:137]
INFO: [Synth 8-6157] synthesizing module 'unified_sampler' [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/unified_sampler.sv:28]
INFO: [Synth 8-6157] synthesizing module 'dsp_mul' [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/dsp_mul.v:22]
	Parameter A_WIDTH bound to: 24 - type: integer 
	Parameter B_WIDTH bound to: 16 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'dsp_mul' (0#1) [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/dsp_mul.v:22]
WARNING: [Synth 8-689] width (17) of port connection 'in2' does not match port width (16) of module 'dsp_mul' [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/unified_sampler.sv:71]
WARNING: [Synth 8-689] width (41) of port connection 'out' does not match port width (40) of module 'dsp_mul' [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/unified_sampler.sv:71]
WARNING: [Synth 8-689] width (17) of port connection 'in2' does not match port width (16) of module 'dsp_mul' [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/unified_sampler.sv:74]
WARNING: [Synth 8-689] width (41) of port connection 'out' does not match port width (40) of module 'dsp_mul' [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/unified_sampler.sv:74]
INFO: [Synth 8-6157] synthesizing module 'delay' [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/delay.v:23]
	Parameter N bound to: 1 - type: integer 
	Parameter BW bound to: 64 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay' (0#1) [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6157] synthesizing module 'delay__parameterized0' [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/delay.v:23]
	Parameter N bound to: 1 - type: integer 
	Parameter BW bound to: 49 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'delay__parameterized0' (0#1) [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/delay.v:23]
INFO: [Synth 8-6155] done synthesizing module 'unified_sampler' (0#1) [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/sources_1/new/unified_sampler.sv:28]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2762.211 ; gain = 397.660 ; free physical = 104032 ; free virtual = 126438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2774.086 ; gain = 409.535 ; free physical = 104032 ; free virtual = 126438
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2774.086 ; gain = 409.535 ; free physical = 104032 ; free virtual = 126438
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2774.086 ; gain = 0.000 ; free physical = 104032 ; free virtual = 126438
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/constrs_1/new/timing.xdc]
Finished Parsing XDC File [/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.srcs/constrs_1/new/timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.805 ; gain = 0.000 ; free physical = 104021 ; free virtual = 126427
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2909.840 ; gain = 0.000 ; free physical = 104022 ; free virtual = 126428
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2909.840 ; gain = 545.289 ; free physical = 104026 ; free virtual = 126431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcku5p-ffvb676-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2909.840 ; gain = 545.289 ; free physical = 104026 ; free virtual = 126431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2909.840 ; gain = 545.289 ; free physical = 104026 ; free virtual = 126431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2909.840 ; gain = 545.289 ; free physical = 104025 ; free virtual = 126431
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   4 Input   49 Bit       Adders := 1     
	   2 Input   32 Bit       Adders := 1     
	   2 Input   10 Bit       Adders := 1     
+---Registers : 
	               64 Bit    Registers := 2     
	               49 Bit    Registers := 2     
	               40 Bit    Registers := 2     
+---Multipliers : 
	              16x24  Multipliers := 2     
+---Muxes : 
	   4 Input   49 Bit        Muxes := 1     
	   2 Input   32 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	  21 Input    5 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1824 (col length:96)
BRAMs: 960 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2909.840 ; gain = 545.289 ; free physical = 103997 ; free virtual = 126408
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 3243.660 ; gain = 879.109 ; free physical = 103672 ; free virtual = 126083
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3284.707 ; gain = 920.156 ; free physical = 103633 ; free virtual = 126043
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 3284.707 ; gain = 920.156 ; free physical = 103633 ; free virtual = 126044
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3287.676 ; gain = 923.125 ; free physical = 103635 ; free virtual = 126046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3287.676 ; gain = 923.125 ; free physical = 103635 ; free virtual = 126046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3287.676 ; gain = 923.125 ; free physical = 103635 ; free virtual = 126046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3287.676 ; gain = 923.125 ; free physical = 103635 ; free virtual = 126046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3287.676 ; gain = 923.125 ; free physical = 103635 ; free virtual = 126046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3287.676 ; gain = 923.125 ; free physical = 103635 ; free virtual = 126046
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |    62|
|3     |LUT1   |     6|
|4     |LUT2   |   134|
|5     |LUT3   |   261|
|6     |LUT4   |    61|
|7     |LUT5   |    66|
|8     |LUT6   |   210|
|9     |FDCE   |    64|
|10    |FDRE   |   121|
|11    |IBUF   |    52|
|12    |OBUF   |    49|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 3287.676 ; gain = 923.125 ; free physical = 103635 ; free virtual = 126046
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 3287.676 ; gain = 787.371 ; free physical = 103635 ; free virtual = 126046
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 3287.684 ; gain = 923.125 ; free physical = 103635 ; free virtual = 126046
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3298.645 ; gain = 0.000 ; free physical = 103917 ; free virtual = 126328
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3340.566 ; gain = 0.000 ; free physical = 103917 ; free virtual = 126328
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 53 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 52 instances

Synth Design complete | Checksum: f5958bc1
INFO: [Common 17-83] Releasing license: Synthesis
29 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:33 . Memory (MB): peak = 3340.602 ; gain = 1996.184 ; free physical = 103917 ; free virtual = 126328
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 2559.922; main = 2528.480; forked = 382.326
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3919.387; main = 3340.570; forked = 993.453
Write ShapeDB Complete: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3364.578 ; gain = 0.000 ; free physical = 103917 ; free virtual = 126328
INFO: [Common 17-1381] The checkpoint '/home/moginh/Projects/RNS-CKKS-Enc-Dec/RNS-CKKS-Enc-Dec.runs/synth_1/unified_sampler.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file unified_sampler_utilization_synth.rpt -pb unified_sampler_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Oct 24 09:43:35 2025...
