# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../TP3.srcs/sources_1/new/decodificador_7segmentos.vhd" \
"../../../../TP3.srcs/sources_1/new/operacoes.vhd" \
"../../../../TP3.srcs/sim_1/new/operacoes_tb.vhd" \

# Do not sort compile order
nosort
