Timing Analyzer report for toolflow
Mon Nov 18 02:40:00 2024
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1200mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1200mV 85C Model Setup Summary
  9. Slow 1200mV 85C Model Hold Summary
 10. Slow 1200mV 85C Model Recovery Summary
 11. Slow 1200mV 85C Model Removal Summary
 12. Slow 1200mV 85C Model Minimum Pulse Width Summary
 13. Slow 1200mV 85C Model Setup: 'iCLK'
 14. Slow 1200mV 85C Model Hold: 'iCLK'
 15. Slow 1200mV 85C Model Recovery: 'iCLK'
 16. Slow 1200mV 85C Model Removal: 'iCLK'
 17. Slow 1200mV 85C Model Metastability Summary
 18. Slow 1200mV 0C Model Fmax Summary
 19. Slow 1200mV 0C Model Setup Summary
 20. Slow 1200mV 0C Model Hold Summary
 21. Slow 1200mV 0C Model Recovery Summary
 22. Slow 1200mV 0C Model Removal Summary
 23. Slow 1200mV 0C Model Minimum Pulse Width Summary
 24. Slow 1200mV 0C Model Setup: 'iCLK'
 25. Slow 1200mV 0C Model Hold: 'iCLK'
 26. Slow 1200mV 0C Model Recovery: 'iCLK'
 27. Slow 1200mV 0C Model Removal: 'iCLK'
 28. Slow 1200mV 0C Model Metastability Summary
 29. Fast 1200mV 0C Model Setup Summary
 30. Fast 1200mV 0C Model Hold Summary
 31. Fast 1200mV 0C Model Recovery Summary
 32. Fast 1200mV 0C Model Removal Summary
 33. Fast 1200mV 0C Model Minimum Pulse Width Summary
 34. Fast 1200mV 0C Model Setup: 'iCLK'
 35. Fast 1200mV 0C Model Hold: 'iCLK'
 36. Fast 1200mV 0C Model Recovery: 'iCLK'
 37. Fast 1200mV 0C Model Removal: 'iCLK'
 38. Fast 1200mV 0C Model Metastability Summary
 39. Multicorner Timing Analysis Summary
 40. Board Trace Model Assignments
 41. Input Transition Times
 42. Signal Integrity Metrics (Slow 1200mv 0c Model)
 43. Signal Integrity Metrics (Slow 1200mv 85c Model)
 44. Signal Integrity Metrics (Fast 1200mv 0c Model)
 45. Setup Transfers
 46. Hold Transfers
 47. Recovery Transfers
 48. Removal Transfers
 49. Report TCCS
 50. Report RSKM
 51. Unconstrained Paths Summary
 52. Clock Status Summary
 53. Unconstrained Input Ports
 54. Unconstrained Output Ports
 55. Unconstrained Input Ports
 56. Unconstrained Output Ports
 57. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+--------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                        ;
+-----------------------+--------------------------------------------------------+
; Quartus Prime Version ; Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                                 ;
; Revision Name         ; toolflow                                               ;
; Device Family         ; Cyclone IV E                                           ;
; Device Name           ; EP4CE115F29C7                                          ;
; Timing Models         ; Final                                                  ;
; Delay Model           ; Combined                                               ;
; Rise/Fall Delays      ; Enabled                                                ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 2.29        ;
; Maximum used               ; 16          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  32.8%      ;
;     Processor 3            ;  31.6%      ;
;     Processor 4            ;  29.3%      ;
;     Processors 5-16        ;   2.9%      ;
+----------------------------+-------------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; toolflow.sdc  ; OK     ; Mon Nov 18 02:39:58 2024 ;
+---------------+--------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                           ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets  ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+
; iCLK       ; Base ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { iCLK } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+----------+


+-------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary              ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 62.64 MHz ; 62.64 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; iCLK  ; 4.035 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 0.334 ; 0.000              ;
+-------+-------+--------------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------+-------+------------------------+
; Clock ; Slack ; End Point TNS          ;
+-------+-------+------------------------+
; iCLK  ; 6.857 ; 0.000                  ;
+-------+-------+------------------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 1.463 ; 0.000                 ;
+-------+-------+-----------------------+


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; iCLK  ; 9.629 ; 0.000                             ;
+-------+-------+-----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'iCLK'                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 4.035 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 15.519     ;
; 4.117 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 15.437     ;
; 4.268 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:6:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 15.644     ;
; 4.316 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 15.237     ;
; 4.330 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[30]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 15.225     ;
; 4.344 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[31]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 15.211     ;
; 4.426 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[28]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 15.129     ;
; 4.476 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[29]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 15.079     ;
; 4.636 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:31:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.454     ; 14.908     ;
; 4.724 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 14.829     ;
; 4.815 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.465     ; 14.718     ;
; 4.889 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[17]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 14.667     ;
; 4.908 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 14.645     ;
; 4.948 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 14.607     ;
; 4.963 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 14.592     ;
; 5.000 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 14.553     ;
; 5.024 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 14.531     ;
; 5.091 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[23]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 14.464     ;
; 5.163 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[19]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 14.392     ;
; 5.195 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[16]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 14.360     ;
; 5.211 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 14.342     ;
; 5.244 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 14.310     ;
; 5.251 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[31]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 14.305     ;
; 5.258 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[30]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 14.298     ;
; 5.272 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[18]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 14.283     ;
; 5.279 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 14.275     ;
; 5.314 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 14.242     ;
; 5.314 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:27:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 14.598     ;
; 5.336 ; ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|dffg:reg_ALUSrc|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.088     ; 14.574     ;
; 5.354 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[28]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 14.202     ;
; 5.383 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[29]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 14.173     ;
; 5.407 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:20:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 14.148     ;
; 5.409 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:7:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 14.526     ;
; 5.471 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 14.083     ;
; 5.484 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:29:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 14.391     ;
; 5.496 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 14.058     ;
; 5.506 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:3:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 14.407     ;
; 5.534 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 14.021     ;
; 5.535 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:4:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 14.374     ;
; 5.573 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[13]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 13.983     ;
; 5.574 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:8:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 14.339     ;
; 5.600 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:10:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 14.318     ;
; 5.615 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:11:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.124     ; 14.259     ;
; 5.625 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 14.275     ;
; 5.631 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 13.923     ;
; 5.637 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 13.919     ;
; 5.704 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[9]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 13.852     ;
; 5.712 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:8:REGI|s_Q                       ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.126     ; 14.160     ;
; 5.716 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 14.184     ;
; 5.735 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:9:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 14.149     ;
; 5.773 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 13.781     ;
; 5.778 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:26:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 14.140     ;
; 5.793 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:16:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 14.142     ;
; 5.807 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[17]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 13.750     ;
; 5.809 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:14:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.435     ; 13.754     ;
; 5.815 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 13.739     ;
; 5.834 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[8]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 13.720     ;
; 5.853 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[31]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 13.702     ;
; 5.853 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:7:REGI|s_Q                       ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 14.065     ;
; 5.904 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q                        ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.089     ; 14.005     ;
; 5.906 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 13.993     ;
; 5.917 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[12]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 13.639     ;
; 5.917 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[30]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 13.638     ;
; 5.920 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 13.634     ;
; 5.920 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[30]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 13.981     ;
; 5.928 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 13.626     ;
; 5.941 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[31]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 13.960     ;
; 5.948 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[29]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 13.607     ;
; 5.970 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:18:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.449     ; 13.579     ;
; 6.015 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[10]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 13.539     ;
; 6.016 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[28]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 13.885     ;
; 6.018 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 13.538     ;
; 6.019 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[23]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 13.537     ;
; 6.043 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 13.510     ;
; 6.053 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:3:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 13.852     ;
; 6.056 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:10:REGI|s_Q                        ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.087     ; 13.855     ;
; 6.071 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[19]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 13.485     ;
; 6.075 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[29]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.097     ; 13.826     ;
; 6.121 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.441     ; 13.436     ;
; 6.123 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[16]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 13.433     ;
; 6.135 ; ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp|dffg:\G_n_reg:3:REGI|s_Q   ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 13.784     ;
; 6.139 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 13.415     ;
; 6.169 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[6]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.444     ; 13.385     ;
; 6.200 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[18]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.442     ; 13.356     ;
; 6.207 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 13.348     ;
; 6.238 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 13.315     ;
; 6.272 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[28]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 13.283     ;
; 6.289 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:23:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 13.629     ;
; 6.317 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.099     ; 13.582     ;
; 6.335 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:28:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.123     ; 13.540     ;
; 6.350 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:14:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.093     ; 13.555     ;
; 6.355 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.445     ; 13.198     ;
; 6.363 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:6:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:17:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.098     ; 13.537     ;
; 6.370 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:8:REGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.452     ; 13.176     ;
; 6.392 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:3:REGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.452     ; 13.154     ;
; 6.395 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:3:REGI|s_Q                       ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.126     ; 13.477     ;
; 6.399 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 13.156     ;
; 6.420 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:1:REGI|s_Q                       ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.094     ; 13.484     ;
; 6.438 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:4:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 13.474     ;
; 6.444 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[23]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.443     ; 13.111     ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'iCLK'                                                                                                                                                                                                                     ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.334 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.457      ; 1.013      ;
; 0.338 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:18:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.453      ; 1.013      ;
; 0.343 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:22:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.019      ;
; 0.346 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:9:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.002      ;
; 0.352 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:7:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.007      ;
; 0.368 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.029      ;
; 0.378 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.439      ; 1.039      ;
; 0.387 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:3:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.042      ;
; 0.388 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:23:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.462      ; 1.072      ;
; 0.389 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.438      ; 1.049      ;
; 0.390 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:11:REGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.046      ;
; 0.402 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:2:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.057      ;
; 0.412 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.067      ;
; 0.427 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.694      ;
; 0.428 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.695      ;
; 0.428 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.696      ;
; 0.429 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.429 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.695      ;
; 0.429 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.697      ;
; 0.429 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.696      ;
; 0.430 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.430 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.696      ;
; 0.430 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.697      ;
; 0.431 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q      ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.697      ;
; 0.431 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:4:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.698      ;
; 0.444 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:5:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.710      ;
; 0.444 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:4:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:4:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.711      ;
; 0.448 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.105      ;
; 0.448 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.103      ;
; 0.451 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.718      ;
; 0.451 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:3:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:3:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.719      ;
; 0.452 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.718      ;
; 0.452 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.719      ;
; 0.453 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.719      ;
; 0.453 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:9:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.720      ;
; 0.453 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.720      ;
; 0.454 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:18:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:18:REGI|s_Q                         ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.721      ;
; 0.458 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:15:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:15:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.725      ;
; 0.458 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:13:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:13:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.725      ;
; 0.470 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:29:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.737      ;
; 0.475 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:17:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.741      ;
; 0.557 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:0:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.823      ;
; 0.586 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:8:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.428      ; 1.236      ;
; 0.593 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.859      ;
; 0.594 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:25:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.859      ;
; 0.596 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:31:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.861      ;
; 0.597 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.469      ; 1.288      ;
; 0.599 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:5:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.599 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.866      ;
; 0.600 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:0:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:0:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:1:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:1:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:26:REGI|s_Q    ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:26:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.600 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:20:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.865      ;
; 0.600 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.866      ;
; 0.601 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.867      ;
; 0.602 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:18:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:18:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.867      ;
; 0.602 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q           ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.869      ;
; 0.603 ; ID_EX_Reg:ID_EX_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q         ; EX_MEM_Reg:EX_MEM_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.869      ;
; 0.606 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:0:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.873      ;
; 0.609 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.268      ;
; 0.615 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.434      ; 1.271      ;
; 0.620 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.888      ;
; 0.621 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:1:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:1:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.888      ;
; 0.622 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:26:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.887      ;
; 0.622 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:2:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:2:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.082      ; 0.890      ;
; 0.623 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:30:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.888      ;
; 0.623 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:21:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:21:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.890      ;
; 0.623 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:28:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:28:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.888      ;
; 0.623 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.890      ;
; 0.624 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:4:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.890      ;
; 0.625 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:19:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:19:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.079      ; 0.890      ;
; 0.629 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:20:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:20:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.896      ;
; 0.633 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.900      ;
; 0.652 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.328      ;
; 0.652 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:8:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.437      ; 1.311      ;
; 0.653 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:16:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.329      ;
; 0.664 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.433      ; 1.319      ;
; 0.666 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:10:REGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.430      ; 1.318      ;
; 0.673 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.457      ; 1.352      ;
; 0.677 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.331      ;
; 0.683 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.431      ; 1.336      ;
; 0.684 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.435      ; 1.341      ;
; 0.685 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:3:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.951      ;
; 0.686 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:0:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.952      ;
; 0.696 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:3:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.080      ; 0.962      ;
; 0.698 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:1:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:1:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.081      ; 0.965      ;
; 0.699 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.454      ; 1.375      ;
; 0.702 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:9:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.356      ;
; 0.704 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:11:REGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.432      ; 1.358      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'iCLK'                                                                                          ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 6.857  ; iCLK      ; fetch_logic:fetch_component|s_PC[18] ; iCLK         ; iCLK        ; 10.000       ; 2.966      ; 6.107      ;
; 6.857  ; iCLK      ; fetch_logic:fetch_component|s_PC[28] ; iCLK         ; iCLK        ; 10.000       ; 2.966      ; 6.107      ;
; 6.857  ; iCLK      ; fetch_logic:fetch_component|s_PC[16] ; iCLK         ; iCLK        ; 10.000       ; 2.966      ; 6.107      ;
; 6.857  ; iCLK      ; fetch_logic:fetch_component|s_PC[19] ; iCLK         ; iCLK        ; 10.000       ; 2.966      ; 6.107      ;
; 6.857  ; iCLK      ; fetch_logic:fetch_component|s_PC[29] ; iCLK         ; iCLK        ; 10.000       ; 2.966      ; 6.107      ;
; 6.857  ; iCLK      ; fetch_logic:fetch_component|s_PC[30] ; iCLK         ; iCLK        ; 10.000       ; 2.966      ; 6.107      ;
; 6.857  ; iCLK      ; fetch_logic:fetch_component|s_PC[23] ; iCLK         ; iCLK        ; 10.000       ; 2.966      ; 6.107      ;
; 6.857  ; iCLK      ; fetch_logic:fetch_component|s_PC[31] ; iCLK         ; iCLK        ; 10.000       ; 2.966      ; 6.107      ;
; 7.255  ; iCLK      ; fetch_logic:fetch_component|s_PC[4]  ; iCLK         ; iCLK        ; 10.000       ; 2.965      ; 5.708      ;
; 7.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[6]  ; iCLK         ; iCLK        ; 10.000       ; 2.965      ; 5.706      ;
; 7.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[7]  ; iCLK         ; iCLK        ; 10.000       ; 2.965      ; 5.706      ;
; 7.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[14] ; iCLK         ; iCLK        ; 10.000       ; 2.965      ; 5.706      ;
; 7.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[21] ; iCLK         ; iCLK        ; 10.000       ; 2.965      ; 5.706      ;
; 7.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[26] ; iCLK         ; iCLK        ; 10.000       ; 2.965      ; 5.706      ;
; 7.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[5]  ; iCLK         ; iCLK        ; 10.000       ; 2.965      ; 5.706      ;
; 7.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[8]  ; iCLK         ; iCLK        ; 10.000       ; 2.965      ; 5.706      ;
; 7.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[10] ; iCLK         ; iCLK        ; 10.000       ; 2.965      ; 5.706      ;
; 7.425  ; iCLK      ; fetch_logic:fetch_component|s_PC[25] ; iCLK         ; iCLK        ; 10.000       ; 2.967      ; 5.540      ;
; 7.483  ; iCLK      ; fetch_logic:fetch_component|s_PC[13] ; iCLK         ; iCLK        ; 10.000       ; 2.967      ; 5.482      ;
; 7.483  ; iCLK      ; fetch_logic:fetch_component|s_PC[17] ; iCLK         ; iCLK        ; 10.000       ; 2.967      ; 5.482      ;
; 7.483  ; iCLK      ; fetch_logic:fetch_component|s_PC[12] ; iCLK         ; iCLK        ; 10.000       ; 2.967      ; 5.482      ;
; 7.483  ; iCLK      ; fetch_logic:fetch_component|s_PC[2]  ; iCLK         ; iCLK        ; 10.000       ; 2.967      ; 5.482      ;
; 7.483  ; iCLK      ; fetch_logic:fetch_component|s_PC[9]  ; iCLK         ; iCLK        ; 10.000       ; 2.967      ; 5.482      ;
; 7.561  ; iCLK      ; fetch_logic:fetch_component|s_PC[20] ; iCLK         ; iCLK        ; 10.000       ; 2.964      ; 5.401      ;
; 7.561  ; iCLK      ; fetch_logic:fetch_component|s_PC[24] ; iCLK         ; iCLK        ; 10.000       ; 2.964      ; 5.401      ;
; 7.561  ; iCLK      ; fetch_logic:fetch_component|s_PC[27] ; iCLK         ; iCLK        ; 10.000       ; 2.964      ; 5.401      ;
; 7.561  ; iCLK      ; fetch_logic:fetch_component|s_PC[15] ; iCLK         ; iCLK        ; 10.000       ; 2.964      ; 5.401      ;
; 7.561  ; iCLK      ; fetch_logic:fetch_component|s_PC[3]  ; iCLK         ; iCLK        ; 10.000       ; 2.964      ; 5.401      ;
; 7.561  ; iCLK      ; fetch_logic:fetch_component|s_PC[11] ; iCLK         ; iCLK        ; 10.000       ; 2.964      ; 5.401      ;
; 8.015  ; iCLK      ; fetch_logic:fetch_component|s_PC[1]  ; iCLK         ; iCLK        ; 10.000       ; 2.966      ; 4.949      ;
; 8.015  ; iCLK      ; fetch_logic:fetch_component|s_PC[22] ; iCLK         ; iCLK        ; 10.000       ; 2.966      ; 4.949      ;
; 8.015  ; iCLK      ; fetch_logic:fetch_component|s_PC[0]  ; iCLK         ; iCLK        ; 10.000       ; 2.966      ; 4.949      ;
; 16.913 ; iCLK      ; fetch_logic:fetch_component|s_PC[18] ; iCLK         ; iCLK        ; 20.000       ; 2.966      ; 6.051      ;
; 16.913 ; iCLK      ; fetch_logic:fetch_component|s_PC[28] ; iCLK         ; iCLK        ; 20.000       ; 2.966      ; 6.051      ;
; 16.913 ; iCLK      ; fetch_logic:fetch_component|s_PC[16] ; iCLK         ; iCLK        ; 20.000       ; 2.966      ; 6.051      ;
; 16.913 ; iCLK      ; fetch_logic:fetch_component|s_PC[19] ; iCLK         ; iCLK        ; 20.000       ; 2.966      ; 6.051      ;
; 16.913 ; iCLK      ; fetch_logic:fetch_component|s_PC[29] ; iCLK         ; iCLK        ; 20.000       ; 2.966      ; 6.051      ;
; 16.913 ; iCLK      ; fetch_logic:fetch_component|s_PC[30] ; iCLK         ; iCLK        ; 20.000       ; 2.966      ; 6.051      ;
; 16.913 ; iCLK      ; fetch_logic:fetch_component|s_PC[23] ; iCLK         ; iCLK        ; 20.000       ; 2.966      ; 6.051      ;
; 16.913 ; iCLK      ; fetch_logic:fetch_component|s_PC[31] ; iCLK         ; iCLK        ; 20.000       ; 2.966      ; 6.051      ;
; 17.315 ; iCLK      ; fetch_logic:fetch_component|s_PC[4]  ; iCLK         ; iCLK        ; 20.000       ; 2.965      ; 5.648      ;
; 17.317 ; iCLK      ; fetch_logic:fetch_component|s_PC[6]  ; iCLK         ; iCLK        ; 20.000       ; 2.965      ; 5.646      ;
; 17.317 ; iCLK      ; fetch_logic:fetch_component|s_PC[7]  ; iCLK         ; iCLK        ; 20.000       ; 2.965      ; 5.646      ;
; 17.317 ; iCLK      ; fetch_logic:fetch_component|s_PC[14] ; iCLK         ; iCLK        ; 20.000       ; 2.965      ; 5.646      ;
; 17.317 ; iCLK      ; fetch_logic:fetch_component|s_PC[21] ; iCLK         ; iCLK        ; 20.000       ; 2.965      ; 5.646      ;
; 17.317 ; iCLK      ; fetch_logic:fetch_component|s_PC[26] ; iCLK         ; iCLK        ; 20.000       ; 2.965      ; 5.646      ;
; 17.317 ; iCLK      ; fetch_logic:fetch_component|s_PC[5]  ; iCLK         ; iCLK        ; 20.000       ; 2.965      ; 5.646      ;
; 17.317 ; iCLK      ; fetch_logic:fetch_component|s_PC[8]  ; iCLK         ; iCLK        ; 20.000       ; 2.965      ; 5.646      ;
; 17.317 ; iCLK      ; fetch_logic:fetch_component|s_PC[10] ; iCLK         ; iCLK        ; 20.000       ; 2.965      ; 5.646      ;
; 17.439 ; iCLK      ; fetch_logic:fetch_component|s_PC[25] ; iCLK         ; iCLK        ; 20.000       ; 2.967      ; 5.526      ;
; 17.514 ; iCLK      ; fetch_logic:fetch_component|s_PC[13] ; iCLK         ; iCLK        ; 20.000       ; 2.967      ; 5.451      ;
; 17.514 ; iCLK      ; fetch_logic:fetch_component|s_PC[17] ; iCLK         ; iCLK        ; 20.000       ; 2.967      ; 5.451      ;
; 17.514 ; iCLK      ; fetch_logic:fetch_component|s_PC[12] ; iCLK         ; iCLK        ; 20.000       ; 2.967      ; 5.451      ;
; 17.514 ; iCLK      ; fetch_logic:fetch_component|s_PC[2]  ; iCLK         ; iCLK        ; 20.000       ; 2.967      ; 5.451      ;
; 17.514 ; iCLK      ; fetch_logic:fetch_component|s_PC[9]  ; iCLK         ; iCLK        ; 20.000       ; 2.967      ; 5.451      ;
; 17.619 ; iCLK      ; fetch_logic:fetch_component|s_PC[20] ; iCLK         ; iCLK        ; 20.000       ; 2.964      ; 5.343      ;
; 17.619 ; iCLK      ; fetch_logic:fetch_component|s_PC[24] ; iCLK         ; iCLK        ; 20.000       ; 2.964      ; 5.343      ;
; 17.619 ; iCLK      ; fetch_logic:fetch_component|s_PC[27] ; iCLK         ; iCLK        ; 20.000       ; 2.964      ; 5.343      ;
; 17.619 ; iCLK      ; fetch_logic:fetch_component|s_PC[15] ; iCLK         ; iCLK        ; 20.000       ; 2.964      ; 5.343      ;
; 17.619 ; iCLK      ; fetch_logic:fetch_component|s_PC[3]  ; iCLK         ; iCLK        ; 20.000       ; 2.964      ; 5.343      ;
; 17.619 ; iCLK      ; fetch_logic:fetch_component|s_PC[11] ; iCLK         ; iCLK        ; 20.000       ; 2.964      ; 5.343      ;
; 18.030 ; iCLK      ; fetch_logic:fetch_component|s_PC[1]  ; iCLK         ; iCLK        ; 20.000       ; 2.966      ; 4.934      ;
; 18.030 ; iCLK      ; fetch_logic:fetch_component|s_PC[22] ; iCLK         ; iCLK        ; 20.000       ; 2.966      ; 4.934      ;
; 18.030 ; iCLK      ; fetch_logic:fetch_component|s_PC[0]  ; iCLK         ; iCLK        ; 20.000       ; 2.966      ; 4.934      ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'iCLK'                                                                                           ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.463  ; iCLK      ; fetch_logic:fetch_component|s_PC[1]  ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 4.727      ;
; 1.463  ; iCLK      ; fetch_logic:fetch_component|s_PC[22] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 4.727      ;
; 1.463  ; iCLK      ; fetch_logic:fetch_component|s_PC[0]  ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 4.727      ;
; 1.856  ; iCLK      ; fetch_logic:fetch_component|s_PC[20] ; iCLK         ; iCLK        ; 0.000        ; 3.077      ; 5.119      ;
; 1.856  ; iCLK      ; fetch_logic:fetch_component|s_PC[24] ; iCLK         ; iCLK        ; 0.000        ; 3.077      ; 5.119      ;
; 1.856  ; iCLK      ; fetch_logic:fetch_component|s_PC[27] ; iCLK         ; iCLK        ; 0.000        ; 3.077      ; 5.119      ;
; 1.856  ; iCLK      ; fetch_logic:fetch_component|s_PC[15] ; iCLK         ; iCLK        ; 0.000        ; 3.077      ; 5.119      ;
; 1.856  ; iCLK      ; fetch_logic:fetch_component|s_PC[3]  ; iCLK         ; iCLK        ; 0.000        ; 3.077      ; 5.119      ;
; 1.856  ; iCLK      ; fetch_logic:fetch_component|s_PC[11] ; iCLK         ; iCLK        ; 0.000        ; 3.077      ; 5.119      ;
; 1.958  ; iCLK      ; fetch_logic:fetch_component|s_PC[13] ; iCLK         ; iCLK        ; 0.000        ; 3.079      ; 5.223      ;
; 1.958  ; iCLK      ; fetch_logic:fetch_component|s_PC[17] ; iCLK         ; iCLK        ; 0.000        ; 3.079      ; 5.223      ;
; 1.958  ; iCLK      ; fetch_logic:fetch_component|s_PC[12] ; iCLK         ; iCLK        ; 0.000        ; 3.079      ; 5.223      ;
; 1.958  ; iCLK      ; fetch_logic:fetch_component|s_PC[2]  ; iCLK         ; iCLK        ; 0.000        ; 3.079      ; 5.223      ;
; 1.958  ; iCLK      ; fetch_logic:fetch_component|s_PC[9]  ; iCLK         ; iCLK        ; 0.000        ; 3.079      ; 5.223      ;
; 2.030  ; iCLK      ; fetch_logic:fetch_component|s_PC[25] ; iCLK         ; iCLK        ; 0.000        ; 3.079      ; 5.295      ;
; 2.146  ; iCLK      ; fetch_logic:fetch_component|s_PC[6]  ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.410      ;
; 2.146  ; iCLK      ; fetch_logic:fetch_component|s_PC[7]  ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.410      ;
; 2.146  ; iCLK      ; fetch_logic:fetch_component|s_PC[14] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.410      ;
; 2.146  ; iCLK      ; fetch_logic:fetch_component|s_PC[21] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.410      ;
; 2.146  ; iCLK      ; fetch_logic:fetch_component|s_PC[26] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.410      ;
; 2.146  ; iCLK      ; fetch_logic:fetch_component|s_PC[5]  ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.410      ;
; 2.146  ; iCLK      ; fetch_logic:fetch_component|s_PC[8]  ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.410      ;
; 2.146  ; iCLK      ; fetch_logic:fetch_component|s_PC[10] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.410      ;
; 2.149  ; iCLK      ; fetch_logic:fetch_component|s_PC[4]  ; iCLK         ; iCLK        ; 0.000        ; 3.077      ; 5.412      ;
; 2.535  ; iCLK      ; fetch_logic:fetch_component|s_PC[18] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.799      ;
; 2.535  ; iCLK      ; fetch_logic:fetch_component|s_PC[28] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.799      ;
; 2.535  ; iCLK      ; fetch_logic:fetch_component|s_PC[16] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.799      ;
; 2.535  ; iCLK      ; fetch_logic:fetch_component|s_PC[19] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.799      ;
; 2.535  ; iCLK      ; fetch_logic:fetch_component|s_PC[29] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.799      ;
; 2.535  ; iCLK      ; fetch_logic:fetch_component|s_PC[30] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.799      ;
; 2.535  ; iCLK      ; fetch_logic:fetch_component|s_PC[23] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.799      ;
; 2.535  ; iCLK      ; fetch_logic:fetch_component|s_PC[31] ; iCLK         ; iCLK        ; 0.000        ; 3.078      ; 5.799      ;
; 11.463 ; iCLK      ; fetch_logic:fetch_component|s_PC[1]  ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 4.747      ;
; 11.463 ; iCLK      ; fetch_logic:fetch_component|s_PC[22] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 4.747      ;
; 11.463 ; iCLK      ; fetch_logic:fetch_component|s_PC[0]  ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 4.747      ;
; 11.898 ; iCLK      ; fetch_logic:fetch_component|s_PC[20] ; iCLK         ; iCLK        ; -10.000      ; 3.077      ; 5.181      ;
; 11.898 ; iCLK      ; fetch_logic:fetch_component|s_PC[24] ; iCLK         ; iCLK        ; -10.000      ; 3.077      ; 5.181      ;
; 11.898 ; iCLK      ; fetch_logic:fetch_component|s_PC[27] ; iCLK         ; iCLK        ; -10.000      ; 3.077      ; 5.181      ;
; 11.898 ; iCLK      ; fetch_logic:fetch_component|s_PC[15] ; iCLK         ; iCLK        ; -10.000      ; 3.077      ; 5.181      ;
; 11.898 ; iCLK      ; fetch_logic:fetch_component|s_PC[3]  ; iCLK         ; iCLK        ; -10.000      ; 3.077      ; 5.181      ;
; 11.898 ; iCLK      ; fetch_logic:fetch_component|s_PC[11] ; iCLK         ; iCLK        ; -10.000      ; 3.077      ; 5.181      ;
; 11.974 ; iCLK      ; fetch_logic:fetch_component|s_PC[13] ; iCLK         ; iCLK        ; -10.000      ; 3.079      ; 5.259      ;
; 11.974 ; iCLK      ; fetch_logic:fetch_component|s_PC[17] ; iCLK         ; iCLK        ; -10.000      ; 3.079      ; 5.259      ;
; 11.974 ; iCLK      ; fetch_logic:fetch_component|s_PC[12] ; iCLK         ; iCLK        ; -10.000      ; 3.079      ; 5.259      ;
; 11.974 ; iCLK      ; fetch_logic:fetch_component|s_PC[2]  ; iCLK         ; iCLK        ; -10.000      ; 3.079      ; 5.259      ;
; 11.974 ; iCLK      ; fetch_logic:fetch_component|s_PC[9]  ; iCLK         ; iCLK        ; -10.000      ; 3.079      ; 5.259      ;
; 12.030 ; iCLK      ; fetch_logic:fetch_component|s_PC[25] ; iCLK         ; iCLK        ; -10.000      ; 3.079      ; 5.315      ;
; 12.190 ; iCLK      ; fetch_logic:fetch_component|s_PC[6]  ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.474      ;
; 12.190 ; iCLK      ; fetch_logic:fetch_component|s_PC[7]  ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.474      ;
; 12.190 ; iCLK      ; fetch_logic:fetch_component|s_PC[14] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.474      ;
; 12.190 ; iCLK      ; fetch_logic:fetch_component|s_PC[21] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.474      ;
; 12.190 ; iCLK      ; fetch_logic:fetch_component|s_PC[26] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.474      ;
; 12.190 ; iCLK      ; fetch_logic:fetch_component|s_PC[5]  ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.474      ;
; 12.190 ; iCLK      ; fetch_logic:fetch_component|s_PC[8]  ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.474      ;
; 12.190 ; iCLK      ; fetch_logic:fetch_component|s_PC[10] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.474      ;
; 12.193 ; iCLK      ; fetch_logic:fetch_component|s_PC[4]  ; iCLK         ; iCLK        ; -10.000      ; 3.077      ; 5.476      ;
; 12.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[18] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.859      ;
; 12.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[28] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.859      ;
; 12.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[16] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.859      ;
; 12.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[19] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.859      ;
; 12.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[29] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.859      ;
; 12.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[30] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.859      ;
; 12.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[23] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.859      ;
; 12.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[31] ; iCLK         ; iCLK        ; -10.000      ; 3.078      ; 5.859      ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 72.843 ns




+-------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary               ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 68.45 MHz ; 68.45 MHz       ; iCLK       ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; iCLK  ; 5.390 ; 0.000              ;
+-------+-------+--------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.332 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 7.007 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 1.335 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.647 ; 0.000                            ;
+-------+-------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                               ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 5.390 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 14.212     ;
; 5.415 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 14.187     ;
; 5.452 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:6:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 14.470     ;
; 5.632 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[31]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 13.971     ;
; 5.670 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 13.931     ;
; 5.700 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[30]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 13.903     ;
; 5.751 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[29]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 13.852     ;
; 5.779 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[28]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 13.824     ;
; 5.791 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:31:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.404     ; 13.804     ;
; 5.972 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 13.629     ;
; 6.044 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.419     ; 13.536     ;
; 6.104 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 13.497     ;
; 6.111 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[17]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 13.493     ;
; 6.206 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 13.397     ;
; 6.257 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 13.346     ;
; 6.290 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 13.311     ;
; 6.329 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 13.274     ;
; 6.330 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[23]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 13.273     ;
; 6.361 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[19]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 13.242     ;
; 6.392 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:27:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 13.530     ;
; 6.395 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 13.206     ;
; 6.448 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[31]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 13.156     ;
; 6.461 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[16]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 13.142     ;
; 6.492 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:20:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 13.111     ;
; 6.515 ; ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|dffg:reg_ALUSrc|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 13.405     ;
; 6.522 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 13.080     ;
; 6.525 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:4:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 13.394     ;
; 6.527 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:7:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 13.419     ;
; 6.538 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[18]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 13.065     ;
; 6.543 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 13.061     ;
; 6.548 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:3:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 13.375     ;
; 6.552 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:29:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.111     ; 13.336     ;
; 6.567 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[29]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 13.037     ;
; 6.584 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 13.018     ;
; 6.614 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[30]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 12.990     ;
; 6.630 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:10:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 13.296     ;
; 6.661 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.941     ;
; 6.685 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:11:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.112     ; 13.202     ;
; 6.693 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[28]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 12.911     ;
; 6.714 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:8:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 13.209     ;
; 6.722 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[13]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 12.882     ;
; 6.788 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.814     ;
; 6.798 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:16:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 13.148     ;
; 6.819 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:8:REGI|s_Q                       ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 13.066     ;
; 6.842 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:9:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.104     ; 13.053     ;
; 6.851 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[9]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 12.753     ;
; 6.856 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:26:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 13.070     ;
; 6.862 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 13.052     ;
; 6.878 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:14:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.388     ; 12.733     ;
; 6.886 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q                        ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.080     ; 13.033     ;
; 6.887 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 13.027     ;
; 6.898 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:7:REGI|s_Q                       ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 13.028     ;
; 6.899 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 12.702     ;
; 6.920 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.682     ;
; 6.923 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.679     ;
; 6.927 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[17]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 12.678     ;
; 6.928 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.674     ;
; 7.040 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 12.564     ;
; 7.048 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[8]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.554     ;
; 7.053 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:18:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.400     ; 12.546     ;
; 7.060 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:10:REGI|s_Q                        ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.079     ; 12.860     ;
; 7.067 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[31]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.535     ;
; 7.075 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:3:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 12.839     ;
; 7.089 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.513     ;
; 7.104 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[31]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 12.811     ;
; 7.117 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[12]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 12.487     ;
; 7.142 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 12.771     ;
; 7.146 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[23]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 12.458     ;
; 7.150 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[29]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.452     ;
; 7.159 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 12.444     ;
; 7.171 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.399     ; 12.429     ;
; 7.172 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[30]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 12.743     ;
; 7.177 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[19]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 12.427     ;
; 7.198 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[10]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.404     ;
; 7.204 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.398     ;
; 7.223 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[29]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 12.692     ;
; 7.246 ; ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp|dffg:\G_n_reg:3:REGI|s_Q   ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 12.681     ;
; 7.251 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[28]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.084     ; 12.664     ;
; 7.276 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 12.329     ;
; 7.290 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[30]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.312     ;
; 7.309 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.293     ;
; 7.333 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[6]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.397     ; 12.269     ;
; 7.346 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:14:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 12.568     ;
; 7.355 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:28:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 12.531     ;
; 7.367 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:3:REGI|s_Q                       ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.114     ; 12.518     ;
; 7.371 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:23:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 12.555     ;
; 7.375 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[16]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 12.229     ;
; 7.387 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:6:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:17:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.085     ; 12.527     ;
; 7.391 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:8:REGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.402     ; 12.206     ;
; 7.412 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:4:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.077     ; 12.510     ;
; 7.419 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[3]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.398     ; 12.182     ;
; 7.436 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 12.167     ;
; 7.444 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.086     ; 12.469     ;
; 7.452 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[18]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.395     ; 12.152     ;
; 7.461 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:3:REGI|s_Q     ; iCLK         ; iCLK        ; 20.000       ; -0.402     ; 12.136     ;
; 7.538 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[13]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.394     ; 12.067     ;
; 7.543 ; ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp|dffg:\G_n_reg:2:REGI|s_Q   ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.072     ; 12.384     ;
; 7.569 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:13:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.113     ; 12.317     ;
; 7.574 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:17:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 12.372     ;
; 7.575 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.396     ; 12.028     ;
+-------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.332 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:18:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 0.939      ;
; 0.335 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:22:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.407      ; 0.943      ;
; 0.337 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.410      ; 0.948      ;
; 0.354 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:9:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 0.941      ;
; 0.355 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:7:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 0.942      ;
; 0.376 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 0.967      ;
; 0.386 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.390      ; 0.977      ;
; 0.390 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:3:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 0.976      ;
; 0.391 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:23:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.412      ; 1.004      ;
; 0.394 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.638      ;
; 0.395 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:11:REGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 0.982      ;
; 0.395 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.395 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.639      ;
; 0.396 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.640      ;
; 0.396 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.639      ;
; 0.396 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.640      ;
; 0.397 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.640      ;
; 0.397 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.639      ;
; 0.397 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.641      ;
; 0.398 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.389      ; 0.988      ;
; 0.398 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.640      ;
; 0.398 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q      ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.398 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:4:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.641      ;
; 0.399 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.641      ;
; 0.406 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:2:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 0.992      ;
; 0.409 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:5:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.652      ;
; 0.409 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:4:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:4:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.652      ;
; 0.410 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:18:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:18:REGI|s_Q                         ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.654      ;
; 0.416 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.659      ;
; 0.416 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.660      ;
; 0.416 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:3:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:3:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.660      ;
; 0.417 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 1.003      ;
; 0.417 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:9:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.660      ;
; 0.417 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.659      ;
; 0.417 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.660      ;
; 0.418 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.660      ;
; 0.418 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.662      ;
; 0.423 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:15:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:15:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.666      ;
; 0.425 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:13:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:13:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.669      ;
; 0.433 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:29:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.676      ;
; 0.438 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:17:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.680      ;
; 0.439 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.028      ;
; 0.441 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.386      ; 1.028      ;
; 0.511 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:0:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.754      ;
; 0.547 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.791      ;
; 0.548 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:5:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.548 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:1:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:1:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.790      ;
; 0.548 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.791      ;
; 0.549 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:0:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:0:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.791      ;
; 0.549 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:26:REGI|s_Q    ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:26:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.791      ;
; 0.550 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:25:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.550 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.792      ;
; 0.551 ; ID_EX_Reg:ID_EX_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q         ; EX_MEM_Reg:EX_MEM_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.794      ;
; 0.551 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q           ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.794      ;
; 0.552 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:31:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.794      ;
; 0.554 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:20:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.796      ;
; 0.554 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:0:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.797      ;
; 0.557 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:18:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:18:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.799      ;
; 0.557 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.799      ;
; 0.563 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:8:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.380      ; 1.144      ;
; 0.567 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.811      ;
; 0.567 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.419      ; 1.187      ;
; 0.568 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:1:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:1:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.811      ;
; 0.568 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.812      ;
; 0.569 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:2:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:2:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.073      ; 0.813      ;
; 0.570 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:4:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.813      ;
; 0.570 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:21:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:21:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.813      ;
; 0.573 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:26:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.815      ;
; 0.574 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:30:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.816      ;
; 0.574 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:19:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:19:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.816      ;
; 0.574 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:28:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:28:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.071      ; 0.816      ;
; 0.575 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:20:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:20:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.818      ;
; 0.579 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.168      ;
; 0.583 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.826      ;
; 0.588 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.387      ; 1.176      ;
; 0.613 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:8:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.202      ;
; 0.622 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.229      ;
; 0.624 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:3:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.867      ;
; 0.625 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:16:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.232      ;
; 0.626 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:0:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.869      ;
; 0.630 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.409      ; 1.240      ;
; 0.634 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:3:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.877      ;
; 0.640 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:10:REGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.382      ; 1.223      ;
; 0.642 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.385      ; 1.228      ;
; 0.643 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:1:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:1:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.886      ;
; 0.646 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.406      ; 1.253      ;
; 0.653 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.384      ; 1.238      ;
; 0.659 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.388      ; 1.248      ;
; 0.659 ; reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:17:REGI|s_Q                    ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:17:REGI|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.902      ;
; 0.660 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.383      ; 1.244      ;
; 0.660 ; reg_file:regFile|n_reg:Reg2|dffg:\G_n_reg:9:REGI|s_Q                     ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:9:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.072      ; 0.903      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'iCLK'                                                                                           ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 7.007  ; iCLK      ; fetch_logic:fetch_component|s_PC[18] ; iCLK         ; iCLK        ; 10.000       ; 2.695      ; 5.687      ;
; 7.007  ; iCLK      ; fetch_logic:fetch_component|s_PC[28] ; iCLK         ; iCLK        ; 10.000       ; 2.695      ; 5.687      ;
; 7.007  ; iCLK      ; fetch_logic:fetch_component|s_PC[16] ; iCLK         ; iCLK        ; 10.000       ; 2.695      ; 5.687      ;
; 7.007  ; iCLK      ; fetch_logic:fetch_component|s_PC[19] ; iCLK         ; iCLK        ; 10.000       ; 2.695      ; 5.687      ;
; 7.007  ; iCLK      ; fetch_logic:fetch_component|s_PC[29] ; iCLK         ; iCLK        ; 10.000       ; 2.695      ; 5.687      ;
; 7.007  ; iCLK      ; fetch_logic:fetch_component|s_PC[30] ; iCLK         ; iCLK        ; 10.000       ; 2.695      ; 5.687      ;
; 7.007  ; iCLK      ; fetch_logic:fetch_component|s_PC[23] ; iCLK         ; iCLK        ; 10.000       ; 2.695      ; 5.687      ;
; 7.007  ; iCLK      ; fetch_logic:fetch_component|s_PC[31] ; iCLK         ; iCLK        ; 10.000       ; 2.695      ; 5.687      ;
; 7.371  ; iCLK      ; fetch_logic:fetch_component|s_PC[4]  ; iCLK         ; iCLK        ; 10.000       ; 2.694      ; 5.322      ;
; 7.373  ; iCLK      ; fetch_logic:fetch_component|s_PC[6]  ; iCLK         ; iCLK        ; 10.000       ; 2.694      ; 5.320      ;
; 7.373  ; iCLK      ; fetch_logic:fetch_component|s_PC[7]  ; iCLK         ; iCLK        ; 10.000       ; 2.694      ; 5.320      ;
; 7.373  ; iCLK      ; fetch_logic:fetch_component|s_PC[14] ; iCLK         ; iCLK        ; 10.000       ; 2.694      ; 5.320      ;
; 7.373  ; iCLK      ; fetch_logic:fetch_component|s_PC[21] ; iCLK         ; iCLK        ; 10.000       ; 2.694      ; 5.320      ;
; 7.373  ; iCLK      ; fetch_logic:fetch_component|s_PC[26] ; iCLK         ; iCLK        ; 10.000       ; 2.694      ; 5.320      ;
; 7.373  ; iCLK      ; fetch_logic:fetch_component|s_PC[5]  ; iCLK         ; iCLK        ; 10.000       ; 2.694      ; 5.320      ;
; 7.373  ; iCLK      ; fetch_logic:fetch_component|s_PC[8]  ; iCLK         ; iCLK        ; 10.000       ; 2.694      ; 5.320      ;
; 7.373  ; iCLK      ; fetch_logic:fetch_component|s_PC[10] ; iCLK         ; iCLK        ; 10.000       ; 2.694      ; 5.320      ;
; 7.536  ; iCLK      ; fetch_logic:fetch_component|s_PC[25] ; iCLK         ; iCLK        ; 10.000       ; 2.696      ; 5.159      ;
; 7.592  ; iCLK      ; fetch_logic:fetch_component|s_PC[13] ; iCLK         ; iCLK        ; 10.000       ; 2.696      ; 5.103      ;
; 7.592  ; iCLK      ; fetch_logic:fetch_component|s_PC[17] ; iCLK         ; iCLK        ; 10.000       ; 2.696      ; 5.103      ;
; 7.592  ; iCLK      ; fetch_logic:fetch_component|s_PC[12] ; iCLK         ; iCLK        ; 10.000       ; 2.696      ; 5.103      ;
; 7.592  ; iCLK      ; fetch_logic:fetch_component|s_PC[2]  ; iCLK         ; iCLK        ; 10.000       ; 2.696      ; 5.103      ;
; 7.592  ; iCLK      ; fetch_logic:fetch_component|s_PC[9]  ; iCLK         ; iCLK        ; 10.000       ; 2.696      ; 5.103      ;
; 7.656  ; iCLK      ; fetch_logic:fetch_component|s_PC[20] ; iCLK         ; iCLK        ; 10.000       ; 2.693      ; 5.036      ;
; 7.656  ; iCLK      ; fetch_logic:fetch_component|s_PC[24] ; iCLK         ; iCLK        ; 10.000       ; 2.693      ; 5.036      ;
; 7.656  ; iCLK      ; fetch_logic:fetch_component|s_PC[27] ; iCLK         ; iCLK        ; 10.000       ; 2.693      ; 5.036      ;
; 7.656  ; iCLK      ; fetch_logic:fetch_component|s_PC[15] ; iCLK         ; iCLK        ; 10.000       ; 2.693      ; 5.036      ;
; 7.656  ; iCLK      ; fetch_logic:fetch_component|s_PC[3]  ; iCLK         ; iCLK        ; 10.000       ; 2.693      ; 5.036      ;
; 7.656  ; iCLK      ; fetch_logic:fetch_component|s_PC[11] ; iCLK         ; iCLK        ; 10.000       ; 2.693      ; 5.036      ;
; 8.091  ; iCLK      ; fetch_logic:fetch_component|s_PC[1]  ; iCLK         ; iCLK        ; 10.000       ; 2.695      ; 4.603      ;
; 8.091  ; iCLK      ; fetch_logic:fetch_component|s_PC[22] ; iCLK         ; iCLK        ; 10.000       ; 2.695      ; 4.603      ;
; 8.091  ; iCLK      ; fetch_logic:fetch_component|s_PC[0]  ; iCLK         ; iCLK        ; 10.000       ; 2.695      ; 4.603      ;
; 17.214 ; iCLK      ; fetch_logic:fetch_component|s_PC[18] ; iCLK         ; iCLK        ; 20.000       ; 2.695      ; 5.480      ;
; 17.214 ; iCLK      ; fetch_logic:fetch_component|s_PC[28] ; iCLK         ; iCLK        ; 20.000       ; 2.695      ; 5.480      ;
; 17.214 ; iCLK      ; fetch_logic:fetch_component|s_PC[16] ; iCLK         ; iCLK        ; 20.000       ; 2.695      ; 5.480      ;
; 17.214 ; iCLK      ; fetch_logic:fetch_component|s_PC[19] ; iCLK         ; iCLK        ; 20.000       ; 2.695      ; 5.480      ;
; 17.214 ; iCLK      ; fetch_logic:fetch_component|s_PC[29] ; iCLK         ; iCLK        ; 20.000       ; 2.695      ; 5.480      ;
; 17.214 ; iCLK      ; fetch_logic:fetch_component|s_PC[30] ; iCLK         ; iCLK        ; 20.000       ; 2.695      ; 5.480      ;
; 17.214 ; iCLK      ; fetch_logic:fetch_component|s_PC[23] ; iCLK         ; iCLK        ; 20.000       ; 2.695      ; 5.480      ;
; 17.214 ; iCLK      ; fetch_logic:fetch_component|s_PC[31] ; iCLK         ; iCLK        ; 20.000       ; 2.695      ; 5.480      ;
; 17.572 ; iCLK      ; fetch_logic:fetch_component|s_PC[4]  ; iCLK         ; iCLK        ; 20.000       ; 2.694      ; 5.121      ;
; 17.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[6]  ; iCLK         ; iCLK        ; 20.000       ; 2.694      ; 5.118      ;
; 17.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[7]  ; iCLK         ; iCLK        ; 20.000       ; 2.694      ; 5.118      ;
; 17.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[14] ; iCLK         ; iCLK        ; 20.000       ; 2.694      ; 5.118      ;
; 17.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[21] ; iCLK         ; iCLK        ; 20.000       ; 2.694      ; 5.118      ;
; 17.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[26] ; iCLK         ; iCLK        ; 20.000       ; 2.694      ; 5.118      ;
; 17.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[5]  ; iCLK         ; iCLK        ; 20.000       ; 2.694      ; 5.118      ;
; 17.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[8]  ; iCLK         ; iCLK        ; 20.000       ; 2.694      ; 5.118      ;
; 17.575 ; iCLK      ; fetch_logic:fetch_component|s_PC[10] ; iCLK         ; iCLK        ; 20.000       ; 2.694      ; 5.118      ;
; 17.690 ; iCLK      ; fetch_logic:fetch_component|s_PC[25] ; iCLK         ; iCLK        ; 20.000       ; 2.696      ; 5.005      ;
; 17.750 ; iCLK      ; fetch_logic:fetch_component|s_PC[13] ; iCLK         ; iCLK        ; 20.000       ; 2.696      ; 4.945      ;
; 17.750 ; iCLK      ; fetch_logic:fetch_component|s_PC[17] ; iCLK         ; iCLK        ; 20.000       ; 2.696      ; 4.945      ;
; 17.750 ; iCLK      ; fetch_logic:fetch_component|s_PC[12] ; iCLK         ; iCLK        ; 20.000       ; 2.696      ; 4.945      ;
; 17.750 ; iCLK      ; fetch_logic:fetch_component|s_PC[2]  ; iCLK         ; iCLK        ; 20.000       ; 2.696      ; 4.945      ;
; 17.750 ; iCLK      ; fetch_logic:fetch_component|s_PC[9]  ; iCLK         ; iCLK        ; 20.000       ; 2.696      ; 4.945      ;
; 17.850 ; iCLK      ; fetch_logic:fetch_component|s_PC[20] ; iCLK         ; iCLK        ; 20.000       ; 2.693      ; 4.842      ;
; 17.850 ; iCLK      ; fetch_logic:fetch_component|s_PC[24] ; iCLK         ; iCLK        ; 20.000       ; 2.693      ; 4.842      ;
; 17.850 ; iCLK      ; fetch_logic:fetch_component|s_PC[27] ; iCLK         ; iCLK        ; 20.000       ; 2.693      ; 4.842      ;
; 17.850 ; iCLK      ; fetch_logic:fetch_component|s_PC[15] ; iCLK         ; iCLK        ; 20.000       ; 2.693      ; 4.842      ;
; 17.850 ; iCLK      ; fetch_logic:fetch_component|s_PC[3]  ; iCLK         ; iCLK        ; 20.000       ; 2.693      ; 4.842      ;
; 17.850 ; iCLK      ; fetch_logic:fetch_component|s_PC[11] ; iCLK         ; iCLK        ; 20.000       ; 2.693      ; 4.842      ;
; 18.211 ; iCLK      ; fetch_logic:fetch_component|s_PC[1]  ; iCLK         ; iCLK        ; 20.000       ; 2.695      ; 4.483      ;
; 18.211 ; iCLK      ; fetch_logic:fetch_component|s_PC[22] ; iCLK         ; iCLK        ; 20.000       ; 2.695      ; 4.483      ;
; 18.211 ; iCLK      ; fetch_logic:fetch_component|s_PC[0]  ; iCLK         ; iCLK        ; 20.000       ; 2.695      ; 4.483      ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'iCLK'                                                                                            ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.335  ; iCLK      ; fetch_logic:fetch_component|s_PC[1]  ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 4.301      ;
; 1.335  ; iCLK      ; fetch_logic:fetch_component|s_PC[22] ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 4.301      ;
; 1.335  ; iCLK      ; fetch_logic:fetch_component|s_PC[0]  ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 4.301      ;
; 1.682  ; iCLK      ; fetch_logic:fetch_component|s_PC[20] ; iCLK         ; iCLK        ; 0.000        ; 2.793      ; 4.646      ;
; 1.682  ; iCLK      ; fetch_logic:fetch_component|s_PC[24] ; iCLK         ; iCLK        ; 0.000        ; 2.793      ; 4.646      ;
; 1.682  ; iCLK      ; fetch_logic:fetch_component|s_PC[27] ; iCLK         ; iCLK        ; 0.000        ; 2.793      ; 4.646      ;
; 1.682  ; iCLK      ; fetch_logic:fetch_component|s_PC[15] ; iCLK         ; iCLK        ; 0.000        ; 2.793      ; 4.646      ;
; 1.682  ; iCLK      ; fetch_logic:fetch_component|s_PC[3]  ; iCLK         ; iCLK        ; 0.000        ; 2.793      ; 4.646      ;
; 1.682  ; iCLK      ; fetch_logic:fetch_component|s_PC[11] ; iCLK         ; iCLK        ; 0.000        ; 2.793      ; 4.646      ;
; 1.778  ; iCLK      ; fetch_logic:fetch_component|s_PC[13] ; iCLK         ; iCLK        ; 0.000        ; 2.796      ; 4.745      ;
; 1.778  ; iCLK      ; fetch_logic:fetch_component|s_PC[17] ; iCLK         ; iCLK        ; 0.000        ; 2.796      ; 4.745      ;
; 1.778  ; iCLK      ; fetch_logic:fetch_component|s_PC[12] ; iCLK         ; iCLK        ; 0.000        ; 2.796      ; 4.745      ;
; 1.778  ; iCLK      ; fetch_logic:fetch_component|s_PC[2]  ; iCLK         ; iCLK        ; 0.000        ; 2.796      ; 4.745      ;
; 1.778  ; iCLK      ; fetch_logic:fetch_component|s_PC[9]  ; iCLK         ; iCLK        ; 0.000        ; 2.796      ; 4.745      ;
; 1.835  ; iCLK      ; fetch_logic:fetch_component|s_PC[25] ; iCLK         ; iCLK        ; 0.000        ; 2.796      ; 4.802      ;
; 1.946  ; iCLK      ; fetch_logic:fetch_component|s_PC[6]  ; iCLK         ; iCLK        ; 0.000        ; 2.794      ; 4.911      ;
; 1.946  ; iCLK      ; fetch_logic:fetch_component|s_PC[7]  ; iCLK         ; iCLK        ; 0.000        ; 2.794      ; 4.911      ;
; 1.946  ; iCLK      ; fetch_logic:fetch_component|s_PC[14] ; iCLK         ; iCLK        ; 0.000        ; 2.794      ; 4.911      ;
; 1.946  ; iCLK      ; fetch_logic:fetch_component|s_PC[21] ; iCLK         ; iCLK        ; 0.000        ; 2.794      ; 4.911      ;
; 1.946  ; iCLK      ; fetch_logic:fetch_component|s_PC[26] ; iCLK         ; iCLK        ; 0.000        ; 2.794      ; 4.911      ;
; 1.946  ; iCLK      ; fetch_logic:fetch_component|s_PC[5]  ; iCLK         ; iCLK        ; 0.000        ; 2.794      ; 4.911      ;
; 1.946  ; iCLK      ; fetch_logic:fetch_component|s_PC[8]  ; iCLK         ; iCLK        ; 0.000        ; 2.794      ; 4.911      ;
; 1.946  ; iCLK      ; fetch_logic:fetch_component|s_PC[10] ; iCLK         ; iCLK        ; 0.000        ; 2.794      ; 4.911      ;
; 1.950  ; iCLK      ; fetch_logic:fetch_component|s_PC[4]  ; iCLK         ; iCLK        ; 0.000        ; 2.793      ; 4.914      ;
; 2.292  ; iCLK      ; fetch_logic:fetch_component|s_PC[18] ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 5.258      ;
; 2.292  ; iCLK      ; fetch_logic:fetch_component|s_PC[28] ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 5.258      ;
; 2.292  ; iCLK      ; fetch_logic:fetch_component|s_PC[16] ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 5.258      ;
; 2.292  ; iCLK      ; fetch_logic:fetch_component|s_PC[19] ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 5.258      ;
; 2.292  ; iCLK      ; fetch_logic:fetch_component|s_PC[29] ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 5.258      ;
; 2.292  ; iCLK      ; fetch_logic:fetch_component|s_PC[30] ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 5.258      ;
; 2.292  ; iCLK      ; fetch_logic:fetch_component|s_PC[23] ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 5.258      ;
; 2.292  ; iCLK      ; fetch_logic:fetch_component|s_PC[31] ; iCLK         ; iCLK        ; 0.000        ; 2.795      ; 5.258      ;
; 11.432 ; iCLK      ; fetch_logic:fetch_component|s_PC[1]  ; iCLK         ; iCLK        ; -10.000      ; 2.795      ; 4.418      ;
; 11.432 ; iCLK      ; fetch_logic:fetch_component|s_PC[22] ; iCLK         ; iCLK        ; -10.000      ; 2.795      ; 4.418      ;
; 11.432 ; iCLK      ; fetch_logic:fetch_component|s_PC[0]  ; iCLK         ; iCLK        ; -10.000      ; 2.795      ; 4.418      ;
; 11.850 ; iCLK      ; fetch_logic:fetch_component|s_PC[20] ; iCLK         ; iCLK        ; -10.000      ; 2.793      ; 4.834      ;
; 11.850 ; iCLK      ; fetch_logic:fetch_component|s_PC[24] ; iCLK         ; iCLK        ; -10.000      ; 2.793      ; 4.834      ;
; 11.850 ; iCLK      ; fetch_logic:fetch_component|s_PC[27] ; iCLK         ; iCLK        ; -10.000      ; 2.793      ; 4.834      ;
; 11.850 ; iCLK      ; fetch_logic:fetch_component|s_PC[15] ; iCLK         ; iCLK        ; -10.000      ; 2.793      ; 4.834      ;
; 11.850 ; iCLK      ; fetch_logic:fetch_component|s_PC[3]  ; iCLK         ; iCLK        ; -10.000      ; 2.793      ; 4.834      ;
; 11.850 ; iCLK      ; fetch_logic:fetch_component|s_PC[11] ; iCLK         ; iCLK        ; -10.000      ; 2.793      ; 4.834      ;
; 11.912 ; iCLK      ; fetch_logic:fetch_component|s_PC[13] ; iCLK         ; iCLK        ; -10.000      ; 2.796      ; 4.899      ;
; 11.912 ; iCLK      ; fetch_logic:fetch_component|s_PC[17] ; iCLK         ; iCLK        ; -10.000      ; 2.796      ; 4.899      ;
; 11.912 ; iCLK      ; fetch_logic:fetch_component|s_PC[12] ; iCLK         ; iCLK        ; -10.000      ; 2.796      ; 4.899      ;
; 11.912 ; iCLK      ; fetch_logic:fetch_component|s_PC[2]  ; iCLK         ; iCLK        ; -10.000      ; 2.796      ; 4.899      ;
; 11.912 ; iCLK      ; fetch_logic:fetch_component|s_PC[9]  ; iCLK         ; iCLK        ; -10.000      ; 2.796      ; 4.899      ;
; 11.965 ; iCLK      ; fetch_logic:fetch_component|s_PC[25] ; iCLK         ; iCLK        ; -10.000      ; 2.796      ; 4.952      ;
; 12.121 ; iCLK      ; fetch_logic:fetch_component|s_PC[6]  ; iCLK         ; iCLK        ; -10.000      ; 2.794      ; 5.106      ;
; 12.121 ; iCLK      ; fetch_logic:fetch_component|s_PC[7]  ; iCLK         ; iCLK        ; -10.000      ; 2.794      ; 5.106      ;
; 12.121 ; iCLK      ; fetch_logic:fetch_component|s_PC[14] ; iCLK         ; iCLK        ; -10.000      ; 2.794      ; 5.106      ;
; 12.121 ; iCLK      ; fetch_logic:fetch_component|s_PC[21] ; iCLK         ; iCLK        ; -10.000      ; 2.794      ; 5.106      ;
; 12.121 ; iCLK      ; fetch_logic:fetch_component|s_PC[26] ; iCLK         ; iCLK        ; -10.000      ; 2.794      ; 5.106      ;
; 12.121 ; iCLK      ; fetch_logic:fetch_component|s_PC[5]  ; iCLK         ; iCLK        ; -10.000      ; 2.794      ; 5.106      ;
; 12.121 ; iCLK      ; fetch_logic:fetch_component|s_PC[8]  ; iCLK         ; iCLK        ; -10.000      ; 2.794      ; 5.106      ;
; 12.121 ; iCLK      ; fetch_logic:fetch_component|s_PC[10] ; iCLK         ; iCLK        ; -10.000      ; 2.794      ; 5.106      ;
; 12.125 ; iCLK      ; fetch_logic:fetch_component|s_PC[4]  ; iCLK         ; iCLK        ; -10.000      ; 2.793      ; 5.109      ;
; 12.473 ; iCLK      ; fetch_logic:fetch_component|s_PC[18] ; iCLK         ; iCLK        ; -10.000      ; 2.795      ; 5.459      ;
; 12.473 ; iCLK      ; fetch_logic:fetch_component|s_PC[28] ; iCLK         ; iCLK        ; -10.000      ; 2.795      ; 5.459      ;
; 12.473 ; iCLK      ; fetch_logic:fetch_component|s_PC[16] ; iCLK         ; iCLK        ; -10.000      ; 2.795      ; 5.459      ;
; 12.473 ; iCLK      ; fetch_logic:fetch_component|s_PC[19] ; iCLK         ; iCLK        ; -10.000      ; 2.795      ; 5.459      ;
; 12.473 ; iCLK      ; fetch_logic:fetch_component|s_PC[29] ; iCLK         ; iCLK        ; -10.000      ; 2.795      ; 5.459      ;
; 12.473 ; iCLK      ; fetch_logic:fetch_component|s_PC[30] ; iCLK         ; iCLK        ; -10.000      ; 2.795      ; 5.459      ;
; 12.473 ; iCLK      ; fetch_logic:fetch_component|s_PC[23] ; iCLK         ; iCLK        ; -10.000      ; 2.795      ; 5.459      ;
; 12.473 ; iCLK      ; fetch_logic:fetch_component|s_PC[31] ; iCLK         ; iCLK        ; -10.000      ; 2.795      ; 5.459      ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 73.376 ns




+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; iCLK  ; 11.960 ; 0.000             ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; iCLK  ; 0.128 ; 0.000             ;
+-------+-------+-------------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------+-------+-----------------------+
; Clock ; Slack ; End Point TNS         ;
+-------+-------+-----------------------+
; iCLK  ; 8.257 ; 0.000                 ;
+-------+-------+-----------------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------+-------+----------------------+
; Clock ; Slack ; End Point TNS        ;
+-------+-------+----------------------+
; iCLK  ; 0.771 ; 0.000                ;
+-------+-------+----------------------+


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; iCLK  ; 9.372 ; 0.000                            ;
+-------+-------+----------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'iCLK'                                                                                                                                                                                                             ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                               ; To Node                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 11.960 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.798      ;
; 11.977 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.781      ;
; 12.068 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:6:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 7.869      ;
; 12.078 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 7.679      ;
; 12.099 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[31]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.659      ;
; 12.126 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[30]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.632      ;
; 12.169 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[28]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.589      ;
; 12.177 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[29]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.581      ;
; 12.210 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:31:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.236     ; 7.541      ;
; 12.255 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 7.502      ;
; 12.278 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.254     ; 7.455      ;
; 12.368 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[17]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 7.392      ;
; 12.373 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 7.384      ;
; 12.404 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 7.355      ;
; 12.404 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.542      ;
; 12.421 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 7.336      ;
; 12.421 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.525      ;
; 12.469 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[23]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.289      ;
; 12.513 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[19]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.245      ;
; 12.519 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[16]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.239      ;
; 12.522 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.423      ;
; 12.533 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 7.224      ;
; 12.543 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[31]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.403      ;
; 12.553 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:27:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.050     ; 7.384      ;
; 12.570 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[30]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.376      ;
; 12.574 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 7.185      ;
; 12.575 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[18]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.183      ;
; 12.579 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.179      ;
; 12.580 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 7.179      ;
; 12.591 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[21]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 7.168      ;
; 12.597 ; ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|dffg:reg_ALUSrc|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.053     ; 7.337      ;
; 12.613 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[28]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.333      ;
; 12.615 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:20:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 7.144      ;
; 12.621 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[29]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.325      ;
; 12.622 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:7:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.024     ; 7.341      ;
; 12.650 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:29:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.073     ; 7.264      ;
; 12.687 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:3:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 7.251      ;
; 12.688 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[7]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.070      ;
; 12.692 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[24]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 7.066      ;
; 12.699 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.246      ;
; 12.701 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:4:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.054     ; 7.232      ;
; 12.705 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:11:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.074     ; 7.208      ;
; 12.706 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:10:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 7.235      ;
; 12.713 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[31]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 7.046      ;
; 12.728 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[13]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 7.032      ;
; 12.731 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:26:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 7.210      ;
; 12.740 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[30]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 7.019      ;
; 12.783 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[28]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 6.976      ;
; 12.789 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:8:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.049     ; 7.149      ;
; 12.791 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[29]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 6.968      ;
; 12.798 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[26]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 6.959      ;
; 12.803 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[9]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 6.957      ;
; 12.812 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[17]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.039     ; 7.136      ;
; 12.817 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.128      ;
; 12.831 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:8:REGI|s_Q                       ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 7.080      ;
; 12.839 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:9:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.063     ; 7.085      ;
; 12.843 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[5]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 6.915      ;
; 12.843 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:7:REGI|s_Q                       ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 7.098      ;
; 12.848 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 7.099      ;
; 12.862 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 6.896      ;
; 12.863 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[8]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 6.895      ;
; 12.865 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 7.080      ;
; 12.869 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 6.889      ;
; 12.875 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:16:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.023     ; 7.089      ;
; 12.890 ; mem:IMem|ram~43                                                                         ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:31:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.019     ; 7.078      ;
; 12.900 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:14:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.223     ; 6.864      ;
; 12.911 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:16:REGI|s_Q                        ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.054     ; 7.022      ;
; 12.913 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[23]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 7.033      ;
; 12.915 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[12]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 6.845      ;
; 12.921 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[4]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 6.836      ;
; 12.950 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:10:REGI|s_Q                        ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.052     ; 6.985      ;
; 12.951 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[22]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 6.809      ;
; 12.956 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[31]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 6.801      ;
; 12.957 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[19]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 6.989      ;
; 12.963 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[16]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 6.983      ;
; 12.964 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[10]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 6.794      ;
; 12.977 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[11]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.042     ; 6.968      ;
; 12.980 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:3:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 6.951      ;
; 12.982 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[17]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.226     ; 6.779      ;
; 12.987 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[15]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 6.771      ;
; 13.003 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[29]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 6.754      ;
; 13.019 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[30]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.230     ; 6.738      ;
; 13.019 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[18]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 6.927      ;
; 13.023 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[14]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.041     ; 6.923      ;
; 13.024 ; mem:IMem|ram~43                                                                         ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.040     ; 6.923      ;
; 13.032 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 6.726      ;
; 13.035 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[20]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 6.723      ;
; 13.035 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:18:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.233     ; 6.719      ;
; 13.036 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg ; fetch_logic:fetch_component|s_PC[6]                                   ; iCLK         ; iCLK        ; 20.000       ; -0.229     ; 6.722      ;
; 13.049 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_we_reg  ; fetch_logic:fetch_component|s_PC[27]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.231     ; 6.707      ;
; 13.059 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:28:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.075     ; 6.853      ;
; 13.063 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:23:REGI|s_Q                      ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.046     ; 6.878      ;
; 13.082 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Imm_Reg|dffg:\G_n_reg:6:REGI|s_Q                         ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:17:REGI|s_Q ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 6.849      ;
; 13.083 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[23]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 6.676      ;
; 13.099 ; mem:IMem|ram~43                                                                         ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q    ; iCLK         ; iCLK        ; 20.000       ; -0.067     ; 6.821      ;
; 13.111 ; ID_EX_Reg:ID_EX_Reg_inst|EX_Reg:EX_Reg_inst|n_reg:reg_InstOp|dffg:\G_n_reg:3:REGI|s_Q   ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.044     ; 6.832      ;
; 13.121 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[25]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.227     ; 6.639      ;
; 13.123 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:3:REGI|s_Q                       ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.076     ; 6.788      ;
; 13.127 ; mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a4~porta_we_reg  ; fetch_logic:fetch_component|s_PC[19]                                  ; iCLK         ; iCLK        ; 20.000       ; -0.228     ; 6.632      ;
; 13.128 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:1:REGI|s_Q                       ; EX_MEM_Reg:EX_MEM_Reg_inst|dffg:ALUZero_Reg|s_Q                       ; iCLK         ; iCLK        ; 20.000       ; -0.056     ; 6.803      ;
+--------+-----------------------------------------------------------------------------------------+-----------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'iCLK'                                                                                                                                                                                                                      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                ; To Node                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.128 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.473      ;
; 0.129 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:18:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.237      ; 0.470      ;
; 0.131 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:22:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.239      ; 0.474      ;
; 0.141 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:7:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.467      ;
; 0.147 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:9:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.472      ;
; 0.156 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:23:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.242      ; 0.502      ;
; 0.157 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:31:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.483      ;
; 0.160 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:27:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.486      ;
; 0.165 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.489      ;
; 0.168 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:11:REGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.493      ;
; 0.170 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:3:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.494      ;
; 0.175 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:2:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.499      ;
; 0.178 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.502      ;
; 0.187 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.313      ;
; 0.188 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:1:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:0:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.188 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.314      ;
; 0.189 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:1:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a1~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.515      ;
; 0.189 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.189 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:3:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.314      ;
; 0.189 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.315      ;
; 0.190 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_RegWR|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.316      ;
; 0.190 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q           ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.315      ;
; 0.190 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:4:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:4:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.316      ;
; 0.191 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:13:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.191 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q      ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_MemtoReg|s_Q                           ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.316      ;
; 0.192 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.221      ; 0.517      ;
; 0.196 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:5:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:5:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.321      ;
; 0.196 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:4:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:4:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.322      ;
; 0.199 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:8:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.325      ;
; 0.200 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:12:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:6:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.325      ;
; 0.200 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.326      ;
; 0.200 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.325      ;
; 0.201 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:4:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:7:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.326      ;
; 0.201 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.327      ;
; 0.201 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:3:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:3:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.327      ;
; 0.202 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:19:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.326      ;
; 0.202 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:15:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.328      ;
; 0.203 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:15:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:15:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.329      ;
; 0.204 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:9:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.329      ;
; 0.206 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:13:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:13:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.332      ;
; 0.207 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read0_Reg|dffg:\G_n_reg:18:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:18:REGI|s_Q                         ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.333      ;
; 0.209 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:29:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:29:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.335      ;
; 0.215 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:17:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.339      ;
; 0.249 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:30:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.249      ; 0.602      ;
; 0.250 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:0:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.375      ;
; 0.252 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:8:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.214      ; 0.570      ;
; 0.257 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:9:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.382      ;
; 0.258 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:25:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:25:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.382      ;
; 0.259 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:31:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:31:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.383      ;
; 0.261 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:5:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:5:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.261 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:1:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:1:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:20:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:20:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.385      ;
; 0.261 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:10:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.386      ;
; 0.261 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q          ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:16:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.387      ;
; 0.262 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.588      ;
; 0.262 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:0:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:0:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.262 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:18:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:18:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.386      ;
; 0.262 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:2:REGI|s_Q           ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:2:REGI|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.387      ;
; 0.263 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:26:REGI|s_Q    ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:26:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.387      ;
; 0.264 ; ID_EX_Reg:ID_EX_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q         ; EX_MEM_Reg:EX_MEM_Reg_inst|MEM_Reg:MEM_Reg_inst|dffg:reg_MemWr|s_Q                            ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.390      ;
; 0.264 ; EX_MEM_Reg:EX_MEM_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q           ; MEM_WB_Reg:MEM_WB_Reg_inst|WB_Reg:WB_Reg_inst|dffg:reg_JAL|s_Q                                ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.390      ;
; 0.265 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:0:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:0:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.391      ;
; 0.268 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:30:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:30:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.392      ;
; 0.268 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:9:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 0.590      ;
; 0.268 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:26:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:26:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.392      ;
; 0.269 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:19:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:19:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.393      ;
; 0.269 ; IF_ID_Reg:IF_ID_Reg_Inst|n_reg:reg_PC|dffg:\G_n_reg:28:REGI|s_Q          ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:28:REGI|s_Q                               ; iCLK         ; iCLK        ; 0.000        ; 0.040      ; 0.393      ;
; 0.273 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:1:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:1:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.399      ;
; 0.273 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:9:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.043      ; 0.400      ;
; 0.273 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q         ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:0:REGI|s_Q                              ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.399      ;
; 0.274 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:2:REGI|s_Q        ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:2:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.400      ;
; 0.274 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q        ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:PC_Reg|dffg:\G_n_reg:11:REGI|s_Q                             ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.400      ;
; 0.275 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; MEM_WB_Reg:MEM_WB_Reg_inst|n_reg:ALUResult_Reg|dffg:\G_n_reg:4:REGI|s_Q                       ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.400      ;
; 0.275 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:21:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:21:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.400      ;
; 0.278 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:Read1_Reg|dffg:\G_n_reg:20:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:20:REGI|s_Q                      ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.403      ;
; 0.282 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:19:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.624      ;
; 0.282 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:8:REGI|s_Q  ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.218      ; 0.604      ;
; 0.284 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:16:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.626      ;
; 0.285 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:26:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0   ; iCLK         ; iCLK        ; 0.000        ; 0.241      ; 0.630      ;
; 0.290 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:10:REGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.217      ; 0.611      ;
; 0.294 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.618      ;
; 0.302 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:17:REGI|s_Q ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.238      ; 0.644      ;
; 0.304 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.628      ;
; 0.310 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:6:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.219      ; 0.633      ;
; 0.313 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:4:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a6~porta_address_reg0  ; iCLK         ; iCLK        ; 0.000        ; 0.222      ; 0.639      ;
; 0.313 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:3:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.439      ;
; 0.316 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRd_Reg|dffg:\G_n_reg:0:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:0:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.041      ; 0.441      ;
; 0.318 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:1:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:1:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.444      ;
; 0.319 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:11:REGI|s_Q    ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.643      ;
; 0.319 ; ID_EX_Reg:ID_EX_Reg_inst|n_reg:AddrRt_Reg|dffg:\G_n_reg:3:REGI|s_Q       ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:WrAddr_Reg|dffg:\G_n_reg:3:REGI|s_Q                          ; iCLK         ; iCLK        ; 0.000        ; 0.042      ; 0.445      ;
; 0.325 ; EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:ALUOut_Reg|dffg:\G_n_reg:9:REGI|s_Q     ; mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_address_reg0 ; iCLK         ; iCLK        ; 0.000        ; 0.220      ; 0.649      ;
+-------+--------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'iCLK'                                                                                           ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 8.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[18] ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.320      ;
; 8.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[28] ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.320      ;
; 8.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[16] ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.320      ;
; 8.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[19] ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.320      ;
; 8.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[29] ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.320      ;
; 8.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[30] ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.320      ;
; 8.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[23] ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.320      ;
; 8.257  ; iCLK      ; fetch_logic:fetch_component|s_PC[31] ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.320      ;
; 8.436  ; iCLK      ; fetch_logic:fetch_component|s_PC[4]  ; iCLK         ; iCLK        ; 10.000       ; 1.589      ; 3.140      ;
; 8.439  ; iCLK      ; fetch_logic:fetch_component|s_PC[6]  ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.138      ;
; 8.439  ; iCLK      ; fetch_logic:fetch_component|s_PC[7]  ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.138      ;
; 8.439  ; iCLK      ; fetch_logic:fetch_component|s_PC[14] ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.138      ;
; 8.439  ; iCLK      ; fetch_logic:fetch_component|s_PC[21] ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.138      ;
; 8.439  ; iCLK      ; fetch_logic:fetch_component|s_PC[26] ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.138      ;
; 8.439  ; iCLK      ; fetch_logic:fetch_component|s_PC[5]  ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.138      ;
; 8.439  ; iCLK      ; fetch_logic:fetch_component|s_PC[8]  ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.138      ;
; 8.439  ; iCLK      ; fetch_logic:fetch_component|s_PC[10] ; iCLK         ; iCLK        ; 10.000       ; 1.590      ; 3.138      ;
; 8.513  ; iCLK      ; fetch_logic:fetch_component|s_PC[25] ; iCLK         ; iCLK        ; 10.000       ; 1.591      ; 3.065      ;
; 8.543  ; iCLK      ; fetch_logic:fetch_component|s_PC[13] ; iCLK         ; iCLK        ; 10.000       ; 1.592      ; 3.036      ;
; 8.543  ; iCLK      ; fetch_logic:fetch_component|s_PC[17] ; iCLK         ; iCLK        ; 10.000       ; 1.592      ; 3.036      ;
; 8.543  ; iCLK      ; fetch_logic:fetch_component|s_PC[12] ; iCLK         ; iCLK        ; 10.000       ; 1.592      ; 3.036      ;
; 8.543  ; iCLK      ; fetch_logic:fetch_component|s_PC[2]  ; iCLK         ; iCLK        ; 10.000       ; 1.592      ; 3.036      ;
; 8.543  ; iCLK      ; fetch_logic:fetch_component|s_PC[9]  ; iCLK         ; iCLK        ; 10.000       ; 1.592      ; 3.036      ;
; 8.588  ; iCLK      ; fetch_logic:fetch_component|s_PC[20] ; iCLK         ; iCLK        ; 10.000       ; 1.589      ; 2.988      ;
; 8.588  ; iCLK      ; fetch_logic:fetch_component|s_PC[24] ; iCLK         ; iCLK        ; 10.000       ; 1.589      ; 2.988      ;
; 8.588  ; iCLK      ; fetch_logic:fetch_component|s_PC[27] ; iCLK         ; iCLK        ; 10.000       ; 1.589      ; 2.988      ;
; 8.588  ; iCLK      ; fetch_logic:fetch_component|s_PC[15] ; iCLK         ; iCLK        ; 10.000       ; 1.589      ; 2.988      ;
; 8.588  ; iCLK      ; fetch_logic:fetch_component|s_PC[3]  ; iCLK         ; iCLK        ; 10.000       ; 1.589      ; 2.988      ;
; 8.588  ; iCLK      ; fetch_logic:fetch_component|s_PC[11] ; iCLK         ; iCLK        ; 10.000       ; 1.589      ; 2.988      ;
; 8.787  ; iCLK      ; fetch_logic:fetch_component|s_PC[1]  ; iCLK         ; iCLK        ; 10.000       ; 1.591      ; 2.791      ;
; 8.787  ; iCLK      ; fetch_logic:fetch_component|s_PC[22] ; iCLK         ; iCLK        ; 10.000       ; 1.591      ; 2.791      ;
; 8.787  ; iCLK      ; fetch_logic:fetch_component|s_PC[0]  ; iCLK         ; iCLK        ; 10.000       ; 1.591      ; 2.791      ;
; 18.335 ; iCLK      ; fetch_logic:fetch_component|s_PC[18] ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.242      ;
; 18.335 ; iCLK      ; fetch_logic:fetch_component|s_PC[28] ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.242      ;
; 18.335 ; iCLK      ; fetch_logic:fetch_component|s_PC[16] ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.242      ;
; 18.335 ; iCLK      ; fetch_logic:fetch_component|s_PC[19] ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.242      ;
; 18.335 ; iCLK      ; fetch_logic:fetch_component|s_PC[29] ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.242      ;
; 18.335 ; iCLK      ; fetch_logic:fetch_component|s_PC[30] ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.242      ;
; 18.335 ; iCLK      ; fetch_logic:fetch_component|s_PC[23] ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.242      ;
; 18.335 ; iCLK      ; fetch_logic:fetch_component|s_PC[31] ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.242      ;
; 18.557 ; iCLK      ; fetch_logic:fetch_component|s_PC[4]  ; iCLK         ; iCLK        ; 20.000       ; 1.589      ; 3.019      ;
; 18.560 ; iCLK      ; fetch_logic:fetch_component|s_PC[6]  ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.017      ;
; 18.560 ; iCLK      ; fetch_logic:fetch_component|s_PC[7]  ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.017      ;
; 18.560 ; iCLK      ; fetch_logic:fetch_component|s_PC[14] ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.017      ;
; 18.560 ; iCLK      ; fetch_logic:fetch_component|s_PC[21] ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.017      ;
; 18.560 ; iCLK      ; fetch_logic:fetch_component|s_PC[26] ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.017      ;
; 18.560 ; iCLK      ; fetch_logic:fetch_component|s_PC[5]  ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.017      ;
; 18.560 ; iCLK      ; fetch_logic:fetch_component|s_PC[8]  ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.017      ;
; 18.560 ; iCLK      ; fetch_logic:fetch_component|s_PC[10] ; iCLK         ; iCLK        ; 20.000       ; 1.590      ; 3.017      ;
; 18.622 ; iCLK      ; fetch_logic:fetch_component|s_PC[25] ; iCLK         ; iCLK        ; 20.000       ; 1.591      ; 2.956      ;
; 18.672 ; iCLK      ; fetch_logic:fetch_component|s_PC[13] ; iCLK         ; iCLK        ; 20.000       ; 1.592      ; 2.907      ;
; 18.672 ; iCLK      ; fetch_logic:fetch_component|s_PC[17] ; iCLK         ; iCLK        ; 20.000       ; 1.592      ; 2.907      ;
; 18.672 ; iCLK      ; fetch_logic:fetch_component|s_PC[12] ; iCLK         ; iCLK        ; 20.000       ; 1.592      ; 2.907      ;
; 18.672 ; iCLK      ; fetch_logic:fetch_component|s_PC[2]  ; iCLK         ; iCLK        ; 20.000       ; 1.592      ; 2.907      ;
; 18.672 ; iCLK      ; fetch_logic:fetch_component|s_PC[9]  ; iCLK         ; iCLK        ; 20.000       ; 1.592      ; 2.907      ;
; 18.732 ; iCLK      ; fetch_logic:fetch_component|s_PC[20] ; iCLK         ; iCLK        ; 20.000       ; 1.589      ; 2.844      ;
; 18.732 ; iCLK      ; fetch_logic:fetch_component|s_PC[24] ; iCLK         ; iCLK        ; 20.000       ; 1.589      ; 2.844      ;
; 18.732 ; iCLK      ; fetch_logic:fetch_component|s_PC[27] ; iCLK         ; iCLK        ; 20.000       ; 1.589      ; 2.844      ;
; 18.732 ; iCLK      ; fetch_logic:fetch_component|s_PC[15] ; iCLK         ; iCLK        ; 20.000       ; 1.589      ; 2.844      ;
; 18.732 ; iCLK      ; fetch_logic:fetch_component|s_PC[3]  ; iCLK         ; iCLK        ; 20.000       ; 1.589      ; 2.844      ;
; 18.732 ; iCLK      ; fetch_logic:fetch_component|s_PC[11] ; iCLK         ; iCLK        ; 20.000       ; 1.589      ; 2.844      ;
; 18.954 ; iCLK      ; fetch_logic:fetch_component|s_PC[1]  ; iCLK         ; iCLK        ; 20.000       ; 1.591      ; 2.624      ;
; 18.954 ; iCLK      ; fetch_logic:fetch_component|s_PC[22] ; iCLK         ; iCLK        ; 20.000       ; 1.591      ; 2.624      ;
; 18.954 ; iCLK      ; fetch_logic:fetch_component|s_PC[0]  ; iCLK         ; iCLK        ; 20.000       ; 1.591      ; 2.624      ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'iCLK'                                                                                            ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node ; To Node                              ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.771  ; iCLK      ; fetch_logic:fetch_component|s_PC[1]  ; iCLK         ; iCLK        ; 0.000        ; 1.653      ; 2.508      ;
; 0.771  ; iCLK      ; fetch_logic:fetch_component|s_PC[22] ; iCLK         ; iCLK        ; 0.000        ; 1.653      ; 2.508      ;
; 0.771  ; iCLK      ; fetch_logic:fetch_component|s_PC[0]  ; iCLK         ; iCLK        ; 0.000        ; 1.653      ; 2.508      ;
; 0.986  ; iCLK      ; fetch_logic:fetch_component|s_PC[20] ; iCLK         ; iCLK        ; 0.000        ; 1.650      ; 2.720      ;
; 0.986  ; iCLK      ; fetch_logic:fetch_component|s_PC[24] ; iCLK         ; iCLK        ; 0.000        ; 1.650      ; 2.720      ;
; 0.986  ; iCLK      ; fetch_logic:fetch_component|s_PC[27] ; iCLK         ; iCLK        ; 0.000        ; 1.650      ; 2.720      ;
; 0.986  ; iCLK      ; fetch_logic:fetch_component|s_PC[15] ; iCLK         ; iCLK        ; 0.000        ; 1.650      ; 2.720      ;
; 0.986  ; iCLK      ; fetch_logic:fetch_component|s_PC[3]  ; iCLK         ; iCLK        ; 0.000        ; 1.650      ; 2.720      ;
; 0.986  ; iCLK      ; fetch_logic:fetch_component|s_PC[11] ; iCLK         ; iCLK        ; 0.000        ; 1.650      ; 2.720      ;
; 1.044  ; iCLK      ; fetch_logic:fetch_component|s_PC[13] ; iCLK         ; iCLK        ; 0.000        ; 1.653      ; 2.781      ;
; 1.044  ; iCLK      ; fetch_logic:fetch_component|s_PC[17] ; iCLK         ; iCLK        ; 0.000        ; 1.653      ; 2.781      ;
; 1.044  ; iCLK      ; fetch_logic:fetch_component|s_PC[12] ; iCLK         ; iCLK        ; 0.000        ; 1.653      ; 2.781      ;
; 1.044  ; iCLK      ; fetch_logic:fetch_component|s_PC[2]  ; iCLK         ; iCLK        ; 0.000        ; 1.653      ; 2.781      ;
; 1.044  ; iCLK      ; fetch_logic:fetch_component|s_PC[9]  ; iCLK         ; iCLK        ; 0.000        ; 1.653      ; 2.781      ;
; 1.091  ; iCLK      ; fetch_logic:fetch_component|s_PC[25] ; iCLK         ; iCLK        ; 0.000        ; 1.653      ; 2.828      ;
; 1.151  ; iCLK      ; fetch_logic:fetch_component|s_PC[6]  ; iCLK         ; iCLK        ; 0.000        ; 1.651      ; 2.886      ;
; 1.151  ; iCLK      ; fetch_logic:fetch_component|s_PC[7]  ; iCLK         ; iCLK        ; 0.000        ; 1.651      ; 2.886      ;
; 1.151  ; iCLK      ; fetch_logic:fetch_component|s_PC[14] ; iCLK         ; iCLK        ; 0.000        ; 1.651      ; 2.886      ;
; 1.151  ; iCLK      ; fetch_logic:fetch_component|s_PC[21] ; iCLK         ; iCLK        ; 0.000        ; 1.651      ; 2.886      ;
; 1.151  ; iCLK      ; fetch_logic:fetch_component|s_PC[26] ; iCLK         ; iCLK        ; 0.000        ; 1.651      ; 2.886      ;
; 1.151  ; iCLK      ; fetch_logic:fetch_component|s_PC[5]  ; iCLK         ; iCLK        ; 0.000        ; 1.651      ; 2.886      ;
; 1.151  ; iCLK      ; fetch_logic:fetch_component|s_PC[8]  ; iCLK         ; iCLK        ; 0.000        ; 1.651      ; 2.886      ;
; 1.151  ; iCLK      ; fetch_logic:fetch_component|s_PC[10] ; iCLK         ; iCLK        ; 0.000        ; 1.651      ; 2.886      ;
; 1.154  ; iCLK      ; fetch_logic:fetch_component|s_PC[4]  ; iCLK         ; iCLK        ; 0.000        ; 1.650      ; 2.888      ;
; 1.366  ; iCLK      ; fetch_logic:fetch_component|s_PC[18] ; iCLK         ; iCLK        ; 0.000        ; 1.652      ; 3.102      ;
; 1.366  ; iCLK      ; fetch_logic:fetch_component|s_PC[28] ; iCLK         ; iCLK        ; 0.000        ; 1.652      ; 3.102      ;
; 1.366  ; iCLK      ; fetch_logic:fetch_component|s_PC[16] ; iCLK         ; iCLK        ; 0.000        ; 1.652      ; 3.102      ;
; 1.366  ; iCLK      ; fetch_logic:fetch_component|s_PC[19] ; iCLK         ; iCLK        ; 0.000        ; 1.652      ; 3.102      ;
; 1.366  ; iCLK      ; fetch_logic:fetch_component|s_PC[29] ; iCLK         ; iCLK        ; 0.000        ; 1.652      ; 3.102      ;
; 1.366  ; iCLK      ; fetch_logic:fetch_component|s_PC[30] ; iCLK         ; iCLK        ; 0.000        ; 1.652      ; 3.102      ;
; 1.366  ; iCLK      ; fetch_logic:fetch_component|s_PC[23] ; iCLK         ; iCLK        ; 0.000        ; 1.652      ; 3.102      ;
; 1.366  ; iCLK      ; fetch_logic:fetch_component|s_PC[31] ; iCLK         ; iCLK        ; 0.000        ; 1.652      ; 3.102      ;
; 10.932 ; iCLK      ; fetch_logic:fetch_component|s_PC[1]  ; iCLK         ; iCLK        ; -10.000      ; 1.653      ; 2.689      ;
; 10.932 ; iCLK      ; fetch_logic:fetch_component|s_PC[22] ; iCLK         ; iCLK        ; -10.000      ; 1.653      ; 2.689      ;
; 10.932 ; iCLK      ; fetch_logic:fetch_component|s_PC[0]  ; iCLK         ; iCLK        ; -10.000      ; 1.653      ; 2.689      ;
; 11.124 ; iCLK      ; fetch_logic:fetch_component|s_PC[20] ; iCLK         ; iCLK        ; -10.000      ; 1.650      ; 2.878      ;
; 11.124 ; iCLK      ; fetch_logic:fetch_component|s_PC[24] ; iCLK         ; iCLK        ; -10.000      ; 1.650      ; 2.878      ;
; 11.124 ; iCLK      ; fetch_logic:fetch_component|s_PC[27] ; iCLK         ; iCLK        ; -10.000      ; 1.650      ; 2.878      ;
; 11.124 ; iCLK      ; fetch_logic:fetch_component|s_PC[15] ; iCLK         ; iCLK        ; -10.000      ; 1.650      ; 2.878      ;
; 11.124 ; iCLK      ; fetch_logic:fetch_component|s_PC[3]  ; iCLK         ; iCLK        ; -10.000      ; 1.650      ; 2.878      ;
; 11.124 ; iCLK      ; fetch_logic:fetch_component|s_PC[11] ; iCLK         ; iCLK        ; -10.000      ; 1.650      ; 2.878      ;
; 11.167 ; iCLK      ; fetch_logic:fetch_component|s_PC[13] ; iCLK         ; iCLK        ; -10.000      ; 1.653      ; 2.924      ;
; 11.167 ; iCLK      ; fetch_logic:fetch_component|s_PC[17] ; iCLK         ; iCLK        ; -10.000      ; 1.653      ; 2.924      ;
; 11.167 ; iCLK      ; fetch_logic:fetch_component|s_PC[12] ; iCLK         ; iCLK        ; -10.000      ; 1.653      ; 2.924      ;
; 11.167 ; iCLK      ; fetch_logic:fetch_component|s_PC[2]  ; iCLK         ; iCLK        ; -10.000      ; 1.653      ; 2.924      ;
; 11.167 ; iCLK      ; fetch_logic:fetch_component|s_PC[9]  ; iCLK         ; iCLK        ; -10.000      ; 1.653      ; 2.924      ;
; 11.195 ; iCLK      ; fetch_logic:fetch_component|s_PC[25] ; iCLK         ; iCLK        ; -10.000      ; 1.653      ; 2.952      ;
; 11.268 ; iCLK      ; fetch_logic:fetch_component|s_PC[6]  ; iCLK         ; iCLK        ; -10.000      ; 1.651      ; 3.023      ;
; 11.268 ; iCLK      ; fetch_logic:fetch_component|s_PC[7]  ; iCLK         ; iCLK        ; -10.000      ; 1.651      ; 3.023      ;
; 11.268 ; iCLK      ; fetch_logic:fetch_component|s_PC[14] ; iCLK         ; iCLK        ; -10.000      ; 1.651      ; 3.023      ;
; 11.268 ; iCLK      ; fetch_logic:fetch_component|s_PC[21] ; iCLK         ; iCLK        ; -10.000      ; 1.651      ; 3.023      ;
; 11.268 ; iCLK      ; fetch_logic:fetch_component|s_PC[26] ; iCLK         ; iCLK        ; -10.000      ; 1.651      ; 3.023      ;
; 11.268 ; iCLK      ; fetch_logic:fetch_component|s_PC[5]  ; iCLK         ; iCLK        ; -10.000      ; 1.651      ; 3.023      ;
; 11.268 ; iCLK      ; fetch_logic:fetch_component|s_PC[8]  ; iCLK         ; iCLK        ; -10.000      ; 1.651      ; 3.023      ;
; 11.268 ; iCLK      ; fetch_logic:fetch_component|s_PC[10] ; iCLK         ; iCLK        ; -10.000      ; 1.651      ; 3.023      ;
; 11.270 ; iCLK      ; fetch_logic:fetch_component|s_PC[4]  ; iCLK         ; iCLK        ; -10.000      ; 1.650      ; 3.024      ;
; 11.441 ; iCLK      ; fetch_logic:fetch_component|s_PC[18] ; iCLK         ; iCLK        ; -10.000      ; 1.652      ; 3.197      ;
; 11.441 ; iCLK      ; fetch_logic:fetch_component|s_PC[28] ; iCLK         ; iCLK        ; -10.000      ; 1.652      ; 3.197      ;
; 11.441 ; iCLK      ; fetch_logic:fetch_component|s_PC[16] ; iCLK         ; iCLK        ; -10.000      ; 1.652      ; 3.197      ;
; 11.441 ; iCLK      ; fetch_logic:fetch_component|s_PC[19] ; iCLK         ; iCLK        ; -10.000      ; 1.652      ; 3.197      ;
; 11.441 ; iCLK      ; fetch_logic:fetch_component|s_PC[29] ; iCLK         ; iCLK        ; -10.000      ; 1.652      ; 3.197      ;
; 11.441 ; iCLK      ; fetch_logic:fetch_component|s_PC[30] ; iCLK         ; iCLK        ; -10.000      ; 1.652      ; 3.197      ;
; 11.441 ; iCLK      ; fetch_logic:fetch_component|s_PC[23] ; iCLK         ; iCLK        ; -10.000      ; 1.652      ; 3.197      ;
; 11.441 ; iCLK      ; fetch_logic:fetch_component|s_PC[31] ; iCLK         ; iCLK        ; -10.000      ; 1.652      ; 3.197      ;
+--------+-----------+--------------------------------------+--------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
The design MTBF is not calculated because there are no specified synchronizers in the design.
Number of Synchronizer Chains Found: 2
Shortest Synchronizer Chain: 4 Registers
Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
Worst Case Available Settling Time: 76.288 ns




+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 4.035 ; 0.128 ; 6.857    ; 0.771   ; 9.372               ;
;  iCLK            ; 4.035 ; 0.128 ; 6.857    ; 0.771   ; 9.372               ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  iCLK            ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; oALUOut[0]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[1]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[2]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[3]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[4]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[5]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[6]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[7]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[8]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[9]    ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[10]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[11]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[12]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[13]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[14]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[15]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[16]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[17]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[18]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[19]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[20]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[21]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[22]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[23]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[24]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[25]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[26]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[27]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[28]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[29]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[30]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; oALUOut[31]   ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; iInstAddr[0]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[1]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[12]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[13]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[14]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[15]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[16]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[17]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[18]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[19]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[20]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[21]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[22]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[23]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[24]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[25]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[26]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[27]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[28]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[29]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[30]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[31]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iCLK                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iRST                    ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstLd                 ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[0]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[2]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[3]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[4]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[5]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[6]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[7]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[8]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[9]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[10]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstAddr[11]           ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[1]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[2]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[3]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[26]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[27]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[28]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[29]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[30]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[31]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[5]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[4]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[17]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[16]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[20]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[19]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[18]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[22]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[21]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[25]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[24]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[23]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[15]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[14]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[13]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[12]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[11]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[10]            ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[9]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[8]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[7]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; iInstExt[6]             ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.38 V              ; -0.0144 V           ; 0.227 V                              ; 0.024 V                              ; 3.14e-10 s                  ; 3.39e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.38 V             ; -0.0144 V          ; 0.227 V                             ; 0.024 V                             ; 3.14e-10 s                 ; 3.39e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.33 V              ; -0.00496 V          ; 0.223 V                              ; 0.086 V                              ; 2.9e-09 s                   ; 2.73e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.33 V             ; -0.00496 V         ; 0.223 V                             ; 0.086 V                             ; 2.9e-09 s                  ; 2.73e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-09 V                   ; 2.37 V              ; -0.00994 V          ; 0.186 V                              ; 0.028 V                              ; 4.98e-10 s                  ; 4.96e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.07e-09 V                  ; 2.37 V             ; -0.00994 V         ; 0.186 V                             ; 0.028 V                             ; 4.98e-10 s                 ; 4.96e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.49e-09 V                   ; 2.38 V              ; -0.00552 V          ; 0.096 V                              ; 0.019 V                              ; 4.18e-10 s                  ; 3.59e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 4.49e-09 V                  ; 2.38 V             ; -0.00552 V         ; 0.096 V                             ; 0.019 V                             ; 4.18e-10 s                 ; 3.59e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.36 V              ; -0.00552 V          ; 0.11 V                               ; 0.007 V                              ; 4.54e-10 s                  ; 4.35e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.36 V             ; -0.00552 V         ; 0.11 V                              ; 0.007 V                             ; 4.54e-10 s                 ; 4.35e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.33 V              ; -0.00269 V          ; 0.13 V                               ; 0.055 V                              ; 3.54e-09 s                  ; 3.29e-09 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.33 V             ; -0.00269 V         ; 0.13 V                              ; 0.055 V                             ; 3.54e-09 s                 ; 3.29e-09 s                 ; Yes                       ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.67e-07 V                   ; 2.35 V              ; -0.00942 V          ; 0.116 V                              ; 0.033 V                              ; 6.66e-10 s                  ; 6.27e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.67e-07 V                  ; 2.35 V             ; -0.00942 V         ; 0.116 V                             ; 0.033 V                             ; 6.66e-10 s                 ; 6.27e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.92e-07 V                   ; 2.35 V              ; -0.00996 V          ; 0.121 V                              ; 0.03 V                               ; 4.64e-10 s                  ; 4.47e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 6.92e-07 V                  ; 2.35 V             ; -0.00996 V         ; 0.121 V                             ; 0.03 V                              ; 4.64e-10 s                 ; 4.47e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; oALUOut[0]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[1]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[2]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[3]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[4]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[5]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[6]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[7]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[8]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.73 V              ; -0.0384 V           ; 0.169 V                              ; 0.089 V                              ; 2.7e-10 s                   ; 2.62e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.73 V             ; -0.0384 V          ; 0.169 V                             ; 0.089 V                             ; 2.7e-10 s                  ; 2.62e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[9]    ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[10]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[11]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.64 V              ; -0.0117 V           ; 0.202 V                              ; 0.176 V                              ; 2.38e-09 s                  ; 2.22e-09 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.64 V             ; -0.0117 V          ; 0.202 V                             ; 0.176 V                             ; 2.38e-09 s                 ; 2.22e-09 s                 ; No                        ; Yes                       ;
; oALUOut[12]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[13]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[14]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[15]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[16]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[17]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[18]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[19]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[20]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[21]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[22]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[23]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[24]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[25]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[26]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[27]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[28]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.74e-08 V                   ; 2.71 V              ; -0.0317 V           ; 0.148 V                              ; 0.064 V                              ; 4.51e-10 s                  ; 4.15e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.74e-08 V                  ; 2.71 V             ; -0.0317 V          ; 0.148 V                             ; 0.064 V                             ; 4.51e-10 s                 ; 4.15e-10 s                 ; No                        ; Yes                       ;
; oALUOut[29]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[30]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; oALUOut[31]   ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.05e-08 V                   ; 2.72 V              ; -0.0349 V           ; 0.173 V                              ; 0.1 V                                ; 2.72e-10 s                  ; 2.69e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.05e-08 V                  ; 2.72 V             ; -0.0349 V          ; 0.173 V                             ; 0.1 V                               ; 2.72e-10 s                 ; 2.69e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 149299   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 149299   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Recovery Transfers                                                ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 32       ; 32       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Removal Transfers                                                 ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; iCLK       ; iCLK     ; 32       ; 32       ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 44    ; 44   ;
; Unconstrained Input Port Paths  ; 1467  ; 1467 ;
; Unconstrained Output Ports      ; 32    ; 32   ;
; Unconstrained Output Port Paths ; 2415  ; 2415 ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; iCLK   ; iCLK  ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                            ;
+---------------+--------------------------------------------------------------------------------------+
; Input Port    ; Comment                                                                              ;
+---------------+--------------------------------------------------------------------------------------+
; iInstAddr[2]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[3]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[4]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[5]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[6]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[7]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[8]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[9]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[10] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstAddr[11] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[0]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[1]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[2]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[3]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[4]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[5]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[6]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[7]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[8]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[9]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[10]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[11]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[12]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[13]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[14]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[15]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[16]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[17]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[18]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[19]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[20]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[21]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[22]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[23]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[24]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[25]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[26]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[27]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[28]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[29]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[30]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstExt[31]  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iInstLd       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; iRST          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------+--------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; oALUOut[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[13] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[14] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[15] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[16] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[17] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[18] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[19] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[20] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[21] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[22] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[23] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[24] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[25] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[26] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[27] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[28] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[29] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[30] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; oALUOut[31] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Copyright (C) 2024  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Mon Nov 18 02:39:58 2024
Info: Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 16 of the 16 processors detected
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'toolflow.sdc'
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 4.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     4.035               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.334
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.334               0.000 iCLK 
Info (332146): Worst-case recovery slack is 6.857
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.857               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.463
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.463               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.629
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.629               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 72.843 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.035
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 4.035 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[26]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.441      3.441  R        clock network delay
    Info (332115):      3.704      0.263     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg
    Info (332115):      6.553      2.849 FR  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a11|portadataout[5]
    Info (332115):      7.322      0.769 RR    IC  IMem|ram~61|datad
    Info (332115):      7.477      0.155 RR  CELL  IMem|ram~61|combout
    Info (332115):      9.812      2.335 RR    IC  regFile|Mux1|Mux28~4|dataa
    Info (332115):     10.209      0.397 RR  CELL  regFile|Mux1|Mux28~4|combout
    Info (332115):     11.326      1.117 RR    IC  regFile|Mux1|Mux28~5|datad
    Info (332115):     11.481      0.155 RR  CELL  regFile|Mux1|Mux28~5|combout
    Info (332115):     12.441      0.960 RR    IC  regFile|Mux1|Mux28~8|datad
    Info (332115):     12.596      0.155 RR  CELL  regFile|Mux1|Mux28~8|combout
    Info (332115):     12.830      0.234 RR    IC  regFile|Mux1|Mux28~19|datab
    Info (332115):     13.264      0.434 RF  CELL  regFile|Mux1|Mux28~19|combout
    Info (332115):     14.908      1.644 FF    IC  fetch_component|Add1~2|dataa
    Info (332115):     15.406      0.498 FR  CELL  fetch_component|Add1~2|cout
    Info (332115):     15.406      0.000 RR    IC  fetch_component|Add1~4|cin
    Info (332115):     15.472      0.066 RF  CELL  fetch_component|Add1~4|cout
    Info (332115):     15.472      0.000 FF    IC  fetch_component|Add1~6|cin
    Info (332115):     15.538      0.066 FR  CELL  fetch_component|Add1~6|cout
    Info (332115):     15.538      0.000 RR    IC  fetch_component|Add1~8|cin
    Info (332115):     15.604      0.066 RF  CELL  fetch_component|Add1~8|cout
    Info (332115):     15.604      0.000 FF    IC  fetch_component|Add1~10|cin
    Info (332115):     15.670      0.066 FR  CELL  fetch_component|Add1~10|cout
    Info (332115):     15.670      0.000 RR    IC  fetch_component|Add1~12|cin
    Info (332115):     15.736      0.066 RF  CELL  fetch_component|Add1~12|cout
    Info (332115):     15.736      0.000 FF    IC  fetch_component|Add1~14|cin
    Info (332115):     15.802      0.066 FR  CELL  fetch_component|Add1~14|cout
    Info (332115):     15.802      0.000 RR    IC  fetch_component|Add1~16|cin
    Info (332115):     15.868      0.066 RF  CELL  fetch_component|Add1~16|cout
    Info (332115):     15.868      0.000 FF    IC  fetch_component|Add1~18|cin
    Info (332115):     15.934      0.066 FR  CELL  fetch_component|Add1~18|cout
    Info (332115):     15.934      0.000 RR    IC  fetch_component|Add1~20|cin
    Info (332115):     16.000      0.066 RF  CELL  fetch_component|Add1~20|cout
    Info (332115):     16.000      0.000 FF    IC  fetch_component|Add1~22|cin
    Info (332115):     16.066      0.066 FR  CELL  fetch_component|Add1~22|cout
    Info (332115):     16.066      0.000 RR    IC  fetch_component|Add1~24|cin
    Info (332115):     16.132      0.066 RF  CELL  fetch_component|Add1~24|cout
    Info (332115):     16.132      0.000 FF    IC  fetch_component|Add1~26|cin
    Info (332115):     16.198      0.066 FR  CELL  fetch_component|Add1~26|cout
    Info (332115):     16.198      0.000 RR    IC  fetch_component|Add1~28|cin
    Info (332115):     16.264      0.066 RF  CELL  fetch_component|Add1~28|cout
    Info (332115):     16.264      0.000 FF    IC  fetch_component|Add1~30|cin
    Info (332115):     16.330      0.066 FR  CELL  fetch_component|Add1~30|cout
    Info (332115):     16.330      0.000 RR    IC  fetch_component|Add1~32|cin
    Info (332115):     16.396      0.066 RF  CELL  fetch_component|Add1~32|cout
    Info (332115):     16.396      0.000 FF    IC  fetch_component|Add1~34|cin
    Info (332115):     16.462      0.066 FR  CELL  fetch_component|Add1~34|cout
    Info (332115):     16.462      0.000 RR    IC  fetch_component|Add1~36|cin
    Info (332115):     16.528      0.066 RF  CELL  fetch_component|Add1~36|cout
    Info (332115):     16.528      0.000 FF    IC  fetch_component|Add1~38|cin
    Info (332115):     16.594      0.066 FR  CELL  fetch_component|Add1~38|cout
    Info (332115):     16.594      0.000 RR    IC  fetch_component|Add1~40|cin
    Info (332115):     16.660      0.066 RF  CELL  fetch_component|Add1~40|cout
    Info (332115):     16.660      0.000 FF    IC  fetch_component|Add1~42|cin
    Info (332115):     16.726      0.066 FR  CELL  fetch_component|Add1~42|cout
    Info (332115):     16.726      0.000 RR    IC  fetch_component|Add1~44|cin
    Info (332115):     16.792      0.066 RF  CELL  fetch_component|Add1~44|cout
    Info (332115):     16.792      0.000 FF    IC  fetch_component|Add1~46|cin
    Info (332115):     16.858      0.066 FR  CELL  fetch_component|Add1~46|cout
    Info (332115):     16.858      0.000 RR    IC  fetch_component|Add1~48|cin
    Info (332115):     17.394      0.536 RR  CELL  fetch_component|Add1~48|combout
    Info (332115):     18.358      0.964 RR    IC  fetch_component|s_next_PC[26]~24|datad
    Info (332115):     18.513      0.155 RR  CELL  fetch_component|s_next_PC[26]~24|combout
    Info (332115):     18.717      0.204 RR    IC  fetch_component|s_next_PC[26]~25|datad
    Info (332115):     18.856      0.139 RF  CELL  fetch_component|s_next_PC[26]~25|combout
    Info (332115):     18.856      0.000 FF    IC  fetch_component|s_PC[26]|d
    Info (332115):     18.960      0.104 FF  CELL  fetch_logic:fetch_component|s_PC[26]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.965      2.965  R        clock network delay
    Info (332115):     22.997      0.032           clock pessimism removed
    Info (332115):     22.977     -0.020           clock uncertainty
    Info (332115):     22.995      0.018     uTsu  fetch_logic:fetch_component|s_PC[26]
    Info (332115): 
    Info (332115): Data Arrival Time  :    18.960
    Info (332115): Data Required Time :    22.995
    Info (332115): Slack              :     4.035 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.334
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.334 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.941      2.941  R        clock network delay
    Info (332115):      3.173      0.232     uTco  EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q
    Info (332115):      3.173      0.000 RR  CELL  EX_MEM_Reg_inst|MemWrData_Reg|\G_n_reg:24:REGI|s_Q|q
    Info (332115):      3.882      0.709 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[1]
    Info (332115):      3.954      0.072 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.430      3.430  R        clock network delay
    Info (332115):      3.398     -0.032           clock pessimism removed
    Info (332115):      3.398      0.000           clock uncertainty
    Info (332115):      3.620      0.222      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.954
    Info (332115): Data Required Time :     3.620
    Info (332115): Slack              :     0.334 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 6.857
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 6.857 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[18]
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     10.000      0.000  F        clock network delay
    Info (332115):     10.000      0.000  F        iCLK
    Info (332115):     10.000      0.000 FF    IC  iCLK~input|i
    Info (332115):     10.836      0.836 FF  CELL  iCLK~input|o
    Info (332115):     13.539      2.703 FF    IC  fetch_component|process_0~0|dataa
    Info (332115):     13.916      0.377 FR  CELL  fetch_component|process_0~0|combout
    Info (332115):     15.338      1.422 RR    IC  fetch_component|s_PC[18]|clrn
    Info (332115):     16.107      0.769 RF  CELL  fetch_logic:fetch_component|s_PC[18]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.966      2.966  R        clock network delay
    Info (332115):     22.946     -0.020           clock uncertainty
    Info (332115):     22.964      0.018     uTsu  fetch_logic:fetch_component|s_PC[18]
    Info (332115): 
    Info (332115): Data Arrival Time  :    16.107
    Info (332115): Data Required Time :    22.964
    Info (332115): Slack              :     6.857 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.463
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.463 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[1]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R        iCLK
    Info (332115):      0.000      0.000 RR    IC  iCLK~input|i
    Info (332115):      0.730      0.730 RR  CELL  iCLK~input|o
    Info (332115):      3.378      2.648 RR    IC  fetch_component|process_0~0|dataa
    Info (332115):      3.716      0.338 RF  CELL  fetch_component|process_0~0|combout
    Info (332115):      3.988      0.272 FF    IC  fetch_component|s_PC[1]|clrn
    Info (332115):      4.727      0.739 FR  CELL  fetch_logic:fetch_component|s_PC[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.078      3.078  R        clock network delay
    Info (332115):      3.078      0.000           clock uncertainty
    Info (332115):      3.264      0.186      uTh  fetch_logic:fetch_component|s_PC[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.727
    Info (332115): Data Required Time :     3.264
    Info (332115): Slack              :     1.463 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332146): Worst-case setup slack is 5.390
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.390               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.332
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.332               0.000 iCLK 
Info (332146): Worst-case recovery slack is 7.007
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     7.007               0.000 iCLK 
Info (332146): Worst-case removal slack is 1.335
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.335               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.647
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.647               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 73.376 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 5.390
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 5.390 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[21]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      3.119      3.119  R        clock network delay
    Info (332115):      3.355      0.236     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg
    Info (332115):      5.940      2.585 FR  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a11|portadataout[5]
    Info (332115):      6.653      0.713 RR    IC  IMem|ram~61|datad
    Info (332115):      6.797      0.144 RR  CELL  IMem|ram~61|combout
    Info (332115):      8.978      2.181 RR    IC  regFile|Mux1|Mux28~4|dataa
    Info (332115):      9.336      0.358 RR  CELL  regFile|Mux1|Mux28~4|combout
    Info (332115):     10.385      1.049 RR    IC  regFile|Mux1|Mux28~5|datad
    Info (332115):     10.529      0.144 RR  CELL  regFile|Mux1|Mux28~5|combout
    Info (332115):     11.424      0.895 RR    IC  regFile|Mux1|Mux28~8|datad
    Info (332115):     11.568      0.144 RR  CELL  regFile|Mux1|Mux28~8|combout
    Info (332115):     11.785      0.217 RR    IC  regFile|Mux1|Mux28~19|datab
    Info (332115):     12.166      0.381 RR  CELL  regFile|Mux1|Mux28~19|combout
    Info (332115):     13.739      1.573 RR    IC  fetch_component|Add1~2|dataa
    Info (332115):     14.067      0.328 RF  CELL  fetch_component|Add1~2|cout
    Info (332115):     14.067      0.000 FF    IC  fetch_component|Add1~4|cin
    Info (332115):     14.125      0.058 FR  CELL  fetch_component|Add1~4|cout
    Info (332115):     14.125      0.000 RR    IC  fetch_component|Add1~6|cin
    Info (332115):     14.183      0.058 RF  CELL  fetch_component|Add1~6|cout
    Info (332115):     14.183      0.000 FF    IC  fetch_component|Add1~8|cin
    Info (332115):     14.241      0.058 FR  CELL  fetch_component|Add1~8|cout
    Info (332115):     14.241      0.000 RR    IC  fetch_component|Add1~10|cin
    Info (332115):     14.299      0.058 RF  CELL  fetch_component|Add1~10|cout
    Info (332115):     14.299      0.000 FF    IC  fetch_component|Add1~12|cin
    Info (332115):     14.357      0.058 FR  CELL  fetch_component|Add1~12|cout
    Info (332115):     14.357      0.000 RR    IC  fetch_component|Add1~14|cin
    Info (332115):     14.415      0.058 RF  CELL  fetch_component|Add1~14|cout
    Info (332115):     14.415      0.000 FF    IC  fetch_component|Add1~16|cin
    Info (332115):     14.473      0.058 FR  CELL  fetch_component|Add1~16|cout
    Info (332115):     14.473      0.000 RR    IC  fetch_component|Add1~18|cin
    Info (332115):     14.531      0.058 RF  CELL  fetch_component|Add1~18|cout
    Info (332115):     14.531      0.000 FF    IC  fetch_component|Add1~20|cin
    Info (332115):     14.589      0.058 FR  CELL  fetch_component|Add1~20|cout
    Info (332115):     14.589      0.000 RR    IC  fetch_component|Add1~22|cin
    Info (332115):     14.647      0.058 RF  CELL  fetch_component|Add1~22|cout
    Info (332115):     14.647      0.000 FF    IC  fetch_component|Add1~24|cin
    Info (332115):     14.705      0.058 FR  CELL  fetch_component|Add1~24|cout
    Info (332115):     14.705      0.000 RR    IC  fetch_component|Add1~26|cin
    Info (332115):     14.763      0.058 RF  CELL  fetch_component|Add1~26|cout
    Info (332115):     14.763      0.000 FF    IC  fetch_component|Add1~28|cin
    Info (332115):     14.821      0.058 FR  CELL  fetch_component|Add1~28|cout
    Info (332115):     14.821      0.000 RR    IC  fetch_component|Add1~30|cin
    Info (332115):     14.879      0.058 RF  CELL  fetch_component|Add1~30|cout
    Info (332115):     14.879      0.000 FF    IC  fetch_component|Add1~32|cin
    Info (332115):     14.937      0.058 FR  CELL  fetch_component|Add1~32|cout
    Info (332115):     14.937      0.000 RR    IC  fetch_component|Add1~34|cin
    Info (332115):     14.995      0.058 RF  CELL  fetch_component|Add1~34|cout
    Info (332115):     14.995      0.000 FF    IC  fetch_component|Add1~36|cin
    Info (332115):     15.053      0.058 FR  CELL  fetch_component|Add1~36|cout
    Info (332115):     15.053      0.000 RR    IC  fetch_component|Add1~38|cin
    Info (332115):     15.536      0.483 RR  CELL  fetch_component|Add1~38|combout
    Info (332115):     16.655      1.119 RR    IC  fetch_component|s_next_PC[21]~35|datac
    Info (332115):     16.920      0.265 RR  CELL  fetch_component|s_next_PC[21]~35|combout
    Info (332115):     17.107      0.187 RR    IC  fetch_component|s_next_PC[21]~36|datad
    Info (332115):     17.251      0.144 RR  CELL  fetch_component|s_next_PC[21]~36|combout
    Info (332115):     17.251      0.000 RR    IC  fetch_component|s_PC[21]|d
    Info (332115):     17.331      0.080 RR  CELL  fetch_logic:fetch_component|s_PC[21]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.694      2.694  R        clock network delay
    Info (332115):     22.722      0.028           clock pessimism removed
    Info (332115):     22.702     -0.020           clock uncertainty
    Info (332115):     22.721      0.019     uTsu  fetch_logic:fetch_component|s_PC[21]
    Info (332115): 
    Info (332115): Data Arrival Time  :    17.331
    Info (332115): Data Required Time :    22.721
    Info (332115): Slack              :     5.390 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.332
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.332 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:18:REGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      2.671      2.671  R        clock network delay
    Info (332115):      2.884      0.213     uTco  EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:18:REGI|s_Q
    Info (332115):      2.884      0.000 FF  CELL  EX_MEM_Reg_inst|MemWrData_Reg|\G_n_reg:18:REGI|s_Q|q
    Info (332115):      3.531      0.647 FF    IC  DMem|ram_rtl_0|auto_generated|ram_block1a15|portadatain[3]
    Info (332115):      3.610      0.079 FF  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      3.105      3.105  R        clock network delay
    Info (332115):      3.077     -0.028           clock pessimism removed
    Info (332115):      3.077      0.000           clock uncertainty
    Info (332115):      3.278      0.201      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a15~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     3.610
    Info (332115): Data Required Time :     3.278
    Info (332115): Slack              :     0.332 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 7.007
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 7.007 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[18]
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     10.000      0.000  F        clock network delay
    Info (332115):     10.000      0.000  F        iCLK
    Info (332115):     10.000      0.000 FF    IC  iCLK~input|i
    Info (332115):     10.798      0.798 FF  CELL  iCLK~input|o
    Info (332115):     13.340      2.542 FF    IC  fetch_component|process_0~0|dataa
    Info (332115):     13.674      0.334 FR  CELL  fetch_component|process_0~0|combout
    Info (332115):     14.997      1.323 RR    IC  fetch_component|s_PC[18]|clrn
    Info (332115):     15.687      0.690 RF  CELL  fetch_logic:fetch_component|s_PC[18]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     22.695      2.695  R        clock network delay
    Info (332115):     22.675     -0.020           clock uncertainty
    Info (332115):     22.694      0.019     uTsu  fetch_logic:fetch_component|s_PC[18]
    Info (332115): 
    Info (332115): Data Arrival Time  :    15.687
    Info (332115): Data Required Time :    22.694
    Info (332115): Slack              :     7.007 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.335
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 1.335 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[1]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R        iCLK
    Info (332115):      0.000      0.000 RR    IC  iCLK~input|i
    Info (332115):      0.714      0.714 RR  CELL  iCLK~input|o
    Info (332115):      3.080      2.366 RR    IC  fetch_component|process_0~0|dataa
    Info (332115):      3.390      0.310 RF  CELL  fetch_component|process_0~0|combout
    Info (332115):      3.638      0.248 FF    IC  fetch_component|s_PC[1]|clrn
    Info (332115):      4.301      0.663 FR  CELL  fetch_logic:fetch_component|s_PC[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      2.795      2.795  R        clock network delay
    Info (332115):      2.795      0.000           clock uncertainty
    Info (332115):      2.966      0.171      uTh  fetch_logic:fetch_component|s_PC[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.301
    Info (332115): Data Required Time :     2.966
    Info (332115): Slack              :     1.335 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 1200mV 0C Model
Info (332146): Worst-case setup slack is 11.960
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    11.960               0.000 iCLK 
Info (332146): Worst-case hold slack is 0.128
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.128               0.000 iCLK 
Info (332146): Worst-case recovery slack is 8.257
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     8.257               0.000 iCLK 
Info (332146): Worst-case removal slack is 0.771
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.771               0.000 iCLK 
Info (332146): Worst-case minimum pulse width slack is 9.372
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.372               0.000 iCLK 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 4 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 76.288 ns
    Info (332114): 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 11.960
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 11.960 
    Info (332115): ===================================================================
    Info (332115): From Node    : mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[26]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.839      1.839  R        clock network delay
    Info (332115):      1.967      0.128     uTco  mem:IMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a11~porta_we_reg
    Info (332115):      3.101      1.134 RF  CELL  IMem|ram_rtl_0|auto_generated|ram_block1a11|portadataout[5]
    Info (332115):      3.517      0.416 FF    IC  IMem|ram~61|datad
    Info (332115):      3.580      0.063 FF  CELL  IMem|ram~61|combout
    Info (332115):      4.882      1.302 FF    IC  regFile|Mux1|Mux28~4|dataa
    Info (332115):      5.086      0.204 FF  CELL  regFile|Mux1|Mux28~4|combout
    Info (332115):      5.700      0.614 FF    IC  regFile|Mux1|Mux28~5|datad
    Info (332115):      5.763      0.063 FF  CELL  regFile|Mux1|Mux28~5|combout
    Info (332115):      6.333      0.570 FF    IC  regFile|Mux1|Mux28~8|datad
    Info (332115):      6.396      0.063 FF  CELL  regFile|Mux1|Mux28~8|combout
    Info (332115):      6.528      0.132 FF    IC  regFile|Mux1|Mux28~19|datab
    Info (332115):      6.720      0.192 FF  CELL  regFile|Mux1|Mux28~19|combout
    Info (332115):      7.629      0.909 FF    IC  fetch_component|Add1~2|dataa
    Info (332115):      7.879      0.250 FR  CELL  fetch_component|Add1~2|cout
    Info (332115):      7.879      0.000 RR    IC  fetch_component|Add1~4|cin
    Info (332115):      7.913      0.034 RF  CELL  fetch_component|Add1~4|cout
    Info (332115):      7.913      0.000 FF    IC  fetch_component|Add1~6|cin
    Info (332115):      7.947      0.034 FR  CELL  fetch_component|Add1~6|cout
    Info (332115):      7.947      0.000 RR    IC  fetch_component|Add1~8|cin
    Info (332115):      7.981      0.034 RF  CELL  fetch_component|Add1~8|cout
    Info (332115):      7.981      0.000 FF    IC  fetch_component|Add1~10|cin
    Info (332115):      8.015      0.034 FR  CELL  fetch_component|Add1~10|cout
    Info (332115):      8.015      0.000 RR    IC  fetch_component|Add1~12|cin
    Info (332115):      8.049      0.034 RF  CELL  fetch_component|Add1~12|cout
    Info (332115):      8.049      0.000 FF    IC  fetch_component|Add1~14|cin
    Info (332115):      8.083      0.034 FR  CELL  fetch_component|Add1~14|cout
    Info (332115):      8.083      0.000 RR    IC  fetch_component|Add1~16|cin
    Info (332115):      8.117      0.034 RF  CELL  fetch_component|Add1~16|cout
    Info (332115):      8.117      0.000 FF    IC  fetch_component|Add1~18|cin
    Info (332115):      8.151      0.034 FR  CELL  fetch_component|Add1~18|cout
    Info (332115):      8.151      0.000 RR    IC  fetch_component|Add1~20|cin
    Info (332115):      8.185      0.034 RF  CELL  fetch_component|Add1~20|cout
    Info (332115):      8.185      0.000 FF    IC  fetch_component|Add1~22|cin
    Info (332115):      8.219      0.034 FR  CELL  fetch_component|Add1~22|cout
    Info (332115):      8.219      0.000 RR    IC  fetch_component|Add1~24|cin
    Info (332115):      8.253      0.034 RF  CELL  fetch_component|Add1~24|cout
    Info (332115):      8.253      0.000 FF    IC  fetch_component|Add1~26|cin
    Info (332115):      8.287      0.034 FR  CELL  fetch_component|Add1~26|cout
    Info (332115):      8.287      0.000 RR    IC  fetch_component|Add1~28|cin
    Info (332115):      8.321      0.034 RF  CELL  fetch_component|Add1~28|cout
    Info (332115):      8.321      0.000 FF    IC  fetch_component|Add1~30|cin
    Info (332115):      8.355      0.034 FR  CELL  fetch_component|Add1~30|cout
    Info (332115):      8.355      0.000 RR    IC  fetch_component|Add1~32|cin
    Info (332115):      8.389      0.034 RF  CELL  fetch_component|Add1~32|cout
    Info (332115):      8.389      0.000 FF    IC  fetch_component|Add1~34|cin
    Info (332115):      8.423      0.034 FR  CELL  fetch_component|Add1~34|cout
    Info (332115):      8.423      0.000 RR    IC  fetch_component|Add1~36|cin
    Info (332115):      8.457      0.034 RF  CELL  fetch_component|Add1~36|cout
    Info (332115):      8.457      0.000 FF    IC  fetch_component|Add1~38|cin
    Info (332115):      8.491      0.034 FR  CELL  fetch_component|Add1~38|cout
    Info (332115):      8.491      0.000 RR    IC  fetch_component|Add1~40|cin
    Info (332115):      8.525      0.034 RF  CELL  fetch_component|Add1~40|cout
    Info (332115):      8.525      0.000 FF    IC  fetch_component|Add1~42|cin
    Info (332115):      8.559      0.034 FR  CELL  fetch_component|Add1~42|cout
    Info (332115):      8.559      0.000 RR    IC  fetch_component|Add1~44|cin
    Info (332115):      8.593      0.034 RF  CELL  fetch_component|Add1~44|cout
    Info (332115):      8.593      0.000 FF    IC  fetch_component|Add1~46|cin
    Info (332115):      8.627      0.034 FR  CELL  fetch_component|Add1~46|cout
    Info (332115):      8.627      0.000 RR    IC  fetch_component|Add1~48|cin
    Info (332115):      8.861      0.234 RF  CELL  fetch_component|Add1~48|combout
    Info (332115):      9.353      0.492 FF    IC  fetch_component|s_next_PC[26]~24|datad
    Info (332115):      9.416      0.063 FF  CELL  fetch_component|s_next_PC[26]~24|combout
    Info (332115):      9.524      0.108 FF    IC  fetch_component|s_next_PC[26]~25|datad
    Info (332115):      9.587      0.063 FF  CELL  fetch_component|s_next_PC[26]~25|combout
    Info (332115):      9.587      0.000 FF    IC  fetch_component|s_PC[26]|d
    Info (332115):      9.637      0.050 FF  CELL  fetch_logic:fetch_component|s_PC[26]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.590      1.590  R        clock network delay
    Info (332115):     21.610      0.020           clock pessimism removed
    Info (332115):     21.590     -0.020           clock uncertainty
    Info (332115):     21.597      0.007     uTsu  fetch_logic:fetch_component|s_PC[26]
    Info (332115): 
    Info (332115): Data Arrival Time  :     9.637
    Info (332115): Data Required Time :    21.597
    Info (332115): Slack              :    11.960 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.128
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.128 
    Info (332115): ===================================================================
    Info (332115): From Node    : EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q
    Info (332115): To Node      : mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      1.562      1.562  R        clock network delay
    Info (332115):      1.667      0.105     uTco  EX_MEM_Reg:EX_MEM_Reg_inst|n_reg:MemWrData_Reg|dffg:\G_n_reg:24:REGI|s_Q
    Info (332115):      1.667      0.000 RR  CELL  EX_MEM_Reg_inst|MemWrData_Reg|\G_n_reg:24:REGI|s_Q|q
    Info (332115):      1.999      0.332 RR    IC  DMem|ram_rtl_0|auto_generated|ram_block1a0|portadatain[1]
    Info (332115):      2.035      0.036 RR  CELL  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.823      1.823  R        clock network delay
    Info (332115):      1.803     -0.020           clock pessimism removed
    Info (332115):      1.803      0.000           clock uncertainty
    Info (332115):      1.907      0.104      uTh  mem:DMem|altsyncram:ram_rtl_0|altsyncram_eg81:auto_generated|ram_block1a0~porta_datain_reg0
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.035
    Info (332115): Data Required Time :     1.907
    Info (332115): Slack              :     0.128 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 8.257
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -recovery
    Info (332115): -stdout
Info (332115): Path #1: Recovery slack is 8.257 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[18]
    Info (332115): Launch Clock : iCLK (INVERTED)
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     10.000     10.000           launch edge time
    Info (332115):     10.000      0.000  F        clock network delay
    Info (332115):     10.000      0.000  F        iCLK
    Info (332115):     10.000      0.000 FF    IC  iCLK~input|i
    Info (332115):     10.748      0.748 FF  CELL  iCLK~input|o
    Info (332115):     12.097      1.349 FF    IC  fetch_component|process_0~0|dataa
    Info (332115):     12.283      0.186 FR  CELL  fetch_component|process_0~0|combout
    Info (332115):     12.934      0.651 RR    IC  fetch_component|s_PC[18]|clrn
    Info (332115):     13.320      0.386 RF  CELL  fetch_logic:fetch_component|s_PC[18]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):     20.000     20.000           latch edge time
    Info (332115):     21.590      1.590  R        clock network delay
    Info (332115):     21.570     -0.020           clock uncertainty
    Info (332115):     21.577      0.007     uTsu  fetch_logic:fetch_component|s_PC[18]
    Info (332115): 
    Info (332115): Data Arrival Time  :    13.320
    Info (332115): Data Required Time :    21.577
    Info (332115): Slack              :     8.257 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 0.771
    Info (332115): -to_clock [get_clocks {iCLK}]
    Info (332115): -removal
    Info (332115): -stdout
Info (332115): Path #1: Removal slack is 0.771 
    Info (332115): ===================================================================
    Info (332115): From Node    : iCLK
    Info (332115): To Node      : fetch_logic:fetch_component|s_PC[1]
    Info (332115): Launch Clock : iCLK
    Info (332115): Latch Clock  : iCLK
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           launch edge time
    Info (332115):      0.000      0.000  R        clock network delay
    Info (332115):      0.000      0.000  R        iCLK
    Info (332115):      0.000      0.000 RR    IC  iCLK~input|i
    Info (332115):      0.368      0.368 RR  CELL  iCLK~input|o
    Info (332115):      1.854      1.486 RR    IC  fetch_component|process_0~0|dataa
    Info (332115):      2.011      0.157 RF  CELL  fetch_component|process_0~0|combout
    Info (332115):      2.142      0.131 FF    IC  fetch_component|s_PC[1]|clrn
    Info (332115):      2.508      0.366 FR  CELL  fetch_logic:fetch_component|s_PC[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type  Element
    Info (332115): ==========  ========= ==  ====  ===================================
    Info (332115):      0.000      0.000           latch edge time
    Info (332115):      1.653      1.653  R        clock network delay
    Info (332115):      1.653      0.000           clock uncertainty
    Info (332115):      1.737      0.084      uTh  fetch_logic:fetch_component|s_PC[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.508
    Info (332115): Data Required Time :     1.737
    Info (332115): Slack              :     0.771 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 748 megabytes
    Info: Processing ended: Mon Nov 18 02:40:00 2024
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:03


