
*** Running vivado
    with args -log ADC_toplevel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source ADC_toplevel.tcl


****** Vivado v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source ADC_toplevel.tcl -notrace
Command: synth_design -top ADC_toplevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15100 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 281.391 ; gain = 72.520
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'ADC_toplevel' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_toplevel_skeleton.vhd:33]
INFO: [Synth 8-113] binding component instance 'PULLUP_SDA' to cell 'PULLUP' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_toplevel_skeleton.vhd:74]
INFO: [Synth 8-113] binding component instance 'PULLUP_SCL' to cell 'PULLUP' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_toplevel_skeleton.vhd:75]
INFO: [Synth 8-638] synthesizing module 'Controller' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_Controller_fsm.vhd:21]
ERROR: [Synth 8-27] else clause after check for clock not supported [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_Controller_fsm.vhd:102]
ERROR: [Synth 8-285] failed synthesizing module 'Controller' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_Controller_fsm.vhd:21]
ERROR: [Synth 8-285] failed synthesizing module 'ADC_toplevel' [C:/Users/peter/Documents/GitHub/EGRE-365-Final-Project/ADC_toplevel_skeleton.vhd:33]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 318.809 ; gain = 109.938
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
10 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Mon Nov 21 23:38:40 2016...
