<?xml version="1.0"?>
<dblpperson name="Valerio Tenace" pid="09/11301" n="21">
<person key="homepages/09/11301" mdate="2012-05-07">
<author pid="09/11301">Valerio Tenace</author>
</person>
<r><article key="journals/tcad/TenaceCMP20" mdate="2020-09-24">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author orcid="0000-0001-9046-5618" pid="97/6648">Enrico Macii</author>
<author orcid="0000-0002-1369-9688" pid="20/691">Massimo Poncino</author>
<title>Logic Synthesis of Pass-Gate Logic Circuits With Emerging Ambipolar Technologies.</title>
<pages>397-410</pages>
<year>2020</year>
<volume>39</volume>
<journal>IEEE Trans. Comput. Aided Des. Integr. Circuits Syst.</journal>
<number>2</number>
<ee>https://doi.org/10.1109/TCAD.2018.2889770</ee>
<url>db/journals/tcad/tcad39.html#TenaceCMP20</url>
</article>
</r>
<r><article publtype="informal" key="journals/corr/abs-2012-02530" mdate="2020-12-10">
<author pid="218/1119">Shubham Rai</author>
<author pid="188/8998">Walter Lau Neto</author>
<author pid="240/0894">Yukio Miyasaka</author>
<author pid="280/3389">Xinpei Zhang</author>
<author pid="280/0391">Mingfei Yu</author>
<author pid="280/3164">Qingyang Yi</author>
<author pid="56/1768">Masahiro Fujita</author>
<author pid="280/3786">Guilherme B. Manske</author>
<author pid="234/1454">Matheus F. Pontes</author>
<author pid="16/5173">Leomar S. da Rosa Jr.</author>
<author pid="02/284">Marilton S. de Aguiar</author>
<author pid="93/5285">Paulo F. Butzen</author>
<author pid="258/6304">Po-Chun Chien</author>
<author pid="116/1189">Yu-Shan Huang</author>
<author pid="280/3160">Hoa-Ren Wang</author>
<author pid="13/2622">Jie-Hong R. Jiang</author>
<author pid="147/1190">Jiaqi Gu</author>
<author pid="75/6680">Zheng Zhao</author>
<author pid="258/6469">Zixuan Jiang</author>
<author pid="p/DavidZhigangPan">David Z. Pan</author>
<author pid="210/1357">Brunno A. Abreu</author>
<author pid="280/3386">Isac de Souza Campos</author>
<author pid="249/8820">Augusto Andre Souza Berndt</author>
<author pid="38/1116">Cristina Meinhardt</author>
<author pid="280/3474">Jonata T. Carvalho</author>
<author pid="29/9850">Mateus Grellert</author>
<author pid="84/5693">Sergio Bampi</author>
<author pid="277/5288">Aditya Lohana</author>
<author pid="29/414">Akash Kumar 0001</author>
<author pid="80/1961-15">Wei Zeng 0015</author>
<author pid="67/2433">Azadeh Davoodi</author>
<author pid="75/6468">Rasit Onur Topaloglu</author>
<author pid="40/7018">Yuan Zhou</author>
<author pid="230/4364">Jordan Dotzel</author>
<author pid="86/7054">Yichi Zhang</author>
<author pid="152/4299">Hanyu Wang</author>
<author pid="81/4227">Zhiru Zhang</author>
<author pid="09/11301">Valerio Tenace</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<author pid="50/976">Alan Mishchenko</author>
<author pid="78/2457">Satrajit Chatterjee</author>
<title>Logic Synthesis Meets Machine Learning: Trading Exactness for Generalization.</title>
<year>2020</year>
<volume>abs/2012.02530</volume>
<journal>CoRR</journal>
<ee type="oa">https://arxiv.org/abs/2012.02530</ee>
<url>db/journals/corr/corr2012.html#abs-2012-02530</url>
</article>
</r>
<r><article key="journals/fi/GrimaldiTC19" mdate="2019-02-14">
<author pid="229/6435">Matteo Grimaldi</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Layer-Wise Compressive Training for Convolutional Neural Networks.</title>
<pages>7</pages>
<year>2019</year>
<volume>11</volume>
<journal>Future Internet</journal>
<number>1</number>
<ee type="oa">https://doi.org/10.3390/fi11010007</ee>
<url>db/journals/fi/fi11.html#GrimaldiTC19</url>
</article>
</r>
<r><inproceedings key="conf/date/TenaceRBCC19" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author orcid="0000-0001-6561-8934" pid="160/7918">Debjyoti Bhattacharjee</author>
<author pid="99/4535">Anupam Chattopadhyay</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>SAID: A Supergate-Aided Logic Synthesis Flow for Memristive Crossbars.</title>
<pages>372-377</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8714939</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#TenaceRBCC19</url>
</inproceedings>
</r>
<r><inproceedings key="conf/date/MocerinoTC19" mdate="2020-06-15">
<author pid="241/1085">Luca Mocerino</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Energy-Efficient Convolutional Neural Networks via Recurrent Data Reuse.</title>
<pages>848-853</pages>
<year>2019</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.23919/DATE.2019.8714880</ee>
<crossref>conf/date/2019</crossref>
<url>db/conf/date/date2019.html#MocerinoTC19</url>
</inproceedings>
</r>
<r><article key="journals/integration/TenaceC18" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Quasi-exact logic functions through classification trees.</title>
<pages>248-255</pages>
<year>2018</year>
<volume>63</volume>
<journal>Integr.</journal>
<ee>https://doi.org/10.1016/j.vlsi.2018.06.007</ee>
<url>db/journals/integration/integration63.html#TenaceC18</url>
</article>
</r>
<r><inproceedings key="conf/esweek/GrimaldiPTC18" mdate="2020-06-15">
<author pid="229/6435">Matteo Grimaldi</author>
<author pid="229/6451">Federico Pugliese</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>A compression-driven training framework for embedded deep neural networks.</title>
<pages>45-50</pages>
<year>2018</year>
<booktitle>INTESA@ESWEEK</booktitle>
<ee>https://doi.org/10.1145/3285017.3285021</ee>
<crossref>conf/esweek/2018intesa</crossref>
<url>db/conf/esweek/intesa2018.html#GrimaldiPTC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/RizzoTC18" mdate="2020-06-15">
<author pid="162/9992">Roberto Giorgio Rizzo</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Multiplication by Inference using Classification Trees: A Case-Study Analysis.</title>
<pages>1-5</pages>
<year>2018</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2018.8351206</ee>
<crossref>conf/iscas/2018</crossref>
<url>db/conf/iscas/iscas2018.html#RizzoTC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/TenaceC18" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Inferential Logic: a Machine Learning Inspired Paradigm for Combinational Circuits.</title>
<pages>149-154</pages>
<year>2018</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2018.8644808</ee>
<crossref>conf/vlsi/2018soc</crossref>
<url>db/conf/vlsi/vlsisoc2018.html#TenaceC18</url>
</inproceedings>
</r>
<r><inproceedings key="conf/ngcas/TenaceC17" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<title>Activation-Kernel Extraction through Machine Learning.</title>
<pages>5-8</pages>
<year>2017</year>
<booktitle>NGCAS</booktitle>
<ee>https://doi.org/10.1109/NGCAS.2017.29</ee>
<crossref>conf/ngcas/2017</crossref>
<url>db/conf/ngcas/ngcas2017.html#TenaceC17</url>
</inproceedings>
</r>
<r><article key="journals/tcas/TenaceCMP16" mdate="2020-05-27">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Quasi-Adiabatic Logic Arrays for Silicon and Beyond-Silicon Energy-Efficient ICs.</title>
<pages>1111-1115</pages>
<year>2016</year>
<volume>63-II</volume>
<journal>IEEE Trans. Circuits Syst. II Express Briefs</journal>
<number>12</number>
<ee>https://doi.org/10.1109/TCSII.2016.2624145</ee>
<url>db/journals/tcas/tcasII63.html#TenaceCMP16</url>
</article>
</r>
<r><inproceedings key="conf/glvlsi/TenaceCMP16" mdate="2018-11-06">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Graphene-PLA (GPLA): a Compact and Ultra-Low Power Logic Array Architecture.</title>
<pages>145-150</pages>
<year>2016</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2902961.2902970</ee>
<crossref>conf/glvlsi/2016</crossref>
<url>db/conf/glvlsi/glvlsi2016.html#TenaceCMP16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/iscas/TenaceCMP16" mdate="2017-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Enabling quasi-adiabatic logic arrays for silicon and beyond-silicon technologies.</title>
<pages>2897</pages>
<year>2016</year>
<booktitle>ISCAS</booktitle>
<ee>https://doi.org/10.1109/ISCAS.2016.7539200</ee>
<crossref>conf/iscas/2016</crossref>
<url>db/conf/iscas/iscas2016.html#TenaceCMP16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/TenaceCMP16" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Multi-function logic synthesis of silicon and beyond-silicon ultra-low power pass-gates circuits.</title>
<pages>1-6</pages>
<year>2016</year>
<booktitle>VLSI-SoC</booktitle>
<ee>https://doi.org/10.1109/VLSI-SoC.2016.7753575</ee>
<crossref>conf/vlsi/2016soc</crossref>
<url>db/conf/vlsi/vlsisoc2016.html#TenaceCMP16</url>
</inproceedings>
</r>
<r><inproceedings key="conf/vlsi/TenaceCMP16a" mdate="2020-06-15">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Logic Synthesis for Silicon and Beyond-Silicon Multi-gate Pass-Logic Circuits.</title>
<pages>60-82</pages>
<year>2016</year>
<booktitle>VLSI-SoC (Selected Papers)</booktitle>
<ee>https://doi.org/10.1007/978-3-319-67104-8_4</ee>
<crossref>conf/vlsi/2016socs</crossref>
<url>db/conf/vlsi/vlsisoc2016s.html#TenaceCMP16a</url>
</inproceedings>
</r>
<r><article key="journals/mam/MiryalaTCMP15" mdate="2020-02-22">
<author pid="86/9611">Sandeep Miryala</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Ultra-low power circuits using graphene p-n junctions and adiabatic computing.</title>
<pages>962-972</pages>
<year>2015</year>
<volume>39</volume>
<journal>Microprocess. Microsystems</journal>
<number>8</number>
<ee>https://doi.org/10.1016/j.micpro.2015.05.018</ee>
<url>db/journals/mam/mam39.html#MiryalaTCMP15</url>
</article>
</r>
<r><inproceedings key="conf/dac/TenaceCMP15" mdate="2018-11-06">
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>One-pass logic synthesis for graphene-based Pass-XNOR logic circuits.</title>
<pages>128:1-128:6</pages>
<year>2015</year>
<booktitle>DAC</booktitle>
<ee>https://doi.org/10.1145/2744769.2744880</ee>
<crossref>conf/dac/2015</crossref>
<url>db/conf/dac/dac2015.html#TenaceCMP15</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/MiryalaTCMPAMG15" mdate="2019-06-02">
<author pid="86/9611">Sandeep Miryala</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<author pid="129/7719">Luca Gaetano Amar&#249;</author>
<author orcid="0000-0002-7827-3215" pid="d/GDeMicheli">Giovanni De Micheli</author>
<author pid="48/9513">Pierre-Emmanuel Gaillardon</author>
<title>Exploiting the Expressive Power of Graphene Reconfigurable Gates via Post-Synthesis Optimization.</title>
<pages>39-44</pages>
<year>2015</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2742060.2742098</ee>
<ee>https://www.wikidata.org/entity/Q59452610</ee>
<crossref>conf/glvlsi/2015</crossref>
<url>db/conf/glvlsi/glvlsi2015.html#MiryalaTCMPAMG15</url>
</inproceedings>
</r>
<r><article key="journals/mj/TenaceMCMMP14" mdate="2020-02-22">
<author pid="09/11301">Valerio Tenace</author>
<author pid="86/9611">Sandeep Miryala</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="96/886">Alberto Macii</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Row-based body-bias assignment for dynamic thermal clock-skew compensation.</title>
<pages>530-538</pages>
<year>2014</year>
<volume>45</volume>
<journal>Microelectron. J.</journal>
<number>5</number>
<ee>https://doi.org/10.1016/j.mejo.2013.11.013</ee>
<url>db/journals/mj/mj45.html#TenaceMCMMP14</url>
</article>
</r>
<r><inproceedings key="conf/date/TenaceCMP14" mdate="2017-05-23">
<author pid="09/11301">Valerio Tenace</author>
<author pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>Pass-XNOR logic: A new logic style for P-N junction based graphene circuits.</title>
<pages>1-4</pages>
<year>2014</year>
<booktitle>DATE</booktitle>
<ee>https://doi.org/10.7873/DATE.2014.275</ee>
<ee>http://dl.acm.org/citation.cfm?id=2616994</ee>
<crossref>conf/date/2014</crossref>
<url>db/conf/date/date2014.html#TenaceCMP14</url>
</inproceedings>
</r>
<r><inproceedings key="conf/glvlsi/LiuMTCMP12" mdate="2018-11-06">
<author pid="49/3283-16">Wei Liu 0016</author>
<author pid="86/9611">Sandeep Miryala</author>
<author pid="09/11301">Valerio Tenace</author>
<author orcid="0000-0001-5881-3811" pid="36/291">Andrea Calimera</author>
<author pid="97/6648">Enrico Macii</author>
<author pid="20/691">Massimo Poncino</author>
<title>NBTI effects on tree-like clock distribution networks.</title>
<pages>279-282</pages>
<year>2012</year>
<booktitle>ACM Great Lakes Symposium on VLSI</booktitle>
<ee>https://doi.org/10.1145/2206781.2206849</ee>
<crossref>conf/glvlsi/2012</crossref>
<url>db/conf/glvlsi/glvlsi2012.html#LiuMTCMP12</url>
</inproceedings>
</r>
<coauthors n="54" nc="1">
<co c="0" n="2"><na f="a/Abreu:Brunno" pid="210/1357">Brunno Abreu</na><na>Brunno A. Abreu</na></co>
<co c="0"><na f="a/Aguiar:Marilton_S=_de" pid="02/284">Marilton S. de Aguiar</na></co>
<co c="0" n="2"><na f="a/Amar=ugrave=:Luca_G=" pid="129/7719">Luca G. Amar&#249;</na><na>Luca Gaetano Amar&#249;</na></co>
<co c="0"><na f="b/Bampi:Sergio" pid="84/5693">Sergio Bampi</na></co>
<co c="0"><na f="b/Berndt:Augusto_Andre_Souza" pid="249/8820">Augusto Andre Souza Berndt</na></co>
<co c="0"><na f="b/Bhattacharjee:Debjyoti" pid="160/7918">Debjyoti Bhattacharjee</na></co>
<co c="0"><na f="b/Butzen:Paulo_F=" pid="93/5285">Paulo F. Butzen</na></co>
<co c="0"><na f="c/Calimera:Andrea" pid="36/291">Andrea Calimera</na></co>
<co c="0"><na f="c/Campos:Isac_de_Souza" pid="280/3386">Isac de Souza Campos</na></co>
<co c="0"><na f="c/Carvalho:Jonata_T=" pid="280/3474">Jonata T. Carvalho</na></co>
<co c="0"><na f="c/Chatterjee:Satrajit" pid="78/2457">Satrajit Chatterjee</na></co>
<co c="0"><na f="c/Chattopadhyay:Anupam" pid="99/4535">Anupam Chattopadhyay</na></co>
<co c="0"><na f="c/Chien:Po=Chun" pid="258/6304">Po-Chun Chien</na></co>
<co c="0"><na f="d/Davoodi:Azadeh" pid="67/2433">Azadeh Davoodi</na></co>
<co c="0"><na f="d/Dotzel:Jordan" pid="230/4364">Jordan Dotzel</na></co>
<co c="0"><na f="f/Fujita:Masahiro" pid="56/1768">Masahiro Fujita</na></co>
<co c="0"><na f="g/Gaillardon:Pierre=Emmanuel" pid="48/9513">Pierre-Emmanuel Gaillardon</na></co>
<co c="0"><na f="g/Grellert:Mateus" pid="29/9850">Mateus Grellert</na></co>
<co c="0"><na f="g/Grimaldi:Matteo" pid="229/6435">Matteo Grimaldi</na></co>
<co c="0"><na f="g/Gu:Jiaqi" pid="147/1190">Jiaqi Gu</na></co>
<co c="0"><na f="h/Huang:Yu=Shan" pid="116/1189">Yu-Shan Huang</na></co>
<co c="0" n="2"><na f="j/Jiang:Jie=Hong_Roland" pid="13/2622">Jie-Hong Roland Jiang</na><na>Jie-Hong R. Jiang</na></co>
<co c="0"><na f="j/Jiang:Zixuan" pid="258/6469">Zixuan Jiang</na></co>
<co c="0"><na f="k/Kumar_0001:Akash" pid="29/414">Akash Kumar 0001</na></co>
<co c="0"><na f="l/Liu_0016:Wei" pid="49/3283-16">Wei Liu 0016</na></co>
<co c="0"><na f="l/Lohana:Aditya" pid="277/5288">Aditya Lohana</na></co>
<co c="0"><na f="m/Macii:Alberto" pid="96/886">Alberto Macii</na></co>
<co c="0"><na f="m/Macii:Enrico" pid="97/6648">Enrico Macii</na></co>
<co c="0"><na f="m/Manske:Guilherme_B=" pid="280/3786">Guilherme B. Manske</na></co>
<co c="0"><na f="m/Meinhardt:Cristina" pid="38/1116">Cristina Meinhardt</na></co>
<co c="0"><na f="m/Micheli:Giovanni_De" pid="d/GDeMicheli">Giovanni De Micheli</na></co>
<co c="0"><na f="m/Miryala:Sandeep" pid="86/9611">Sandeep Miryala</na></co>
<co c="0"><na f="m/Mishchenko:Alan" pid="50/976">Alan Mishchenko</na></co>
<co c="0"><na f="m/Miyasaka:Yukio" pid="240/0894">Yukio Miyasaka</na></co>
<co c="0"><na f="m/Mocerino:Luca" pid="241/1085">Luca Mocerino</na></co>
<co c="0"><na f="n/Neto:Walter_Lau" pid="188/8998">Walter Lau Neto</na></co>
<co c="0"><na f="p/Pan:David_Z=" pid="p/DavidZhigangPan">David Z. Pan</na></co>
<co c="0"><na f="p/Poncino:Massimo" pid="20/691">Massimo Poncino</na></co>
<co c="0"><na f="p/Pontes:Matheus_F=" pid="234/1454">Matheus F. Pontes</na></co>
<co c="0"><na f="p/Pugliese:Federico" pid="229/6451">Federico Pugliese</na></co>
<co c="0"><na f="r/Rai:Shubham" pid="218/1119">Shubham Rai</na></co>
<co c="0"><na f="r/Rizzo:Roberto_Giorgio" pid="162/9992">Roberto Giorgio Rizzo</na></co>
<co c="0"><na f="r/Rosa_Jr=:Leomar_S=_da" pid="16/5173">Leomar S. da Rosa Jr.</na></co>
<co c="0"><na f="t/Topaloglu:Rasit_Onur" pid="75/6468">Rasit Onur Topaloglu</na></co>
<co c="0"><na f="w/Wang:Hanyu" pid="152/4299">Hanyu Wang</na></co>
<co c="0"><na f="w/Wang:Hoa=Ren" pid="280/3160">Hoa-Ren Wang</na></co>
<co c="0"><na f="y/Yi:Qingyang" pid="280/3164">Qingyang Yi</na></co>
<co c="0"><na f="y/Yu:Mingfei" pid="280/0391">Mingfei Yu</na></co>
<co c="0"><na f="z/Zeng_0015:Wei" pid="80/1961-15">Wei Zeng 0015</na></co>
<co c="0"><na f="z/Zhang:Xinpei" pid="280/3389">Xinpei Zhang</na></co>
<co c="0"><na f="z/Zhang:Yichi" pid="86/7054">Yichi Zhang</na></co>
<co c="0"><na f="z/Zhang:Zhiru" pid="81/4227">Zhiru Zhang</na></co>
<co c="0"><na f="z/Zhao:Zheng" pid="75/6680">Zheng Zhao</na></co>
<co c="0"><na f="z/Zhou:Yuan" pid="40/7018">Yuan Zhou</na></co>
</coauthors>
</dblpperson>

