// Seed: 1221519636
module module_0 (
    input tri   id_0,
    input uwire id_1,
    input uwire id_2,
    input wand  id_3
);
  wire  id_5;
  logic id_6;
  parameter id_7 = -1;
endmodule
module module_1 (
    input wand id_0,
    output tri id_1,
    input tri1 id_2,
    input wor id_3,
    input tri id_4,
    output supply1 id_5,
    input supply0 id_6,
    output supply1 id_7,
    input supply1 id_8
);
  assign id_1 = 1;
  module_0 modCall_1 (
      id_3,
      id_8,
      id_4,
      id_8
  );
  assign id_5 = -1;
  wire id_10;
endmodule
