module timer_5ms(PulseOneMs, Timeout5ms, clk, rst);
input PulseOneMs, clk, rst;
output reg Timeout5ms;

reg [2:0]count = 4'b000;
always@(posedge clk)
begin
if(rst == 0)
  begin
    count <= 1'b000;
    Timeout5ms <= 1'b0;
  end
  else
    begin
	
	if (PulseOneMs ==1'b1)
  	begin
    	count <= count + 1'b1;
    	
  	end
	else if(count == 4'b101&&PulseOneMs ==1'b0)
  	begin
    	Timeout5ms <=1'b1;
    	count <= 4'b0000;
  	end
        else
        begin
           Timeout5ms <= 1'b0;
        end
    end

end
endmodule
