Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Thu Dec  5 12:58:13 2024
| Host         : voidhoge running 64-bit Debian GNU/Linux 12 (bookworm)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1 -file /home/hoge/programming/fpga/pycmpgen/results/vld_unredundant/cascade/mul8/timing_report.txt
| Design       : shift_register
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
| Design State : Routed
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  64          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (64)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (64)
5. checking no_input_delay (15)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (64)
-------------------------
 There are 64 register/latch pins with no clock driven by root clock pin: clk (HIGH)

src0_reg[0]/C
src10_reg[0]/C
src10_reg[1]/C
src10_reg[2]/C
src10_reg[3]/C
src10_reg[4]/C
src11_reg[0]/C
src11_reg[1]/C
src11_reg[2]/C
src11_reg[3]/C
src12_reg[0]/C
src12_reg[1]/C
src12_reg[2]/C
src13_reg[0]/C
src13_reg[1]/C
src14_reg[0]/C
src1_reg[0]/C
src1_reg[1]/C
src2_reg[0]/C
src2_reg[1]/C
src2_reg[2]/C
src3_reg[0]/C
src3_reg[1]/C
src3_reg[2]/C
src3_reg[3]/C
src4_reg[0]/C
src4_reg[1]/C
src4_reg[2]/C
src4_reg[3]/C
src4_reg[4]/C
src5_reg[0]/C
src5_reg[1]/C
src5_reg[2]/C
src5_reg[3]/C
src5_reg[4]/C
src5_reg[5]/C
src6_reg[0]/C
src6_reg[1]/C
src6_reg[2]/C
src6_reg[3]/C
src6_reg[4]/C
src6_reg[5]/C
src6_reg[6]/C
src7_reg[0]/C
src7_reg[1]/C
src7_reg[2]/C
src7_reg[3]/C
src7_reg[4]/C
src7_reg[5]/C
src7_reg[6]/C
src7_reg[7]/C
src8_reg[0]/C
src8_reg[1]/C
src8_reg[2]/C
src8_reg[3]/C
src8_reg[4]/C
src8_reg[5]/C
src8_reg[6]/C
src9_reg[0]/C
src9_reg[1]/C
src9_reg[2]/C
src9_reg[3]/C
src9_reg[4]/C
src9_reg[5]/C


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (64)
-------------------------------------------------
 There are 64 pins that are not constrained for maximum delay. (HIGH)

src0_reg[0]/D
src10_reg[0]/D
src10_reg[1]/D
src10_reg[2]/D
src10_reg[3]/D
src10_reg[4]/D
src11_reg[0]/D
src11_reg[1]/D
src11_reg[2]/D
src11_reg[3]/D
src12_reg[0]/D
src12_reg[1]/D
src12_reg[2]/D
src13_reg[0]/D
src13_reg[1]/D
src14_reg[0]/D
src1_reg[0]/D
src1_reg[1]/D
src2_reg[0]/D
src2_reg[1]/D
src2_reg[2]/D
src3_reg[0]/D
src3_reg[1]/D
src3_reg[2]/D
src3_reg[3]/D
src4_reg[0]/D
src4_reg[1]/D
src4_reg[2]/D
src4_reg[3]/D
src4_reg[4]/D
src5_reg[0]/D
src5_reg[1]/D
src5_reg[2]/D
src5_reg[3]/D
src5_reg[4]/D
src5_reg[5]/D
src6_reg[0]/D
src6_reg[1]/D
src6_reg[2]/D
src6_reg[3]/D
src6_reg[4]/D
src6_reg[5]/D
src6_reg[6]/D
src7_reg[0]/D
src7_reg[1]/D
src7_reg[2]/D
src7_reg[3]/D
src7_reg[4]/D
src7_reg[5]/D
src7_reg[6]/D
src7_reg[7]/D
src8_reg[0]/D
src8_reg[1]/D
src8_reg[2]/D
src8_reg[3]/D
src8_reg[4]/D
src8_reg[5]/D
src8_reg[6]/D
src9_reg[0]/D
src9_reg[1]/D
src9_reg[2]/D
src9_reg[3]/D
src9_reg[4]/D
src9_reg[5]/D

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

src0_
src10_
src11_
src12_
src13_
src14_
src1_
src2_
src3_
src4_
src5_
src6_
src7_
src8_
src9_

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

dst0[0]
dst10[0]
dst11[0]
dst12[0]
dst13[0]
dst14[0]
dst15[0]
dst1[0]
dst2[0]
dst3[0]
dst4[0]
dst5[0]
dst6[0]
dst7[0]
dst8[0]
dst9[0]

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   80          inf        0.000                      0                   80           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            80 Endpoints
Min Delay            80 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst12[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.427ns  (logic 4.847ns (51.421%)  route 4.579ns (48.579%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.076     1.417    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X1Y64                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.514 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.514    compressor/chain0_0/prop[2]
    SLICE_X1Y64                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.815 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.815    compressor/chain0_0/carryout[3]
    SLICE_X1Y65                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.974 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.868     2.842    compressor/chain1_0/dst[0]
    SLICE_X0Y65                                                       r  compressor/chain1_0/lut5_prop1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.224     3.066 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.066    compressor/chain1_0/prop[1]
    SLICE_X0Y65                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.478 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.478    compressor/chain1_0/carryout[3]
    SLICE_X0Y66                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.637 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=6, routed)           1.028     4.665    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X3Y65                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.224     4.889 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.889    compressor/chain2_0/prop[3]
    SLICE_X3Y65                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.188 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.188    compressor/chain2_0/carryout[3]
    SLICE_X3Y66                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.230     5.418 r  compressor/chain2_0/carry4_inst1/O[1]
                         net (fo=1, routed)           1.607     7.025    dst12_OBUF[0]
    T13                                                               r  dst12_OBUF[0]_inst/I
    T13                  OBUF (Prop_obuf_I_O)         2.401     9.427 r  dst12_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.427    dst12[0]
    T13                                                               r  dst12[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst11[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.360ns  (logic 4.772ns (50.978%)  route 4.589ns (49.022%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.076     1.417    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X1Y64                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.514 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.514    compressor/chain0_0/prop[2]
    SLICE_X1Y64                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.815 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.815    compressor/chain0_0/carryout[3]
    SLICE_X1Y65                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.974 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.868     2.842    compressor/chain1_0/dst[0]
    SLICE_X0Y65                                                       r  compressor/chain1_0/lut5_prop1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.224     3.066 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.066    compressor/chain1_0/prop[1]
    SLICE_X0Y65                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.478 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.478    compressor/chain1_0/carryout[3]
    SLICE_X0Y66                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.637 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=6, routed)           1.028     4.665    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X3Y65                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.224     4.889 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.889    compressor/chain2_0/prop[3]
    SLICE_X3Y65                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.188 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.188    compressor/chain2_0/carryout[3]
    SLICE_X3Y66                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     5.347 r  compressor/chain2_0/carry4_inst1/O[0]
                         net (fo=1, routed)           1.616     6.964    dst11_OBUF[0]
    U13                                                               r  dst11_OBUF[0]_inst/I
    U13                  OBUF (Prop_obuf_I_O)         2.397     9.360 r  dst11_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.360    dst11[0]
    U13                                                               r  dst11[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst14[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.316ns  (logic 4.856ns (52.126%)  route 4.460ns (47.874%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.076     1.417    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X1Y64                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.514 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.514    compressor/chain0_0/prop[2]
    SLICE_X1Y64                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.815 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.815    compressor/chain0_0/carryout[3]
    SLICE_X1Y65                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.974 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.868     2.842    compressor/chain1_0/dst[0]
    SLICE_X0Y65                                                       r  compressor/chain1_0/lut5_prop1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.224     3.066 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.066    compressor/chain1_0/prop[1]
    SLICE_X0Y65                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.478 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.478    compressor/chain1_0/carryout[3]
    SLICE_X0Y66                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.637 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=6, routed)           1.028     4.665    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X3Y65                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.224     4.889 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.889    compressor/chain2_0/prop[3]
    SLICE_X3Y65                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.188 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.188    compressor/chain2_0/carryout[3]
    SLICE_X3Y66                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.234     5.422 r  compressor/chain2_0/carry4_inst1/O[3]
                         net (fo=1, routed)           1.488     6.910    dst14_OBUF[0]
    U14                                                               r  dst14_OBUF[0]_inst/I
    U14                  OBUF (Prop_obuf_I_O)         2.406     9.316 r  dst14_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.316    dst14[0]
    U14                                                               r  dst14[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst13[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.260ns  (logic 4.801ns (51.842%)  route 4.459ns (48.158%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.076     1.417    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X1Y64                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.514 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.514    compressor/chain0_0/prop[2]
    SLICE_X1Y64                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.815 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.815    compressor/chain0_0/carryout[3]
    SLICE_X1Y65                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.974 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.868     2.842    compressor/chain1_0/dst[0]
    SLICE_X0Y65                                                       r  compressor/chain1_0/lut5_prop1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.224     3.066 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.066    compressor/chain1_0/prop[1]
    SLICE_X0Y65                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.478 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.478    compressor/chain1_0/carryout[3]
    SLICE_X0Y66                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.637 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=6, routed)           1.028     4.665    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X3Y65                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.224     4.889 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.889    compressor/chain2_0/prop[3]
    SLICE_X3Y65                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.188 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.188    compressor/chain2_0/carryout[3]
    SLICE_X3Y66                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.181     5.369 r  compressor/chain2_0/carry4_inst1/O[2]
                         net (fo=1, routed)           1.487     6.856    dst13_OBUF[0]
    V14                                                               r  dst13_OBUF[0]_inst/I
    V14                  OBUF (Prop_obuf_I_O)         2.404     9.260 r  dst13_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.260    dst13[0]
    V14                                                               r  dst13[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst15[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.178ns  (logic 4.589ns (50.004%)  route 4.589ns (49.996%))
  Logic Levels:           11  (CARRY4=6 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.076     1.417    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X1Y64                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.514 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.514    compressor/chain0_0/prop[2]
    SLICE_X1Y64                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.815 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.815    compressor/chain0_0/carryout[3]
    SLICE_X1Y65                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.974 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.868     2.842    compressor/chain1_0/dst[0]
    SLICE_X0Y65                                                       r  compressor/chain1_0/lut5_prop1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.224     3.066 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.066    compressor/chain1_0/prop[1]
    SLICE_X0Y65                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.478 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.478    compressor/chain1_0/carryout[3]
    SLICE_X0Y66                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.637 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=6, routed)           1.028     4.665    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X3Y65                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.224     4.889 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.889    compressor/chain2_0/prop[3]
    SLICE_X3Y65                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.299     5.188 r  compressor/chain2_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     5.188    compressor/chain2_0/carryout[3]
    SLICE_X3Y66                                                       r  compressor/chain2_0/carry4_inst1/CI
    SLICE_X3Y66          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.277 r  compressor/chain2_0/carry4_inst1/CO[3]
                         net (fo=1, routed)           1.616     6.894    dst15_OBUF[0]
    V11                                                               r  dst15_OBUF[0]_inst/I
    V11                  OBUF (Prop_obuf_I_O)         2.284     9.178 r  dst15_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.178    dst15[0]
    V11                                                               r  dst15[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst10[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.016ns  (logic 4.532ns (50.262%)  route 4.484ns (49.738%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT5=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.076     1.417    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X1Y64                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.514 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.514    compressor/chain0_0/prop[2]
    SLICE_X1Y64                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.815 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.815    compressor/chain0_0/carryout[3]
    SLICE_X1Y65                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.974 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.868     2.842    compressor/chain1_0/dst[0]
    SLICE_X0Y65                                                       r  compressor/chain1_0/lut5_prop1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.224     3.066 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.066    compressor/chain1_0/prop[1]
    SLICE_X0Y65                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.478 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.478    compressor/chain1_0/carryout[3]
    SLICE_X0Y66                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.637 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=6, routed)           1.028     4.665    compressor/chain2_0/lut6_2_inst3/I1
    SLICE_X3Y65                                                       r  compressor/chain2_0/lut6_2_inst3/LUT6/I1
    SLICE_X3Y65          LUT6 (Prop_lut6_I1_O)        0.224     4.889 r  compressor/chain2_0/lut6_2_inst3/LUT6/O
                         net (fo=1, routed)           0.000     4.889    compressor/chain2_0/prop[3]
    SLICE_X3Y65                                                       r  compressor/chain2_0/carry4_inst0/S[3]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.187     5.076 r  compressor/chain2_0/carry4_inst0/O[3]
                         net (fo=1, routed)           1.512     6.588    dst10_OBUF[0]
    T9                                                                r  dst10_OBUF[0]_inst/I
    T9                   OBUF (Prop_obuf_I_O)         2.428     9.016 r  dst10_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.016    dst10[0]
    T9                                                                r  dst10[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst9[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.590ns  (logic 4.747ns (55.267%)  route 3.842ns (44.733%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.076     1.417    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X1Y64                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.514 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.514    compressor/chain0_0/prop[2]
    SLICE_X1Y64                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.815 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.815    compressor/chain0_0/carryout[3]
    SLICE_X1Y65                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.974 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.868     2.842    compressor/chain1_0/dst[0]
    SLICE_X0Y65                                                       r  compressor/chain1_0/lut5_prop1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.224     3.066 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.066    compressor/chain1_0/prop[1]
    SLICE_X0Y65                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.478 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.478    compressor/chain1_0/carryout[3]
    SLICE_X0Y66                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.637 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.692     4.329    compressor/chain2_0/lut4_gene5_0[1]
    SLICE_X3Y65                                                       r  compressor/chain2_0/lut4_prop1/I0
    SLICE_X3Y65          LUT3 (Prop_lut3_I0_O)        0.224     4.553 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.553    compressor/chain2_0/prop[1]
    SLICE_X3Y65                                                       r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     4.985 r  compressor/chain2_0/carry4_inst0/O[2]
                         net (fo=1, routed)           1.207     6.191    dst9_OBUF[0]
    U18                                                               r  dst9_OBUF[0]_inst/I
    U18                  OBUF (Prop_obuf_I_O)         2.398     8.590 r  dst9_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.590    dst9[0]
    U18                                                               r  dst9[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst8[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.419ns  (logic 4.486ns (53.281%)  route 3.933ns (46.719%))
  Logic Levels:           10  (CARRY4=5 FDRE=1 LUT3=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.076     1.417    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X1Y64                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.514 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.514    compressor/chain0_0/prop[2]
    SLICE_X1Y64                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.815 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.815    compressor/chain0_0/carryout[3]
    SLICE_X1Y65                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.974 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.868     2.842    compressor/chain1_0/dst[0]
    SLICE_X0Y65                                                       r  compressor/chain1_0/lut5_prop1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.224     3.066 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.066    compressor/chain1_0/prop[1]
    SLICE_X0Y65                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     3.478 r  compressor/chain1_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     3.478    compressor/chain1_0/carryout[3]
    SLICE_X0Y66                                                       r  compressor/chain1_0/carry4_inst1/CI
    SLICE_X0Y66          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     3.637 r  compressor/chain1_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.692     4.329    compressor/chain2_0/lut4_gene5_0[1]
    SLICE_X3Y65                                                       r  compressor/chain2_0/lut4_prop1/I0
    SLICE_X3Y65          LUT3 (Prop_lut3_I0_O)        0.224     4.553 r  compressor/chain2_0/lut4_prop1/O
                         net (fo=1, routed)           0.000     4.553    compressor/chain2_0/prop[1]
    SLICE_X3Y65                                                       r  compressor/chain2_0/carry4_inst0/S[1]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.169     4.722 r  compressor/chain2_0/carry4_inst0/O[1]
                         net (fo=1, routed)           1.297     6.019    dst8_OBUF[0]
    U16                                                               r  dst8_OBUF[0]_inst/I
    U16                  OBUF (Prop_obuf_I_O)         2.400     8.419 r  dst8_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.419    dst8[0]
    U16                                                               r  dst8[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst7[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.116ns  (logic 4.415ns (54.403%)  route 3.701ns (45.597%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT2=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.076     1.417    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X1Y64                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.514 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.514    compressor/chain0_0/prop[2]
    SLICE_X1Y64                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.815 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.815    compressor/chain0_0/carryout[3]
    SLICE_X1Y65                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.974 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.868     2.842    compressor/chain1_0/dst[0]
    SLICE_X0Y65                                                       r  compressor/chain1_0/lut5_prop1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.224     3.066 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.066    compressor/chain1_0/prop[1]
    SLICE_X0Y65                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.477     3.543 r  compressor/chain1_0/carry4_inst0/O[3]
                         net (fo=2, routed)           0.445     3.988    compressor/chain2_0/lut4_gene5_0[0]
    SLICE_X3Y65                                                       r  compressor/chain2_0/lut2_prop0/I0
    SLICE_X3Y65          LUT2 (Prop_lut2_I0_O)        0.234     4.222 r  compressor/chain2_0/lut2_prop0/O
                         net (fo=1, routed)           0.000     4.222    compressor/chain2_0/prop[0]
    SLICE_X3Y65                                                       r  compressor/chain2_0/carry4_inst0/S[0]
    SLICE_X3Y65          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.187     4.409 r  compressor/chain2_0/carry4_inst0/O[0]
                         net (fo=1, routed)           1.311     5.721    dst7_OBUF[0]
    V17                                                               r  dst7_OBUF[0]_inst/I
    V17                  OBUF (Prop_obuf_I_O)         2.395     8.116 r  dst7_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.116    dst7[0]
    V17                                                               r  dst7[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src2_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            dst6[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.150ns  (logic 3.964ns (55.440%)  route 3.186ns (44.560%))
  Logic Levels:           7  (CARRY4=3 FDRE=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src2_reg[0]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.341     0.341 r  src2_reg[0]/Q
                         net (fo=7, routed)           1.076     1.417    compressor/chain0_0/lut6_2_inst2/I0
    SLICE_X1Y64                                                       r  compressor/chain0_0/lut6_2_inst2/LUT6/I0
    SLICE_X1Y64          LUT6 (Prop_lut6_I0_O)        0.097     1.514 r  compressor/chain0_0/lut6_2_inst2/LUT6/O
                         net (fo=1, routed)           0.000     1.514    compressor/chain0_0/prop[2]
    SLICE_X1Y64                                                       r  compressor/chain0_0/carry4_inst0/S[2]
    SLICE_X1Y64          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.301     1.815 r  compressor/chain0_0/carry4_inst0/CO[3]
                         net (fo=1, routed)           0.000     1.815    compressor/chain0_0/carryout[3]
    SLICE_X1Y65                                                       r  compressor/chain0_0/carry4_inst1/CI
    SLICE_X1Y65          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.159     1.974 r  compressor/chain0_0/carry4_inst1/O[0]
                         net (fo=6, routed)           0.868     2.842    compressor/chain1_0/dst[0]
    SLICE_X0Y65                                                       r  compressor/chain1_0/lut5_prop1/I4
    SLICE_X0Y65          LUT5 (Prop_lut5_I4_O)        0.224     3.066 r  compressor/chain1_0/lut5_prop1/O
                         net (fo=1, routed)           0.000     3.066    compressor/chain1_0/prop[1]
    SLICE_X0Y65                                                       r  compressor/chain1_0/carry4_inst0/S[1]
    SLICE_X0Y65          CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.432     3.498 r  compressor/chain1_0/carry4_inst0/O[2]
                         net (fo=1, routed)           1.242     4.740    dst6_OBUF[0]
    T11                                                               r  dst6_OBUF[0]_inst/I
    T11                  OBUF (Prop_obuf_I_O)         2.410     7.150 r  dst6_OBUF[0]_inst/O
                         net (fo=0)                   0.000     7.150    dst6[0]
    T11                                                               r  dst6[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 src6_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.253ns  (logic 0.128ns (50.507%)  route 0.125ns (49.493%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE                         0.000     0.000 r  src6_reg[5]/C
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[5]/Q
                         net (fo=3, routed)           0.125     0.253    src6[5]
    SLICE_X4Y67          FDRE                                         r  src6_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src6_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src6_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.505%)  route 0.131ns (50.495%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y67          FDRE                         0.000     0.000 r  src6_reg[4]/C
    SLICE_X4Y67          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  src6_reg[4]/Q
                         net (fo=7, routed)           0.131     0.259    src6[4]
    SLICE_X4Y67          FDRE                                         r  src6_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src11_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src11_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.266ns  (logic 0.141ns (52.935%)  route 0.125ns (47.065%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y68          FDRE                         0.000     0.000 r  src11_reg[1]/C
    SLICE_X0Y68          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src11_reg[1]/Q
                         net (fo=5, routed)           0.125     0.266    src11[1]
    SLICE_X1Y68          FDRE                                         r  src11_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src3_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src3_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.141ns (51.815%)  route 0.131ns (48.185%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y64          FDRE                         0.000     0.000 r  src3_reg[1]/C
    SLICE_X1Y64          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src3_reg[1]/Q
                         net (fo=5, routed)           0.131     0.272    src3[1]
    SLICE_X0Y64          FDRE                                         r  src3_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.148ns (54.270%)  route 0.125ns (45.730%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src9_reg[2]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src9_reg[2]/Q
                         net (fo=5, routed)           0.125     0.273    src9[2]
    SLICE_X2Y66          FDRE                                         r  src9_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src7_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src7_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.273ns  (logic 0.148ns (54.250%)  route 0.125ns (45.750%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y65          FDRE                         0.000     0.000 r  src7_reg[5]/C
    SLICE_X2Y65          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  src7_reg[5]/Q
                         net (fo=5, routed)           0.125     0.273    src7[5]
    SLICE_X2Y65          FDRE                                         r  src7_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src9_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src9_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.614%)  route 0.121ns (42.386%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src9_reg[1]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src9_reg[1]/Q
                         net (fo=5, routed)           0.121     0.285    src9[1]
    SLICE_X2Y66          FDRE                                         r  src9_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src4_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src4_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.141ns (48.868%)  route 0.148ns (51.132%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y65          FDRE                         0.000     0.000 r  src4_reg[1]/C
    SLICE_X0Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src4_reg[1]/Q
                         net (fo=9, routed)           0.148     0.289    src4[1]
    SLICE_X1Y65          FDRE                                         r  src4_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src12_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src12_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.292ns  (logic 0.164ns (56.157%)  route 0.128ns (43.843%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y66          FDRE                         0.000     0.000 r  src12_reg[1]/C
    SLICE_X2Y66          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  src12_reg[1]/Q
                         net (fo=7, routed)           0.128     0.292    src12[1]
    SLICE_X4Y66          FDRE                                         r  src12_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 src5_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            src5_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.141ns (46.416%)  route 0.163ns (53.584%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE                         0.000     0.000 r  src5_reg[1]/C
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  src5_reg[1]/Q
                         net (fo=5, routed)           0.163     0.304    src5[1]
    SLICE_X3Y65          FDRE                                         r  src5_reg[2]/D
  -------------------------------------------------------------------    -------------------





