[p LITE_MODE AUTOSTATIC PIC14 PIC14E ]
[d version 1.1 ]
[d edition pro ]
[d chip 16F1829 ]
[d frameptr 6 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
"492 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\doprnt.c
[v _sprintf sprintf `(i  1 e 2 0 ]
"62 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\float.c
[v ___ftpack __ftpack `(f  1 e 3 0 ]
"86 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\ftadd.c
[v ___ftadd __ftadd `(f  1 e 3 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
"4 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\Umul8.c
[v ___bmul __bmul `(uc  1 e 1 0 ]
[v i1___bmul __bmul `(uc  1 e 1 0 ]
"6 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\pic\eeprom.c
[v _eecpymem eecpymem `(v  1 e 0 0 ]
"24
[v _memcpyee memcpyee `(v  1 e 0 0 ]
"19 D:\ÉçÉ{ÉRÉì\2015ÉçÉ{ÉRÉì\ÇoÇhÇb\16F1829\MPLABXProjects\Pseigyo.X\main.c
[v _inter inter `II(v  1 e 0 0 ]
"39
[v _main main `(v  1 e 0 0 ]
"15 D:\ÉçÉ{ÉRÉì\2015ÉçÉ{ÉRÉì\ÇoÇhÇb\16F1829\MPLABXProjects\Pseigyo.X\spi.c
[v _slave_reg slave_reg `(v  1 e 0 0 ]
"43
[v _slaveread slaveread `(uc  1 e 1 0 ]
"6 D:\ÉçÉ{ÉRÉì\2015ÉçÉ{ÉRÉì\ÇoÇhÇb\16F1829\MPLABXProjects\Pseigyo.X\usart.c
[v _henkan henkan `(v  1 e 0 0 ]
"13
[v _sousin sousin `(v  1 e 0 0 ]
"414 C:\Program Files (x86)\Microchip\xc8\v1.34\include\pic16f1829.h
[v _PORTA PORTA `VEuc  1 e 1 @12 ]
"463
[v _PORTB PORTB `VEuc  1 e 1 @13 ]
"501
[v _PORTC PORTC `VEuc  1 e 1 @14 ]
"737
[v _TMR0 TMR0 `VEuc  1 e 1 @21 ]
"940
[v _TMR2 TMR2 `VEuc  1 e 1 @26 ]
"959
[v _PR2 PR2 `VEuc  1 e 1 @27 ]
"978
[v _T2CON T2CON `VEuc  1 e 1 @28 ]
"1152
[v _TRISA TRISA `VEuc  1 e 1 @140 ]
"1201
[v _TRISB TRISB `VEuc  1 e 1 @141 ]
"1239
[v _TRISC TRISC `VEuc  1 e 1 @142 ]
"1475
[v _OPTION_REG OPTION_REG `VEuc  1 e 1 @149 ]
"1722
[v _OSCCON OSCCON `VEuc  1 e 1 @153 ]
"2883
[v _ANSELA ANSELA `VEuc  1 e 1 @396 ]
"2929
[v _ANSELB ANSELB `VEuc  1 e 1 @397 ]
"2964
[v _ANSELC ANSELC `VEuc  1 e 1 @398 ]
"3227
[v _TXREG TXREG `VEuc  1 e 1 @410 ]
"3246
[v _SPBRG SPBRG `VEus  1 e 2 @411 ]
"3290
[v _RCSTA RCSTA `VEuc  1 e 1 @413 ]
"3351
[v _TXSTA TXSTA `VEuc  1 e 1 @414 ]
"3463
[v _WPUA WPUA `VEuc  1 e 1 @524 ]
"3636
[v _SSP1BUF SSP1BUF `VEuc  1 e 1 @529 ]
"3747
[v _SSP1STAT SSP1STAT `VEuc  1 e 1 @532 ]
[s S114 . 1 `uc 1 BF 1 0 :1:0 
`uc 1 UA 1 0 :1:1 
`uc 1 R_nW 1 0 :1:2 
`uc 1 S 1 0 :1:3 
`uc 1 P 1 0 :1:4 
`uc 1 D_nA 1 0 :1:5 
`uc 1 CKE 1 0 :1:6 
`uc 1 SMP 1 0 :1:7 
]
"3769
[u S123 . 1 `S114 1 . 1 0 ]
[v _SSP1STATbits SSP1STATbits `VES123  1 e 1 @532 ]
"3868
[v _SSP1CON1 SSP1CON1 `VEuc  1 e 1 @533 ]
"4628
[v _CCPR1L CCPR1L `VEuc  1 e 1 @657 ]
"4647
[v _CCPR1H CCPR1H `VEuc  1 e 1 @658 ]
"4666
[v _CCP1CON CCP1CON `VEuc  1 e 1 @659 ]
"4977
[v _PSTR1CON PSTR1CON `VEuc  1 e 1 @662 ]
"5338
[v _CCPTMRS CCPTMRS `VEuc  1 e 1 @670 ]
"5812
[v _IOCAP IOCAP `VEuc  1 e 1 @913 ]
"5926
[v _IOCAF IOCAF `VEuc  1 e 1 @915 ]
[s S19 . 1 `uc 1 IOCAF0 1 0 :1:0 
`uc 1 IOCAF1 1 0 :1:1 
`uc 1 IOCAF2 1 0 :1:2 
`uc 1 IOCAF3 1 0 :1:3 
`uc 1 IOCAF4 1 0 :1:4 
`uc 1 IOCAF5 1 0 :1:5 
]
"5944
[s S26 . 1 `uc 1 IOCAF 1 0 :6:0 
]
[u S28 . 1 `S19 1 . 1 0 `S26 1 . 1 0 ]
[v _IOCAFbits IOCAFbits `VES28  1 e 1 @915 ]
"7208
[v _GIE GIE `VEb  1 e 0 @95 ]
"7322
[v _IOCIE IOCIE `VEb  1 e 0 @91 ]
"7436
[v _P1CSEL P1CSEL `VEb  1 e 0 @2290 ]
"7452
[v _P1DSEL P1DSEL `VEb  1 e 0 @2291 ]
"7482
[v _PEIE PEIE `VEb  1 e 0 @94 ]
"7510
[v _RA0 RA0 `VEb  1 e 0 @96 ]
"7512
[v _RA1 RA1 `VEb  1 e 0 @97 ]
"7514
[v _RA2 RA2 `VEb  1 e 0 @98 ]
"7516
[v _RA3 RA3 `VEb  1 e 0 @99 ]
"7518
[v _RA4 RA4 `VEb  1 e 0 @100 ]
"7520
[v _RA5 RA5 `VEb  1 e 0 @101 ]
"7524
[v _RB5 RB5 `VEb  1 e 0 @109 ]
"7528
[v _RB7 RB7 `VEb  1 e 0 @111 ]
"7530
[v _RC0 RC0 `VEb  1 e 0 @112 ]
"7532
[v _RC1 RC1 `VEb  1 e 0 @113 ]
"7534
[v _RC2 RC2 `VEb  1 e 0 @114 ]
"7536
[v _RC3 RC3 `VEb  1 e 0 @115 ]
"7538
[v _RC4 RC4 `VEb  1 e 0 @116 ]
"7540
[v _RC5 RC5 `VEb  1 e 0 @117 ]
"7558
[v _RXDTSEL RXDTSEL `VEb  1 e 0 @2287 ]
"7612
[v _SSP1IE SSP1IE `VEb  1 e 0 @1163 ]
"7614
[v _SSP1IF SSP1IF `VEb  1 e 0 @139 ]
"7650
[v _T0IE T0IE `VEb  1 e 0 @93 ]
"7652
[v _T0IF T0IF `VEb  1 e 0 @90 ]
"7746
[v _TMR2ON TMR2ON `VEb  1 e 0 @226 ]
"7796
[v _TRMT TRMT `VEb  1 e 0 @3313 ]
"7818
[v _TXCKSEL TXCKSEL `VEb  1 e 0 @2282 ]
"7824
[v _TXIF TXIF `VEb  1 e 0 @140 ]
"354 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\doprnt.c
[v _dpowers dpowers `DCC[5]ui  1 s 10 dpowers ]
"8 D:\ÉçÉ{ÉRÉì\2015ÉçÉ{ÉRÉì\ÇoÇhÇb\16F1829\MPLABXProjects\Pseigyo.X\main.c
[v _time time `i  1 e 2 0 ]
"9
[v _target target `i  1 e 2 0 ]
"10
[v _count count `i  1 e 2 0 ]
"11
[v _max_ope max_ope `i  1 e 2 0 ]
"12
[v _p_band p_band `i  1 e 2 0 ]
"13
[v _kp kp `i  1 e 2 0 ]
"14
[v _dev dev `i  1 e 2 0 ]
"3 D:\ÉçÉ{ÉRÉì\2015ÉçÉ{ÉRÉì\ÇoÇhÇb\16F1829\MPLABXProjects\Pseigyo.X\usart.h
[v _str str `[7]uc  1 e 7 0 ]
"39 D:\ÉçÉ{ÉRÉì\2015ÉçÉ{ÉRÉì\ÇoÇhÇb\16F1829\MPLABXProjects\Pseigyo.X\main.c
[v _main main `(v  1 e 0 0 ]
{
"114
} 0
"13 D:\ÉçÉ{ÉRÉì\2015ÉçÉ{ÉRÉì\ÇoÇhÇb\16F1829\MPLABXProjects\Pseigyo.X\usart.c
[v _sousin sousin `(v  1 e 0 0 ]
{
"15
[v sousin@i i `i  1 a 2 34 ]
"13
[v sousin@sdata sdata `i  1 p 2 31 ]
"34
} 0
"6
[v _henkan henkan `(v  1 e 0 0 ]
{
[v henkan@sdata sdata `i  1 p 2 29 ]
"11
} 0
"492 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\doprnt.c
[v _sprintf sprintf `(i  1 e 2 0 ]
{
[v sprintf@sp sp `*.4uc  1 a 1 wreg ]
"528
[v sprintf@val val `ui  1 a 2 25 ]
"499
[v sprintf@c c `c  1 a 1 28 ]
"506
[v sprintf@prec prec `c  1 a 1 24 ]
"508
[v sprintf@flag flag `uc  1 a 1 23 ]
"494
[v sprintf@ap ap `[1]*.4v  1 a 1 22 ]
"492
[v sprintf@sp sp `*.4uc  1 a 1 wreg ]
[v sprintf@f f `*.25DCCuc  1 p 2 14 ]
"533
[v sprintf@sp sp `*.4uc  1 a 1 27 ]
"1541
} 0
"6 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\lwmod.c
[v ___lwmod __lwmod `(ui  1 e 2 0 ]
{
"11
[v ___lwmod@counter counter `uc  1 a 1 13 ]
"6
[v ___lwmod@divisor divisor `ui  1 p 2 8 ]
[v ___lwmod@dividend dividend `ui  1 p 2 10 ]
"26
} 0
"6 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\lwdiv.c
[v ___lwdiv __lwdiv `(ui  1 e 2 0 ]
{
"11
[v ___lwdiv@quotient quotient `ui  1 a 2 5 ]
"12
[v ___lwdiv@counter counter `uc  1 a 1 7 ]
"6
[v ___lwdiv@divisor divisor `ui  1 p 2 0 ]
[v ___lwdiv@dividend dividend `ui  1 p 2 2 ]
"31
} 0
"15 D:\ÉçÉ{ÉRÉì\2015ÉçÉ{ÉRÉì\ÇoÇhÇb\16F1829\MPLABXProjects\Pseigyo.X\spi.c
[v _slave_reg slave_reg `(v  1 e 0 0 ]
{
"37
} 0
"4 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\Umul8.c
[v ___bmul __bmul `(uc  1 e 1 0 ]
{
[v ___bmul@multiplier multiplier `uc  1 a 1 wreg ]
"6
[v ___bmul@product product `uc  1 a 1 2 ]
"4
[v ___bmul@multiplier multiplier `uc  1 a 1 wreg ]
[v ___bmul@multiplicand multiplicand `uc  1 p 1 0 ]
"6
[v ___bmul@multiplier multiplier `uc  1 a 1 3 ]
"51
} 0
"6 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\awdiv.c
[v ___awdiv __awdiv `(i  1 e 2 0 ]
{
"11
[v ___awdiv@quotient quotient `i  1 a 2 7 ]
"12
[v ___awdiv@sign sign `uc  1 a 1 6 ]
[v ___awdiv@counter counter `uc  1 a 1 5 ]
"6
[v ___awdiv@divisor divisor `i  1 p 2 0 ]
[v ___awdiv@dividend dividend `i  1 p 2 2 ]
"42
} 0
"19 D:\ÉçÉ{ÉRÉì\2015ÉçÉ{ÉRÉì\ÇoÇhÇb\16F1829\MPLABXProjects\Pseigyo.X\main.c
[v _inter inter `II(v  1 e 0 0 ]
{
"37
} 0
"43 D:\ÉçÉ{ÉRÉì\2015ÉçÉ{ÉRÉì\ÇoÇhÇb\16F1829\MPLABXProjects\Pseigyo.X\spi.c
[v _slaveread slaveread `(uc  1 e 1 0 ]
{
"60
} 0
"4 C:\Program Files (x86)\Microchip\xc8\v1.34\sources\common\Umul8.c
[v i1___bmul __bmul `(uc  1 e 1 0 ]
{
[v i1___bmul@multiplier multiplier `uc  1 a 1 wreg ]
[v i1___bmul@product __bmul `uc  1 a 1 2 ]
[v i1___bmul@multiplier multiplier `uc  1 a 1 wreg ]
[v i1___bmul@multiplicand multiplicand `uc  1 p 1 0 ]
"6
[v i1___bmul@multiplier multiplier `uc  1 a 1 3 ]
"51
} 0
