{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 16 10:24:53 2022 " "Info: Processing started: Wed Nov 16 10:24:53 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off lab5 -c lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s51_nsnr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s51_nsnr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s51_nsnr " "Info: Found entity 1: s51_nsnr" {  } { { "s51_nsnr.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s51_nsnr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s52_rs.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s52_rs.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s52_rs " "Info: Found entity 1: s52_rs" {  } { { "s52_rs.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s52_rs.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file d.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d " "Info: Found entity 1: d" {  } { { "d.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/d.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s54_2st.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s54_2st.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s54_2st " "Info: Found entity 1: s54_2st" {  } { { "s54_2st.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_2st.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "s54_d3tr.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file s54_d3tr.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 s54_d3tr " "Info: Found entity 1: s54_d3tr" {  } { { "s54_d3tr.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/s54_d3tr.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v_45_d_din.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v_45_d_din.v" { { "Info" "ISGN_ENTITY_NAME" "1 v_45_d_din " "Info: Found entity 1: v_45_d_din" {  } { { "v_45_d_din.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/v_45_d_din.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ssv54_d_din.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ssv54_d_din.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ssv54_d_din " "Info: Found entity 1: ssv54_d_din" {  } { { "ssv54_d_din.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v55_jk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v55_jk.v" { { "Info" "ISGN_ENTITY_NAME" "1 v55_jk " "Info: Found entity 1: v55_jk" {  } { { "v55_jk.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/v55_jk.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v56_t.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v56_t.v" { { "Info" "ISGN_ENTITY_NAME" "1 v56_t " "Info: Found entity 1: v56_t" {  } { { "v56_t.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/v56_t.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sv56.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file sv56.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 sv56 " "Info: Found entity 1: sv56" {  } { { "sv56.bdf" "" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/sv56.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "v57.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file v57.v" { { "Info" "ISGN_ENTITY_NAME" "1 v57 " "Info: Found entity 1: v57" {  } { { "v57.v" "" { Text "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/v57.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "ssv54_d_din " "Info: Elaborating entity \"ssv54_d_din\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s54_2st s54_2st:inst " "Info: Elaborating entity \"s54_2st\" for hierarchy \"s54_2st:inst\"" {  } { { "ssv54_d_din.bdf" "inst" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { { 136 288 384 232 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s54_d3tr s54_d3tr:inst2 " "Info: Elaborating entity \"s54_d3tr\" for hierarchy \"s54_d3tr:inst2\"" {  } { { "ssv54_d_din.bdf" "inst2" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { { 136 496 592 232 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "v_45_d_din v_45_d_din:inst3 " "Info: Elaborating entity \"v_45_d_din\" for hierarchy \"v_45_d_din:inst3\"" {  } { { "ssv54_d_din.bdf" "inst3" { Schematic "D:/MyDoc/Projects/labs5/Проектирование цифровых устройств/lab5/ssv54_d_din.bdf" { { 136 720 816 232 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 0}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Info: Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Info: Implemented 3 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 0} { "Info" "ICUT_CUT_TM_LCELLS" "6 " "Info: Implemented 6 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 0}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 0}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "lab5 " "Warning: Ignored assignments for entity \"lab5\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity lab5 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_ROOT_REGION ON -entity lab5 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab5 -section_id \"Root Region\" " "Warning: Assignment of entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity lab5 -section_id \"Root Region\" is ignored" {  } {  } 0 0 "Assignment of entity %1!s! is ignored" 0 0 "" 0 0}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "217 " "Info: Peak virtual memory: 217 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Wed Nov 16 10:24:53 2022 " "Info: Processing ended: Wed Nov 16 10:24:53 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
