cross16-sweep.blif
Stage: Creating work/cross16-sweep directory and copying design
Stage: TLUT mapper
Debug: Elapsed time after mapping: 4,450e-01s
Debug: Elapsed time after resource sharing: 4,470e-01s
Debug: Num Cones considered: 14560
Debug: Num Cones retained: 4288
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 234
Luts (TLUTS)    depth           check           
80 (75)         2               PASSED          
Stage: TCON mapper + TLC
Debug: Elapsed time after mapping: 7,680e-01s
Num LUT resources used with sharing: 0
Debug: Elapsed time after resource sharing: 7,770e-01s
Debug: Num Cones considered: 800
Debug: Num Cones retained: 800
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 48
Luts (TLUT/TCON)depth           check           
0 (0/16)        0               PASSED          
Stage: TCON mapper
Debug: Elapsed time after mapping: 2,007e+00s
Num LUT resources used with sharing: 0
Debug: Elapsed time after resource sharing: 2,013e+00s
Debug: Num Cones considered: 14560
Debug: Num Cones retained: 4288
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 322
Luts (TLUT/TCON)depth           check           
0 (0/164)       0               PASSED          
Stage: SimpleMAP
Debug: Elapsed time after mapping: 4,190e-01s
Debug: Num Cones considered: 10192
Debug: Num Cones retained: 3616
Debug: Num Cones considered: 13648
Debug: Num Cones retained: 3616
Debug: Num Cones considered: 12567
Debug: Num Cones retained: 3463
Debug: Num Cones considered: 12567
Debug: Num Cones retained: 3463
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 480
Luts            depth           check           
160             4               PASSED          
Stage: ABC fpga
Luts            depth           check           
160             4               PASSED          
tlc2
Stage: Creating work/tlc2-sweep directory and copying design
Stage: TLUT mapper
Debug: Elapsed time after mapping: 2,160e-01s
Debug: Elapsed time after resource sharing: 2,190e-01s
Debug: Num Cones considered: 6925
Debug: Num Cones retained: 1559
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 151
Luts (TLUTS)    depth           check           
50 (23)         7               PASSED          
Stage: TCON mapper + TLC
Debug: Elapsed time after mapping: 5,840e-01s
Num LUT resources used with sharing: 22
Debug: Elapsed time after resource sharing: 5,900e-01s
Debug: Num Cones considered: 5837
Debug: Num Cones retained: 1487
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 91
Luts (TLUT/TCON)depth           check           
28 (10/2)       5               PASSED          
Stage: TCON mapper
Debug: Elapsed time after mapping: 4,940e-01s
Num LUT resources used with sharing: 22
Warning: Resource sharing incomplete: ActivationSet(activation_function{631},share_with{642,644,657,677,},num_luts{6},bdd_vars{p[2],p[0],})
Warning: Resource sharing incomplete: ActivationSet(activation_function{680},share_with{642,677,},num_luts{1},bdd_vars{p[2],p[0],p[1],})
Warning: Resource sharing incomplete: ActivationSet(activation_function{662},share_with{642,644,677,},num_luts{1},bdd_vars{p[2],p[0],p[1],})
Warning: Resource sharing incomplete: ActivationSet(activation_function{657},share_with{631,644,677,},num_luts{2},bdd_vars{p[2],p[0],p[1],})
Debug: Elapsed time after resource sharing: 5,020e-01s
Debug: Num Cones considered: 6925
Debug: Num Cones retained: 1563
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 164
Luts (TLUT/TCON)depth           check           
43 (20/16)      6               PASSED          
Stage: SimpleMAP
Debug: Elapsed time after mapping: 1,940e-01s
Debug: Num Cones considered: 7307
Debug: Num Cones retained: 1558
Debug: Num Cones considered: 10483
Debug: Num Cones retained: 1636
Debug: Num Cones considered: 9967
Debug: Num Cones retained: 1579
Debug: Num Cones considered: 10150
Debug: Num Cones retained: 1598
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 300
Luts            depth           check           
91              7               PASSED          
Stage: ABC fpga
Luts            depth           check           
99              7               PASSED          
tlc4
Stage: Creating work/tlc4-sweep directory and copying design
Stage: TLUT mapper
Debug: Elapsed time after mapping: 1,330e-01s
Debug: Elapsed time after resource sharing: 1,350e-01s
Debug: Num Cones considered: 1790
Debug: Num Cones retained: 574
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 60
Luts (TLUTS)    depth           check           
20 (17)         2               PASSED          
Stage: TCON mapper + TLC
Debug: Elapsed time after mapping: 2,580e-01s
Num LUT resources used with sharing: 14
Debug: Elapsed time after resource sharing: 2,630e-01s
Debug: Num Cones considered: 532
Debug: Num Cones retained: 287
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 53
Luts (TLUT/TCON)depth           check           
14 (12/2)       1               PASSED          
Stage: TCON mapper
Debug: Elapsed time after mapping: 3,440e-01s
Num LUT resources used with sharing: 14
Debug: Elapsed time after resource sharing: 3,500e-01s
Debug: Num Cones considered: 1772
Debug: Num Cones retained: 572
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 87
Luts (TLUT/TCON)depth           check           
16 (11/16)      2               PASSED          
Stage: SimpleMAP
Debug: Elapsed time after mapping: 1,510e-01s
Debug: Num Cones considered: 1725
Debug: Num Cones retained: 584
Debug: Num Cones considered: 2553
Debug: Num Cones retained: 600
Debug: Num Cones considered: 2466
Debug: Num Cones retained: 584
Debug: Num Cones considered: 2494
Debug: Num Cones retained: 590
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 98
Luts            depth           check           
31              3               PASSED          
Stage: ABC fpga
Luts            depth           check           
31              3               PASSED          
regex
Stage: Creating work/grid_tile directory and copying design
Stage: Synthesizing
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 10.0 Build 218 06/27/2010 SJ Full Version
    Info: Copyright (C) 1991-2010 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Tue Sep 16 14:14:33 2014
Info: Command: quartus_map grid_tile.qsf
Info: Parallel compilation is enabled and will use 4 of the 4 processors detected
Info: Found 2 design units, including 1 entities, in source file design/countDecoder.vhd
    Info: Found design unit 1: countDecoder-RTL
    Info: Found entity 1: countDecoder
Info: Found 2 design units, including 1 entities, in source file design/counter.vhd
    Info: Found design unit 1: counter-rtl
    Info: Found entity 1: counter
Info: Found 2 design units, including 1 entities, in source file design/test.vhd
    Info: Found design unit 1: test-RTL
    Info: Found entity 1: test
Info: Found 2 design units, including 1 entities, in source file design/top_genericblock.vhd
    Info: Found design unit 1: top_genericblock-RTL
    Info: Found entity 1: top_genericblock
Info: Found 2 design units, including 1 entities, in source file design/grid_tile.vhd
    Info: Found design unit 1: grid_tile-RTL
    Info: Found entity 1: grid_tile
Info: Elaborating entity "grid_tile" for the top level hierarchy
Info: Elaborating entity "top_genericblock" for hierarchy "top_genericblock:Counter_ent"
Info: Elaborating entity "counter" for hierarchy "top_genericblock:Counter_ent|counter:Counter_ent"
Info: Elaborating entity "countDecoder" for hierarchy "top_genericblock:Counter_ent|countDecoder:CountDecoder_ent"
Error: Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 0 errors, 0 warnings
    Error: Peak virtual memory: 397 megabytes
    Error: Processing ended: Tue Sep 16 14:14:36 2014
    Error: Elapsed time: 00:00:03
    Error: Total CPU time (on all processors): 00:00:02
Please ignore the error message "Error: Quartus II Analysis & Synthesis was unsuccessful" if 0 errors and 0 warnings are found.
Stage: Generating parameters
Attention: Verify the detected parameters by inspecting work/grid_tile/grid_tile.par
Stage: Resynthesizing
Stage: TLUT mapper
Debug: Elapsed time after mapping: 1,450e-01s
Debug: Elapsed time after resource sharing: 1,480e-01s
Debug: Num Cones considered: 1354
Debug: Num Cones retained: 488
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 78
Luts (TLUTS)    depth           check           
26 (12)         4               PASSED          
Stage: TCON mapper + TLC
Debug: Elapsed time after mapping: 3,730e-01s
Num LUT resources used with sharing: 24
Debug: Elapsed time after resource sharing: 3,810e-01s
Debug: Num Cones considered: 984
Debug: Num Cones retained: 364
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 80
Luts (TLUT/TCON)depth           check           
24 (7/4)        4               PASSED          
Stage: TCON mapper
Debug: Elapsed time after mapping: 4,100e-01s
Num LUT resources used with sharing: 24
Debug: Elapsed time after resource sharing: 4,160e-01s
Debug: Num Cones considered: 1602
Debug: Num Cones retained: 492
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 96
Luts (TLUT/TCON)depth           check           
24 (7/10)       4               PASSED          
Stage: SimpleMAP
Debug: Elapsed time after mapping: 1,320e-01s
Debug: Num Cones considered: 1529
Debug: Num Cones retained: 468
Debug: Num Cones considered: 2164
Debug: Num Cones retained: 470
Debug: Num Cones considered: 2158
Debug: Num Cones retained: 470
Debug: Num Cones considered: 2158
Debug: Num Cones retained: 467
Debug: Num cones not considered because of excessive BDD size: 0
Debug: Num cones not considered to merge because of excessive BDD size: 0
Debug: Times max cone num to consider reached: 0
Debug: Times max cone num to save reached: 0
Debug: Cones expanded: 143
Luts            depth           check           
43              5               PASSED          
Stage: ABC fpga
Luts            depth           check           
44              5               PASSED          
