GowinSynthesis start
Running parser ...
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\gowin_clkdiv\gowin_clkdiv.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\gowin_rpll\gowin_rpll.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\msx_slot\msx_slot.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\ram\ip_ram.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\tangprimer20k_vdp_cartridge_test.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_color_bus.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_color_decoder.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_graphic123m.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_inst.v'
Undeclared symbol 'p_video_dh_clk', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_inst.v":207)
Undeclared symbol 'p_video_dl_clk', assumed default net type 'wire'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_inst.v":208)
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_interrupt.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_ram_256byte.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_register.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_spinforam.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_sprite.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_ssg.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_text12.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_wait_control.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_double_buffer.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_out.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_out_bilinear.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_out_hmag.v'
Analyzing Verilog file 'D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_ram_line_buffer.v'
Compiling module 'tangprimer20k_vdp_cartridge_test'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\tangprimer20k_vdp_cartridge_test.v":24)
Compiling module 'Gowin_rPLL'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\gowin_rpll\gowin_rpll.v":10)
Compiling module 'Gowin_CLKDIV'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\gowin_clkdiv\gowin_clkdiv.v":10)
Compiling module 'msx_slot'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\msx_slot\msx_slot.v":58)
Compiling module 'vdp_inst'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_inst.v":58)
Compiling module 'vdp'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp.v":58)
Compiling module 'vdp_color_bus'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_color_bus.v":56)
Compiling module 'vdp_interrupt'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_interrupt.v":57)
Compiling module 'vdp_ssg'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_ssg.v":58)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_ssg.v":146)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_ssg.v":188)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_ssg.v":340)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_ssg.v":359)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_ssg.v":379)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_ssg.v":467)
Compiling module 'vdp_color_decoder'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_color_decoder.v":56)
Compiling module 'vdp_text12'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_text12.v":58)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_text12.v":146)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 3("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_text12.v":150)
WARN  (EX3791) : Expression size 8 truncated to fit in target size 7("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_text12.v":226)
Compiling module 'vdp_graphic123m'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_graphic123m.v":62)
Compiling module 'vdp_sprite'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_sprite.v":58)
Compiling module 'vdp_spinforam'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_spinforam.v":58)
Extracting RAM for identifier 'ff_memory'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_spinforam.v":66)
Compiling module 'vdp_ram_256byte'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_ram_256byte.v":32)
Extracting RAM for identifier 'ff_block_ram'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_ram_256byte.v":43)
WARN  (EX3791) : Expression size 10 truncated to fit in target size 9("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_sprite.v":780)
Compiling module 'vdp_register'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp_register.v":56)
Compiling module 'ip_ram'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\ram\ip_ram.v":5)
Extracting RAM for identifier 'ff_ram'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\ram\ip_ram.v":16)
Compiling module 'video_out(hs_positive=1'b0,vs_positive=1'b0)'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_out.v":60)
WARN  (EX3771) : Module instantiation should have an instance name("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_out.v":252)
Compiling module 'video_out_hmag'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_out_hmag.v":60)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 10("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_out_hmag.v":107)
Compiling module 'video_double_buffer'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_double_buffer.v":58)
Compiling module 'video_ram_line_buffer'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_ram_line_buffer.v":58)
Extracting RAM for identifier 'ff_imem'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_ram_line_buffer.v":69)
Compiling module 'video_out_bilinear'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_out_bilinear.v":60)
WARN  (EX3670) : Actual bit length 10 differs from formal bit length 11 for port 'h_cnt'("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\video_out\video_out.v":258)
NOTE  (EX0101) : Current top module is "tangprimer20k_vdp_cartridge_test"
[5%] Running netlist conversion ...
WARN  (CV0016) : Input clk27m is unused("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\tangprimer20k_vdp_cartridge_test.v":26)
WARN  (CV0016) : Input dipsw is unused("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\tangprimer20k_vdp_cartridge_test.v":27)
WARN  (CV0016) : Input p_slot_rd_n is unused("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\tangprimer20k_vdp_cartridge_test.v":34)
WARN  (CV0016) : Input p_slot_m1_n is unused("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\tangprimer20k_vdp_cartridge_test.v":35)
WARN  (CV0016) : Input p_slot_rfsh_n is unused("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\tangprimer20k_vdp_cartridge_test.v":36)
Running device independent optimization ...
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
[75%] Tech-Mapping Phase 2 completed
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "vdp_interrupt" instantiated to "u_vdp_interrupt" is swept in optimizing("D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\src\v9918\vdp.v":372)
[95%] Generate netlist file "D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\impl\gwsynthesis\tangprimer20k_vdp_cartridge_v9918.vg" completed
[100%] Generate report file "D:\github\HRA_product\TangCartMSX\RTL\tangprimer20k_vdp_cartridge_v9918\impl\gwsynthesis\tangprimer20k_vdp_cartridge_v9918_syn.rpt.html" completed
GowinSynthesis finish
