
istflow -prj "D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/debug/cali/debug.rvl" -design "df1_lidar_top_impl1.rvp" 
-- all messages logged in file D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/reveal_error.log
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v' (VERI-1482)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(113): WARNING: parameter declaration becomes local in 'df1_lidar_top' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr3_sdram_mem_top_wrapper_ddr3_ipcore.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr3_ipcore_bb.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr_clks_ddr3_ipcore_bb.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/df1_ddr3_ip.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x64/asfifo_256x64.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x96/asfifo_256x96.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_decode/asfifo_decode.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/code_ram128x32/code_ram128x32.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_2048x8/dataram_2048x8.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dcfifo_rmiirx_36x2/dcfifo_rmiirx_36x2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dcfifo_rmiitx_2048x2/dcfifo_rmiitx_2048x2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dcfifo_rmiitx_4096x2/dcfifo_rmiitx_4096x2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/divider_24bit/divider_24bit_bb.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/divider_32x24/divider_32x24_bb.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/divider_34x16/divider_34x16_bb.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/eth_pll/eth_pll.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/fifo_mac_frame_2048x10/fifo_mac_frame_2048x10.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/mpt2042_rom/mpt2042_rom.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier/multiplier.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_10x32/multiplier_10x32.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_16x8/multiplier_16x8.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_in32bit/multiplier_in32bit.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/pll/pll.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo128x88/sfifo128x88.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_64x48/sfifo_64x48.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sub_ip/sub_ip.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/synfifo_data_2048x8/synfifo_data_2048x8.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/df1_lidar_ip.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/phy_mdio/phy_mdio_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/phy_mdio/phy_mdio_drive.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v' (VERI-1482)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(130): WARNING: parameter declaration becomes local in 'eth_top' with formal parameter declaration list (VERI-1199)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(131): WARNING: parameter declaration becomes local in 'eth_top' with formal parameter declaration list (VERI-1199)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(132): WARNING: parameter declaration becomes local in 'eth_top' with formal parameter declaration list (VERI-1199)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(133): WARNING: parameter declaration becomes local in 'eth_top' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_rx.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_tx.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_rx.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_tx.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_rx.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_tx.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/ip_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_rx.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_tx.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_rx.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_tx.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/signal_dejitter.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/rotate_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/opto_switch_filter.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/opto_signal_dejitter.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/motor_monit.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v' (VERI-1482)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v(49): WARNING: parameter declaration becomes local in 'sync_control' with formal parameter declaration list (VERI-1199)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v(50): WARNING: parameter declaration becomes local in 'sync_control' with formal parameter declaration list (VERI-1199)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v(51): WARNING: parameter declaration becomes local in 'sync_control' with formal parameter declaration list (VERI-1199)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v(58): WARNING: parameter declaration becomes local in 'sync_control' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v' (VERI-1482)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v(42): WARNING: parameter declaration becomes local in 'opto_switch' with formal parameter declaration list (VERI-1199)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v(43): WARNING: parameter declaration becomes local in 'opto_switch' with formal parameter declaration list (VERI-1199)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v(44): WARNING: parameter declaration becomes local in 'opto_switch' with formal parameter declaration list (VERI-1199)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v(45): WARNING: parameter declaration becomes local in 'opto_switch' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_calculate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_emiperiod_cal.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_cnt.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/laser/laser_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/HV_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_control.v' (VERI-1482)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_control.v(57): WARNING: parameter declaration becomes local in 'adc_control' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dac.v' (VERI-1482)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dac.v(63): WARNING: parameter declaration becomes local in 'adc_to_dac' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_temp.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dist_2.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/pluse_average.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/temp_adc_filter.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/division.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/DA_SPI_pwm.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/dac_table.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/AD_SPI.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/gpx2/gpx2_control_wrapper.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/gpx2/gpx2_cfg.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/gpx2/gpx2_spi_master.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/gpx2/data_fill.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/gpx2/gpx2_lvds_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/gpx2/gpx2_lvds.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v' (VERI-1482)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v(17): INFO: analyzing included file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/datagram_cmd_defines.v' (VERI-1328)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v(17): INFO: back to file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v' (VERI-2320)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/datagram_cmd_defines.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/parameter_ident_define.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_control.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v' (VERI-1482)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v(16): INFO: analyzing included file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/datagram_cmd_defines.v' (VERI-1328)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v(16): INFO: back to file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v' (VERI-2320)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v(17): INFO: analyzing included file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/parameter_ident_define.v' (VERI-1328)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v(17): INFO: back to file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v' (VERI-2320)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udp_broadcast.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/angle2index.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/dist_measure.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/loop_packet.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/calib_packet.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_init_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_rw_ctrl.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_interface.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr_round_robin.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/flash_control.v' (VERI-1482)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/flash_control.v(105): WARNING: parameter declaration becomes local in 'flash_control' with formal parameter declaration list (VERI-1199)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/USRMCLK.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_flash_cmd.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_flash_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_master.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/dist_calculate.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/data_pre.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/index_cal.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/dist_cal.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/rssi_cal.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/div_rill.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/crc8_d8.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/decode_8b10b.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/iddr_init.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/lvds_ddrdata_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_cfg.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_spi_master.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_dataprc.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_top.v' (VERI-1482)
-- Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v' (VERI-1482)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(25): INFO: compiling module 'df1_lidar_top' (VERI-1018)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(881): INFO: elaborating module 'df1_lidar_top' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/pll/pll.v(85): INFO: elaborating module 'pll_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/df1_ddr3_ip.v(75): INFO: elaborating module 'df1_ddr3_ip_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_init_ctrl.v(88): INFO: elaborating module 'ddr3_init_ctrl_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_interface.v(183): INFO: elaborating module 'ddr3_interface_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/phy_mdio/phy_mdio_ctrl.v(683): INFO: elaborating module 'phy_mdio_ctrl_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(469): INFO: elaborating module 'eth_top_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/flash_control.v(676): INFO: elaborating module 'flash_control_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_control.v(119): INFO: elaborating module 'motor_control_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/rotate_control.v(166): INFO: elaborating module 'rotate_control_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/laser/laser_control.v(163): INFO: elaborating module 'laser_control_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/iddr_init.v(91): INFO: elaborating module 'iddr_init_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/iddr_init.v(91): INFO: elaborating module 'iddr_init_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v(477): INFO: elaborating module 'iddrx2f_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v(477): INFO: elaborating module 'iddrx2f_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_top.v(300): INFO: elaborating module 'mpt2042_top_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/dist_measure.v(221): INFO: elaborating module 'dist_measure_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/HV_control.v(313): INFO: elaborating module 'HV_control_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr3_sdram_mem_top_wrapper_ddr3_ipcore.v(225): INFO: elaborating module 'ddr3_sdram_mem_top_ddr3_ipcore_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_rw_ctrl.v(325): INFO: elaborating module 'ddr3_rw_ctrl_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr_round_robin.v(572): INFO: elaborating module 'ddr_round_robin_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/phy_mdio/phy_mdio_drive.v(302): INFO: elaborating module 'phy_mdio_drive_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/eth_pll/eth_pll.v(80): INFO: elaborating module 'eth_pll_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_top.v(63): INFO: elaborating module 'rmii_top_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_top.v(98): INFO: elaborating module 'mac_top_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_ctrl.v(191): INFO: elaborating module 'arp_ctrl_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/ip_top.v(169): INFO: elaborating module 'ip_top_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_control.v(371): INFO: elaborating module 'udpcom_control_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_ctrl.v(178): INFO: elaborating module 'eth_ctrl_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/USRMCLK.v(3): INFO: elaborating module 'USRMCLK_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_flash_top.v(192): INFO: elaborating module 'spi_flash_top_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/signal_dejitter.v(60): INFO: elaborating module 'signal_dejitter_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/signal_dejitter.v(60): INFO: elaborating module 'signal_dejitter_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v(589): INFO: elaborating module 'motor_drive_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v(589): INFO: elaborating module 'motor_drive_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/opto_signal_dejitter.v(63): INFO: elaborating module 'opto_signal_dejitter_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/opto_signal_dejitter.v(63): INFO: elaborating module 'opto_signal_dejitter_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_emiperiod_cal.v(94): INFO: elaborating module 'opto_emiperiod_cal_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_control.v(112): INFO: elaborating module 'encoder_control_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_control.v(112): INFO: elaborating module 'encoder_control_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v(388): INFO: elaborating module 'iddrx2frxdll_sync_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v(388): INFO: elaborating module 'iddrx2frxdll_sync_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_cfg.v(452): INFO: elaborating module 'mpt2042_cfg_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_cfg.v(452): INFO: elaborating module 'mpt2042_cfg_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_spi_master.v(206): INFO: elaborating module 'mpt2042_spi_master_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_spi_master.v(206): INFO: elaborating module 'mpt2042_spi_master_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/lvds_ddrdata_top.v(361): INFO: elaborating module 'lvds_ddrdata_top_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/lvds_ddrdata_top.v(361): INFO: elaborating module 'lvds_ddrdata_top_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_dataprc.v(357): INFO: elaborating module 'mpt2042_dataprc_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_dataprc.v(357): INFO: elaborating module 'mpt2042_dataprc_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/calib_packet.v(275): INFO: elaborating module 'calib_packet_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/loop_packet.v(232): INFO: elaborating module 'loop_packet_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_control.v(160): INFO: elaborating module 'adc_control_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/DA_SPI_pwm.v(77): INFO: elaborating module 'DA_SPI_pwm_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dac.v(198): INFO: elaborating module 'adc_to_dac_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dist_2.v(148): INFO: elaborating module 'adc_to_dist_2_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/pluse_average.v(99): INFO: elaborating module 'pluse_average_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/temp_adc_filter.v(104): INFO: elaborating module 'temp_adc_filter_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr3_ipcore_bb.v(113): INFO: elaborating module 'ddr3_ipcore_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr_clks_ddr3_ipcore_bb.v(38): INFO: elaborating module 'ddr_clks_ddr3_ipcore_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v(590): INFO: elaborating module 'sfifo_128x96_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v(590): INFO: elaborating module 'sfifo_128x96_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v(590): INFO: elaborating module 'sfifo_128x96_uniq_3' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v(590): INFO: elaborating module 'sfifo_128x96_uniq_4' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x96/asfifo_256x96.v(1082): INFO: elaborating module 'asfifo_256x96_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x64/asfifo_256x64.v(1042): INFO: elaborating module 'asfifo_256x64_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x64/asfifo_256x64.v(1042): INFO: elaborating module 'asfifo_256x64_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x64/asfifo_256x64.v(1042): INFO: elaborating module 'asfifo_256x64_uniq_3' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_rx.v(117): INFO: elaborating module 'rmii_rx_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_tx.v(128): INFO: elaborating module 'rmii_tx_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_rx.v(327): INFO: elaborating module 'mac_rx_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_tx.v(148): INFO: elaborating module 'mac_tx_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_rx.v(326): INFO: elaborating module 'arp_rx_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_tx.v(406): INFO: elaborating module 'arp_tx_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v(120): INFO: elaborating module 'crc32_d8_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v(120): INFO: elaborating module 'crc32_d8_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_top.v(217): INFO: elaborating module 'icmp_top_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_top.v(219): INFO: elaborating module 'udp_top_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v(1245): INFO: elaborating module 'udpcom_datagram_parser_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v(1101): INFO: elaborating module 'udpcom_parameter_init_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udp_broadcast.v(100): INFO: elaborating module 'udp_broadcast_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_flash_cmd.v(271): INFO: elaborating module 'spi_flash_cmd_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v(107): INFO: elaborating module 'divider_32_16bit_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v(107): INFO: elaborating module 'divider_32_16bit_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v(107): INFO: elaborating module 'divider_32_16bit_uniq_3' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v(107): INFO: elaborating module 'divider_32_16bit_uniq_4' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_16x8/multiplier_16x8.v(172): INFO: elaborating module 'multiplier_16x8_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_16x8/multiplier_16x8.v(172): INFO: elaborating module 'multiplier_16x8_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v(111): INFO: elaborating module 'opto_switch_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v(111): INFO: elaborating module 'opto_switch_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_calculate.v(93): INFO: elaborating module 'encoder_calculate_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_calculate.v(93): INFO: elaborating module 'encoder_calculate_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v(246): INFO: elaborating module 'code_angle_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v(246): INFO: elaborating module 'code_angle_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_cnt.v(121): INFO: elaborating module 'code_cnt_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_cnt.v(121): INFO: elaborating module 'code_cnt_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/mpt2042_rom/mpt2042_rom.v(134): INFO: elaborating module 'mpt2042_rom_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/mpt2042_rom/mpt2042_rom.v(134): INFO: elaborating module 'mpt2042_rom_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/decode_8b10b.v(190): INFO: elaborating module 'decode_8b10b_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/decode_8b10b.v(190): INFO: elaborating module 'decode_8b10b_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/crc8_d8.v(54): INFO: elaborating module 'crc8_d8_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/crc8_d8.v(54): INFO: elaborating module 'crc8_d8_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_decode/asfifo_decode.v(1480): INFO: elaborating module 'asfifo_decode_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_decode/asfifo_decode.v(1480): INFO: elaborating module 'asfifo_decode_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/AD_SPI.v(147): INFO: elaborating module 'AD_SPI_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_temp.v(231): INFO: elaborating module 'adc_to_temp_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/dac_table.v(105): INFO: elaborating module 'dac_table_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dcfifo_rmiirx_36x2/dcfifo_rmiirx_36x2.v(705): INFO: elaborating module 'dcfifo_rmiirx_36x2_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dcfifo_rmiitx_4096x2/dcfifo_rmiitx_4096x2.v(1394): INFO: elaborating module 'dcfifo_rmiitx_4096x2_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/fifo_mac_frame_2048x10/fifo_mac_frame_2048x10.v(725): INFO: elaborating module 'fifo_mac_frame_2048x10_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/fifo_mac_frame_2048x10/fifo_mac_frame_2048x10.v(725): INFO: elaborating module 'fifo_mac_frame_2048x10_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v(120): INFO: elaborating module 'crc32_d8_uniq_3' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v(120): INFO: elaborating module 'crc32_d8_uniq_4' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_rx.v(429): INFO: elaborating module 'icmp_rx_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_tx.v(470): INFO: elaborating module 'icmp_tx_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/synfifo_data_2048x8/synfifo_data_2048x8.v(683): INFO: elaborating module 'synfifo_data_2048x8_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_rx.v(358): INFO: elaborating module 'udp_rx_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_tx.v(520): INFO: elaborating module 'udp_tx_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_2048x8/dataram_2048x8.v(140): INFO: elaborating module 'dataram_2048x8_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_2048x8/dataram_2048x8.v(140): INFO: elaborating module 'dataram_2048x8_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v(140): INFO: elaborating module 'dataram_1024x8_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v(140): INFO: elaborating module 'dataram_1024x8_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v(140): INFO: elaborating module 'dataram_1024x8_uniq_3' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v(140): INFO: elaborating module 'dataram_1024x8_uniq_4' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v(140): INFO: elaborating module 'dataram_1024x8_uniq_5' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/code_ram128x32/code_ram128x32.v(135): INFO: elaborating module 'code_ram128x32_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/code_ram128x32/code_ram128x32.v(135): INFO: elaborating module 'code_ram128x32_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_64x48/sfifo_64x48.v(530): INFO: elaborating module 'sfifo_64x48_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_master.v(138): INFO: elaborating module 'spi_master_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v(107): INFO: elaborating module 'divider_32_16bit_uniq_5' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v(107): INFO: elaborating module 'divider_32_16bit_uniq_6' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_10x32/multiplier_10x32.v(727): INFO: elaborating module 'multiplier_10x32_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_10x32/multiplier_10x32.v(727): INFO: elaborating module 'multiplier_10x32_uniq_2' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier/multiplier.v(563): INFO: elaborating module 'multiplier_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/division.v(92): INFO: elaborating module 'division_uniq_1' (VERI-9000)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v(533): WARNING: actual bit length 24 differs from formal bit length 16 for port 'o_quotient' (VERI-1330)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v(567): WARNING: actual bit length 32 differs from formal bit length 16 for port 'o_quotient' (VERI-1330)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v(235): WARNING: actual bit length 34 differs from formal bit length 32 for port 'i_dividend' (VERI-1330)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v(237): WARNING: actual bit length 34 differs from formal bit length 16 for port 'o_quotient' (VERI-1330)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_top.v(161): WARNING: actual bit length 1 differs from formal bit length 8 for port 'o_gpio_temp' (VERI-1330)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/HV_control.v(287): WARNING: actual bit length 10 differs from formal bit length 16 for port 'i_pulse_get' (VERI-1330)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(493): WARNING: port 'i_dist2ddr_wren' is not connected on this instance (VERI-2435)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(577): WARNING: port 'i_ethphy_rxer' is not connected on this instance (VERI-2435)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(577): WARNING: port 'o_laser_sernum' remains unconnected for this instance (VERI-1927)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(842): WARNING: port 'i_discal_en' is not connected on this instance (VERI-2435)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(842): WARNING: port 'o_packet_wren' remains unconnected for this instance (VERI-1927)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(880): WARNING: port 'i_calib_mode' is not connected on this instance (VERI-2435)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(259): WARNING: port 'i_arp_tx_sop' is not connected on this instance (VERI-2435)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(430): WARNING: port 'o_udp_rxram_rden' remains unconnected for this instance (VERI-1927)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(430): WARNING: port 'i_ntp_first_get' is not connected on this instance (VERI-2435)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/ip_top.v(165): WARNING: port 'o_udp_txram_rden' remains unconnected for this instance (VERI-1927)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_top.v(160): WARNING: port 'o_udprecv_srcport' remains unconnected for this instance (VERI-1927)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_control.v(260): WARNING: port 'o_udp_rxram_rden' remains unconnected for this instance (VERI-1927)
D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_top.v(201): WARNING: port 'o_gpio_temp' remains unconnected for this instance (VERI-1927)
Copyright (c) 2001-2013 Lattice Semiconductor Corporation. All rights reserved.
Check Reveal Inserter settings...
    <postMsg mid="2120344" type="Info"    dynamic="1" navigation="0" arg0="22"  />
    <postMsg mid="2120346" type="Info"    dynamic="1" navigation="0" arg0="0"  />
Design Rule Check PASSED.
Finished checking Reveal Inserter settings.
Generating core template(s)...
Parameters loaded ok.
No optional files required.
IP template generation completed ok.

Finished running Tcl command: "D:/TOOL/LatticeDiamond/diamond/3.13/tcltk/bin/tclsh" "D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/reveal_workspace/tmpreveal/debug_generate.tcl".
all messages logged in file D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/reveal_error.log
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/reveal_workspace/debug/df1_lidar_top_la0_bb.v'
all messages logged in file D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/reveal_error.log
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/reveal_workspace/tmpreveal/df1_lidar_top_reveal_coretop.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v'
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(113,5-113,52) (VERI-1199) parameter declaration becomes local in &apos;df1_lidar_top&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v" arg2="113"  />
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr3_sdram_mem_top_wrapper_ddr3_ipcore.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr3_ipcore_bb.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr_clks_ddr3_ipcore_bb.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/df1_ddr3_ip.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x64/asfifo_256x64.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x96/asfifo_256x96.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_decode/asfifo_decode.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/code_ram128x32/code_ram128x32.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_2048x8/dataram_2048x8.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dcfifo_rmiirx_36x2/dcfifo_rmiirx_36x2.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dcfifo_rmiitx_2048x2/dcfifo_rmiitx_2048x2.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dcfifo_rmiitx_4096x2/dcfifo_rmiitx_4096x2.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/divider_24bit/divider_24bit_bb.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/divider_32x24/divider_32x24_bb.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/divider_34x16/divider_34x16_bb.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/eth_pll/eth_pll.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/fifo_mac_frame_2048x10/fifo_mac_frame_2048x10.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/mpt2042_rom/mpt2042_rom.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier/multiplier.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_10x32/multiplier_10x32.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_16x8/multiplier_16x8.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_in32bit/multiplier_in32bit.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/pll/pll.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo128x88/sfifo128x88.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_64x48/sfifo_64x48.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sub_ip/sub_ip.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/synfifo_data_2048x8/synfifo_data_2048x8.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/df1_lidar_ip.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/phy_mdio/phy_mdio_ctrl.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/phy_mdio/phy_mdio_drive.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v'
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(130,5-130,49) (VERI-1199) parameter declaration becomes local in &apos;eth_top&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v" arg2="130"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(131,5-131,54) (VERI-1199) parameter declaration becomes local in &apos;eth_top&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v" arg2="131"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(132,5-132,49) (VERI-1199) parameter declaration becomes local in &apos;eth_top&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v" arg2="132"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(133,5-133,55) (VERI-1199) parameter declaration becomes local in &apos;eth_top&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v" arg2="133"  />
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_ctrl.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_top.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_rx.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_tx.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_top.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_rx.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_tx.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_ctrl.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_rx.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_tx.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/ip_top.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_top.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_rx.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_tx.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_top.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_rx.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_tx.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_control.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/signal_dejitter.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/rotate_control.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/opto_switch_filter.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/opto_signal_dejitter.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/motor_monit.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_control.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v'
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v(49,2-49,69) (VERI-1199) parameter declaration becomes local in &apos;sync_control&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v" arg2="49"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v(50,2-50,71) (VERI-1199) parameter declaration becomes local in &apos;sync_control&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v" arg2="50"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v(51,5-51,70) (VERI-1199) parameter declaration becomes local in &apos;sync_control&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v" arg2="51"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v(52,2-58,35) (VERI-1199) parameter declaration becomes local in &apos;sync_control&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/sync_control.v" arg2="52"  />
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v'
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v(42,2-42,44) (VERI-1199) parameter declaration becomes local in &apos;opto_switch&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v" arg2="42"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v(43,2-43,49) (VERI-1199) parameter declaration becomes local in &apos;opto_switch&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v" arg2="43"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v(44,2-44,84) (VERI-1199) parameter declaration becomes local in &apos;opto_switch&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v" arg2="44"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v(45,2-45,51) (VERI-1199) parameter declaration becomes local in &apos;opto_switch&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v" arg2="45"  />
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_calculate.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_emiperiod_cal.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_cnt.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/laser/laser_control.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/HV_control.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_control.v'
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_control.v(51,2-57,32) (VERI-1199) parameter declaration becomes local in &apos;adc_control&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_control.v" arg2="51"  />
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dac.v'
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dac.v(57,2-63,31) (VERI-1199) parameter declaration becomes local in &apos;adc_to_dac&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dac.v" arg2="57"  />
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_temp.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dist_2.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/pluse_average.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/temp_adc_filter.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/division.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/DA_SPI_pwm.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/dac_table.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/AD_SPI.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/gpx2/gpx2_control_wrapper.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/gpx2/gpx2_cfg.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/gpx2/gpx2_spi_master.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/gpx2/data_fill.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/gpx2/gpx2_lvds_ctrl.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/gpx2/gpx2_lvds.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v(17,10-17,34) (VERI-1328) analyzing included file &apos;D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/datagram_cmd_defines.v&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v(17,10-17,34) (VERI-2320) back to file &apos;D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v" arg2="17"  />
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/datagram_cmd_defines.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/parameter_ident_define.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_control.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v(16,10-16,34) (VERI-1328) analyzing included file &apos;D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/datagram_cmd_defines.v&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v(16,10-16,34) (VERI-2320) back to file &apos;D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v(17,10-17,36) (VERI-1328) analyzing included file &apos;D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/parameter_ident_define.v&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v(17,10-17,36) (VERI-2320) back to file &apos;D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v" arg2="17"  />
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udp_broadcast.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/angle2index.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/dist_measure.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/loop_packet.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/calib_packet.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_init_ctrl.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_rw_ctrl.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_interface.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr_round_robin.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/flash_control.v'
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/flash_control.v(82,2-105,54) (VERI-1199) parameter declaration becomes local in &apos;flash_control&apos; with formal parameter declaration list" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/flash_control.v" arg2="82"  />
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/USRMCLK.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_flash_cmd.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_flash_top.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_master.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/dist_calculate.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/data_pre.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/index_cal.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/dist_cal.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/rssi_cal.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/div_rill.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/crc8_d8.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/decode_8b10b.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/iddr_init.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/lvds_ddrdata_top.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_cfg.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_spi_master.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_dataprc.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_top.v'
(VERI-1482) Analyzing Verilog file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v'
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(25,8-25,21) (VERI-1018) compiling module &apos;df1_lidar_top&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v" arg2="25"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(25,1-881,10) (VERI-9000) elaborating module &apos;df1_lidar_top&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v" arg2="25"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/pll/pll.v(8,1-85,10) (VERI-9000) elaborating module &apos;pll_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/pll/pll.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/df1_ddr3_ip.v(11,1-75,10) (VERI-9000) elaborating module &apos;df1_ddr3_ip_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/df1_ddr3_ip.v" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_init_ctrl.v(19,1-88,10) (VERI-9000) elaborating module &apos;ddr3_init_ctrl_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_init_ctrl.v" arg2="19"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_interface.v(17,1-183,10) (VERI-9000) elaborating module &apos;ddr3_interface_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_interface.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/phy_mdio/phy_mdio_ctrl.v(42,1-683,10) (VERI-9000) elaborating module &apos;phy_mdio_ctrl_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/phy_mdio/phy_mdio_ctrl.v" arg2="42"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(44,1-469,10) (VERI-9000) elaborating module &apos;eth_top_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v" arg2="44"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/flash_control.v(32,1-676,10) (VERI-9000) elaborating module &apos;flash_control_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/flash_control.v" arg2="32"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_control.v(18,1-119,10) (VERI-9000) elaborating module &apos;motor_control_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_control.v" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/rotate_control.v(23,1-166,10) (VERI-9000) elaborating module &apos;rotate_control_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/rotate_control.v" arg2="23"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/laser/laser_control.v(17,1-163,10) (VERI-9000) elaborating module &apos;laser_control_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/laser/laser_control.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/iddr_init.v(13,1-91,10) (VERI-9000) elaborating module &apos;iddr_init_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/iddr_init.v" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/iddr_init.v(13,1-91,10) (VERI-9000) elaborating module &apos;iddr_init_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/iddr_init.v" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v(392,1-477,10) (VERI-9000) elaborating module &apos;iddrx2f_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v" arg2="392"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v(392,1-477,10) (VERI-9000) elaborating module &apos;iddrx2f_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v" arg2="392"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_top.v(14,1-300,10) (VERI-9000) elaborating module &apos;mpt2042_top_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_top.v" arg2="14"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/dist_measure.v(16,1-221,10) (VERI-9000) elaborating module &apos;dist_measure_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/dist_measure.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/HV_control.v(13,1-313,10) (VERI-9000) elaborating module &apos;HV_control_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/HV_control.v" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr3_sdram_mem_top_wrapper_ddr3_ipcore.v(9,1-225,10) (VERI-9000) elaborating module &apos;ddr3_sdram_mem_top_ddr3_ipcore_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr3_sdram_mem_top_wrapper_ddr3_ipcore.v" arg2="9"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_rw_ctrl.v(17,1-325,10) (VERI-9000) elaborating module &apos;ddr3_rw_ctrl_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr3_rw_ctrl.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr_round_robin.v(17,1-572,10) (VERI-9000) elaborating module &apos;ddr_round_robin_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/ddr/ddr_round_robin.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/phy_mdio/phy_mdio_drive.v(35,1-302,10) (VERI-9000) elaborating module &apos;phy_mdio_drive_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/phy_mdio/phy_mdio_drive.v" arg2="35"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/eth_pll/eth_pll.v(8,1-80,10) (VERI-9000) elaborating module &apos;eth_pll_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/eth_pll/eth_pll.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_top.v(16,1-63,10) (VERI-9000) elaborating module &apos;rmii_top_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_top.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_top.v(29,1-98,10) (VERI-9000) elaborating module &apos;mac_top_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_top.v" arg2="29"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_ctrl.v(44,1-191,10) (VERI-9000) elaborating module &apos;arp_ctrl_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_ctrl.v" arg2="44"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/ip_top.v(17,1-169,10) (VERI-9000) elaborating module &apos;ip_top_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/ip_top.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_control.v(17,1-371,10) (VERI-9000) elaborating module &apos;udpcom_control_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_control.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_ctrl.v(17,1-178,10) (VERI-9000) elaborating module &apos;eth_ctrl_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_ctrl.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_flash_top.v(15,1-192,10) (VERI-9000) elaborating module &apos;spi_flash_top_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_flash_top.v" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/signal_dejitter.v(17,1-60,10) (VERI-9000) elaborating module &apos;signal_dejitter_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/signal_dejitter.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/signal_dejitter.v(17,1-60,10) (VERI-9000) elaborating module &apos;signal_dejitter_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/signal_dejitter.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v(31,1-589,10) (VERI-9000) elaborating module &apos;motor_drive_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v" arg2="31"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v(31,1-589,10) (VERI-9000) elaborating module &apos;motor_drive_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v" arg2="31"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/opto_signal_dejitter.v(18,1-63,10) (VERI-9000) elaborating module &apos;opto_signal_dejitter_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/opto_signal_dejitter.v" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/opto_signal_dejitter.v(18,1-63,10) (VERI-9000) elaborating module &apos;opto_signal_dejitter_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/opto_signal_dejitter.v" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_emiperiod_cal.v(18,1-94,10) (VERI-9000) elaborating module &apos;opto_emiperiod_cal_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_emiperiod_cal.v" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_control.v(17,1-112,10) (VERI-9000) elaborating module &apos;encoder_control_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_control.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_control.v(17,1-112,10) (VERI-9000) elaborating module &apos;encoder_control_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_control.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v(31,1-388,10) (VERI-9000) elaborating module &apos;iddrx2frxdll_sync_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v" arg2="31"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v(31,1-388,10) (VERI-9000) elaborating module &apos;iddrx2frxdll_sync_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/iddrx2f/iddrx2f.v" arg2="31"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_cfg.v(22,1-452,10) (VERI-9000) elaborating module &apos;mpt2042_cfg_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_cfg.v" arg2="22"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_cfg.v(22,1-452,10) (VERI-9000) elaborating module &apos;mpt2042_cfg_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_cfg.v" arg2="22"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_spi_master.v(24,1-206,10) (VERI-9000) elaborating module &apos;mpt2042_spi_master_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_spi_master.v" arg2="24"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_spi_master.v(24,1-206,10) (VERI-9000) elaborating module &apos;mpt2042_spi_master_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_spi_master.v" arg2="24"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/lvds_ddrdata_top.v(16,1-361,10) (VERI-9000) elaborating module &apos;lvds_ddrdata_top_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/lvds_ddrdata_top.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/lvds_ddrdata_top.v(16,1-361,10) (VERI-9000) elaborating module &apos;lvds_ddrdata_top_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/lvds_ddrdata_top.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_dataprc.v(13,1-357,10) (VERI-9000) elaborating module &apos;mpt2042_dataprc_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_dataprc.v" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_dataprc.v(13,1-357,10) (VERI-9000) elaborating module &apos;mpt2042_dataprc_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_dataprc.v" arg2="13"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/calib_packet.v(16,1-275,10) (VERI-9000) elaborating module &apos;calib_packet_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/calib_packet.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/loop_packet.v(16,1-232,10) (VERI-9000) elaborating module &apos;loop_packet_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/data_packet/loop_packet.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_control.v(16,1-160,10) (VERI-9000) elaborating module &apos;adc_control_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_control.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/DA_SPI_pwm.v(10,1-77,10) (VERI-9000) elaborating module &apos;DA_SPI_pwm_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/DA_SPI_pwm.v" arg2="10"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dac.v(16,1-198,10) (VERI-9000) elaborating module &apos;adc_to_dac_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dac.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dist_2.v(1,1-148,10) (VERI-9000) elaborating module &apos;adc_to_dist_2_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_dist_2.v" arg2="1"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/pluse_average.v(11,1-99,10) (VERI-9000) elaborating module &apos;pluse_average_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/pluse_average.v" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/temp_adc_filter.v(11,1-104,10) (VERI-9000) elaborating module &apos;temp_adc_filter_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/temp_adc_filter.v" arg2="11"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v(8,1-590,10) (VERI-9000) elaborating module &apos;sfifo_128x96_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v(8,1-590,10) (VERI-9000) elaborating module &apos;sfifo_128x96_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v(8,1-590,10) (VERI-9000) elaborating module &apos;sfifo_128x96_uniq_3&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v(8,1-590,10) (VERI-9000) elaborating module &apos;sfifo_128x96_uniq_4&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_128x96/sfifo_128x96.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x96/asfifo_256x96.v(8,1-1082,10) (VERI-9000) elaborating module &apos;asfifo_256x96_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x96/asfifo_256x96.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x64/asfifo_256x64.v(8,1-1042,10) (VERI-9000) elaborating module &apos;asfifo_256x64_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x64/asfifo_256x64.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x64/asfifo_256x64.v(8,1-1042,10) (VERI-9000) elaborating module &apos;asfifo_256x64_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x64/asfifo_256x64.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x64/asfifo_256x64.v(8,1-1042,10) (VERI-9000) elaborating module &apos;asfifo_256x64_uniq_3&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_256x64/asfifo_256x64.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_rx.v(17,1-117,10) (VERI-9000) elaborating module &apos;rmii_rx_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_rx.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_tx.v(17,1-128,10) (VERI-9000) elaborating module &apos;rmii_tx_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/rmii_top/rmii_tx.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_rx.v(32,1-327,10) (VERI-9000) elaborating module &apos;mac_rx_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_rx.v" arg2="32"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_tx.v(16,1-148,10) (VERI-9000) elaborating module &apos;mac_tx_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/mac_top/mac_tx.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_rx.v(44,1-326,10) (VERI-9000) elaborating module &apos;arp_rx_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_rx.v" arg2="44"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_tx.v(44,1-406,10) (VERI-9000) elaborating module &apos;arp_tx_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/arp_tx.v" arg2="44"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v(17,1-120,10) (VERI-9000) elaborating module &apos;crc32_d8_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v(17,1-120,10) (VERI-9000) elaborating module &apos;crc32_d8_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_top.v(76,1-217,10) (VERI-9000) elaborating module &apos;icmp_top_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_top.v" arg2="76"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_top.v(63,1-219,10) (VERI-9000) elaborating module &apos;udp_top_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_top.v" arg2="63"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v(21,1-1245,10) (VERI-9000) elaborating module &apos;udpcom_datagram_parser_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_datagram_parser.v" arg2="21"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v(19,1-1101,10) (VERI-9000) elaborating module &apos;udpcom_parameter_init_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_parameter_init.v" arg2="19"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udp_broadcast.v(16,1-100,10) (VERI-9000) elaborating module &apos;udp_broadcast_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udp_broadcast.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_flash_cmd.v(15,1-271,10) (VERI-9000) elaborating module &apos;spi_flash_cmd_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_flash_cmd.v" arg2="15"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v(16,1-107,10) (VERI-9000) elaborating module &apos;divider_32_16bit_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v(16,1-107,10) (VERI-9000) elaborating module &apos;divider_32_16bit_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v(16,1-107,10) (VERI-9000) elaborating module &apos;divider_32_16bit_uniq_3&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v(16,1-107,10) (VERI-9000) elaborating module &apos;divider_32_16bit_uniq_4&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_16x8/multiplier_16x8.v(8,1-172,10) (VERI-9000) elaborating module &apos;multiplier_16x8_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_16x8/multiplier_16x8.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_16x8/multiplier_16x8.v(8,1-172,10) (VERI-9000) elaborating module &apos;multiplier_16x8_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_16x8/multiplier_16x8.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v(18,1-111,10) (VERI-9000) elaborating module &apos;opto_switch_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v(18,1-111,10) (VERI-9000) elaborating module &apos;opto_switch_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/opto_switch.v" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_calculate.v(18,1-93,10) (VERI-9000) elaborating module &apos;encoder_calculate_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_calculate.v" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_calculate.v(18,1-93,10) (VERI-9000) elaborating module &apos;encoder_calculate_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/encoder_calculate.v" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v(17,1-246,10) (VERI-9000) elaborating module &apos;code_angle_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v(17,1-246,10) (VERI-9000) elaborating module &apos;code_angle_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_cnt.v(16,1-121,10) (VERI-9000) elaborating module &apos;code_cnt_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_cnt.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_cnt.v(16,1-121,10) (VERI-9000) elaborating module &apos;code_cnt_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_cnt.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/mpt2042_rom/mpt2042_rom.v(8,1-134,10) (VERI-9000) elaborating module &apos;mpt2042_rom_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/mpt2042_rom/mpt2042_rom.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/mpt2042_rom/mpt2042_rom.v(8,1-134,10) (VERI-9000) elaborating module &apos;mpt2042_rom_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/mpt2042_rom/mpt2042_rom.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/decode_8b10b.v(20,1-190,10) (VERI-9000) elaborating module &apos;decode_8b10b_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/decode_8b10b.v" arg2="20"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/decode_8b10b.v(20,1-190,10) (VERI-9000) elaborating module &apos;decode_8b10b_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/decode_8b10b.v" arg2="20"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/crc8_d8.v(16,1-54,10) (VERI-9000) elaborating module &apos;crc8_d8_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/crc8_d8.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/crc8_d8.v(16,1-54,10) (VERI-9000) elaborating module &apos;crc8_d8_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/crc8_d8.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_decode/asfifo_decode.v(8,1-1480,10) (VERI-9000) elaborating module &apos;asfifo_decode_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_decode/asfifo_decode.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_decode/asfifo_decode.v(8,1-1480,10) (VERI-9000) elaborating module &apos;asfifo_decode_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/asfifo_decode/asfifo_decode.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/AD_SPI.v(12,1-147,10) (VERI-9000) elaborating module &apos;AD_SPI_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/AD_SPI.v" arg2="12"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_temp.v(18,1-231,10) (VERI-9000) elaborating module &apos;adc_to_temp_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/adc_to_temp.v" arg2="18"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/dac_table.v(16,1-105,10) (VERI-9000) elaborating module &apos;dac_table_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/dac_table.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dcfifo_rmiirx_36x2/dcfifo_rmiirx_36x2.v(8,1-705,10) (VERI-9000) elaborating module &apos;dcfifo_rmiirx_36x2_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dcfifo_rmiirx_36x2/dcfifo_rmiirx_36x2.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dcfifo_rmiitx_4096x2/dcfifo_rmiitx_4096x2.v(8,1-1394,10) (VERI-9000) elaborating module &apos;dcfifo_rmiitx_4096x2_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dcfifo_rmiitx_4096x2/dcfifo_rmiitx_4096x2.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/fifo_mac_frame_2048x10/fifo_mac_frame_2048x10.v(8,1-725,10) (VERI-9000) elaborating module &apos;fifo_mac_frame_2048x10_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/fifo_mac_frame_2048x10/fifo_mac_frame_2048x10.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/fifo_mac_frame_2048x10/fifo_mac_frame_2048x10.v(8,1-725,10) (VERI-9000) elaborating module &apos;fifo_mac_frame_2048x10_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/fifo_mac_frame_2048x10/fifo_mac_frame_2048x10.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v(17,1-120,10) (VERI-9000) elaborating module &apos;crc32_d8_uniq_3&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v(17,1-120,10) (VERI-9000) elaborating module &apos;crc32_d8_uniq_4&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/arp/crc32_d8.v" arg2="17"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_rx.v(76,1-429,10) (VERI-9000) elaborating module &apos;icmp_rx_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_rx.v" arg2="76"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_tx.v(16,1-470,10) (VERI-9000) elaborating module &apos;icmp_tx_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/icmp/icmp_tx.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/synfifo_data_2048x8/synfifo_data_2048x8.v(8,1-683,10) (VERI-9000) elaborating module &apos;synfifo_data_2048x8_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/synfifo_data_2048x8/synfifo_data_2048x8.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_rx.v(64,1-358,10) (VERI-9000) elaborating module &apos;udp_rx_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_rx.v" arg2="64"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_tx.v(64,1-520,10) (VERI-9000) elaborating module &apos;udp_tx_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_tx.v" arg2="64"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_2048x8/dataram_2048x8.v(8,1-140,10) (VERI-9000) elaborating module &apos;dataram_2048x8_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_2048x8/dataram_2048x8.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_2048x8/dataram_2048x8.v(8,1-140,10) (VERI-9000) elaborating module &apos;dataram_2048x8_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_2048x8/dataram_2048x8.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v(8,1-140,10) (VERI-9000) elaborating module &apos;dataram_1024x8_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v(8,1-140,10) (VERI-9000) elaborating module &apos;dataram_1024x8_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v(8,1-140,10) (VERI-9000) elaborating module &apos;dataram_1024x8_uniq_3&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v(8,1-140,10) (VERI-9000) elaborating module &apos;dataram_1024x8_uniq_4&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v(8,1-140,10) (VERI-9000) elaborating module &apos;dataram_1024x8_uniq_5&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/dataram_1024x8/dataram_1024x8.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/code_ram128x32/code_ram128x32.v(8,1-135,10) (VERI-9000) elaborating module &apos;code_ram128x32_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/code_ram128x32/code_ram128x32.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/code_ram128x32/code_ram128x32.v(8,1-135,10) (VERI-9000) elaborating module &apos;code_ram128x32_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/code_ram128x32/code_ram128x32.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_64x48/sfifo_64x48.v(8,1-530,10) (VERI-9000) elaborating module &apos;sfifo_64x48_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/sfifo_64x48/sfifo_64x48.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_master.v(3,1-138,10) (VERI-9000) elaborating module &apos;spi_master_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/flash/spi flash/spi_master.v" arg2="3"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v(16,1-107,10) (VERI-9000) elaborating module &apos;divider_32_16bit_uniq_5&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v(16,1-107,10) (VERI-9000) elaborating module &apos;divider_32_16bit_uniq_6&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/divider_32_16bit.v" arg2="16"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_10x32/multiplier_10x32.v(8,1-727,10) (VERI-9000) elaborating module &apos;multiplier_10x32_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_10x32/multiplier_10x32.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_10x32/multiplier_10x32.v(8,1-727,10) (VERI-9000) elaborating module &apos;multiplier_10x32_uniq_2&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier_10x32/multiplier_10x32.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier/multiplier.v(8,1-563,10) (VERI-9000) elaborating module &apos;multiplier_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/multiplier/multiplier.v" arg2="8"  />
    <postMsg mid="2049992" type="Info"    dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/division.v(10,1-92,10) (VERI-9000) elaborating module &apos;division_uniq_1&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/division.v" arg2="10"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v(533,19-533,32) (VERI-1330) actual bit length 24 differs from formal bit length 16 for port &apos;o_quotient&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v" arg2="533"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v(567,19-567,32) (VERI-1330) actual bit length 32 differs from formal bit length 16 for port &apos;o_quotient&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/motor/motor_drive.v" arg2="567"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v(235,19-235,32) (VERI-1330) actual bit length 34 differs from formal bit length 32 for port &apos;i_dividend&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v" arg2="235"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v(237,19-237,32) (VERI-1330) actual bit length 34 differs from formal bit length 16 for port &apos;o_quotient&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/rotate/encoder/code_angle.v" arg2="237"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_top.v(161,39-161,50) (VERI-1330) actual bit length 1 differs from formal bit length 8 for port &apos;o_gpio_temp&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_top.v" arg2="161"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/HV_control.v(287,19-287,40) (VERI-1330) actual bit length 10 differs from formal bit length 16 for port &apos;i_pulse_get&apos;" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/insp/HV_control.v" arg2="287"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(436,5-493,7) (VERI-2435) port &apos;i_dist2ddr_wren&apos; is not connected on this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v" arg2="436"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(505,2-577,4) (VERI-2435) port &apos;i_ethphy_rxer&apos; is not connected on this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v" arg2="505"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(505,2-577,4) (VERI-1927) port &apos;o_laser_sernum&apos; remains unconnected for this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v" arg2="505"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(785,2-842,4) (VERI-2435) port &apos;i_discal_en&apos; is not connected on this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v" arg2="785"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(785,2-842,4) (VERI-1927) port &apos;o_packet_wren&apos; remains unconnected for this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v" arg2="785"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v(844,2-880,7) (VERI-2435) port &apos;i_calib_mode&apos; is not connected on this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/df1_lidar_top.v" arg2="844"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(241,5-259,7) (VERI-2435) port &apos;i_arp_tx_sop&apos; is not connected on this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v" arg2="241"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(343,5-430,7) (VERI-1927) port &apos;o_udp_rxram_rden&apos; remains unconnected for this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v" arg2="343"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v(343,5-430,7) (VERI-2435) port &apos;i_ntp_first_get&apos; is not connected on this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/eth_top.v" arg2="343"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/ip_top.v(124,5-165,7) (VERI-1927) port &apos;o_udp_txram_rden&apos; remains unconnected for this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/ip_top.v" arg2="124"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_top.v(138,5-160,7) (VERI-1927) port &apos;o_udprecv_srcport&apos; remains unconnected for this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/ip_top/udp/udp_top.v" arg2="138"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_control.v(177,2-260,4) (VERI-1927) port &apos;o_udp_rxram_rden&apos; remains unconnected for this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/eth/data_communication/udpcom_control.v" arg2="177"  />
    <postMsg mid="2049991" type="Warning" dynamic="1" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_top.v(185,2-201,4) (VERI-1927) port &apos;o_gpio_temp&apos; remains unconnected for this instance" arg1="D:/FreeWork/df1_second_round/df1_3dprj_dev/src/rtl/mpt2042/mpt2042_top.v" arg2="185"  />
(VERI-1491) Pretty printing all design elements in library 'work' to file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/reveal_workspace/tmpreveal/df1_lidar_top_rvl.v'
Lpf file 'D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.lpf' is updated.

synpwrap -msg -prj "df1_lidar_top_impl1_synplify.tcl" -log "df1_lidar_top_impl1.srf"
Copyright (C) 1992-2023 Lattice Semiconductor Corporation. All rights reserved.
Lattice Diamond Version 3.13.0.56.2
    <postMsg mid="2011000" type="Info"    dynamic="0" navigation="0"  />

==contents of df1_lidar_top_impl1.srf
#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
#OS: Windows 10 or later
#Hostname: FREE-FPGA

# Wed May 21 20:02:06 2025

#Implementation: impl1


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : impl1
Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : impl1
Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

@N|Running in 64-bit mode
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v" (library work)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\pmi_def.v" (library work)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v" (library work)
@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":44:49:44:61|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":62:50:62:62|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":84:50:84:62|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":107:49:107:61|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":124:87:124:99|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":141:80:141:92|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":159:62:159:74|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":179:76:179:88|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":204:80:204:92|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":225:79:225:91|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":243:33:243:45|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":260:33:260:45|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":275:45:275:57|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":292:31:292:43|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":320:54:320:66|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":351:54:351:66|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":387:53:387:65|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":426:53:426:65|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":450:50:450:62|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":476:50:476:62|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":497:49:497:61|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":528:33:528:45|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":553:33:553:45|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":630:35:630:47|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":687:35:687:47|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":770:35:770:47|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":853:35:853:47|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":969:35:969:47|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":1073:40:1073:52|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":1098:32:1098:44|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":1122:32:1122:44|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":1159:15:1159:27|User defined pragma syn_black_box detected

@W: CG100 :"D:\TOOL\LatticeDiamond\diamond\3.13\cae_library\synthesis\verilog\pmi_def.v":1162:94:1162:106|User defined pragma syn_black_box detected

@I::"D:\TOOL\LatticeDiamond\diamond\3.13\module\reveal\src\ertl\ertl.v" (library work)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\module\reveal\src\rvl_j2w_module\rvl_j2w_module.v" (library work)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\module\reveal\src\rvl_j2w_module\wb2sci.v" (library work)
@I::"D:\TOOL\LatticeDiamond\diamond\3.13\module\reveal\src\ertl\JTAG_SOFT.v" (library work)
@I::"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v" (library work)
@I::"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v" (library work)
@I::"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v" (library work)
@N: CG346 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":15941:42:15941:50|Read full_case directive.
@N: CG347 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":15941:52:15941:64|Read a parallel_case directive.
@W: CG286 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":15941:12:15941:15|Case statement has both a full_case directive and a default clause -- ignoring full_case directive.
@W: CG1337 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":33710:11:33710:20|Net o_opto_err is not declared.
@W: CG1337 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":48476:11:48476:20|Net r_lvds_rst is not declared.
@N: CG346 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":93030:42:93030:50|Read full_case directive.
@N: CG347 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":93030:52:93030:64|Read a parallel_case directive.
@W: CG286 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":93030:12:93030:15|Case statement has both a full_case directive and a default clause -- ignoring full_case directive.
@N: CG346 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":93390:42:93390:50|Read full_case directive.
@N: CG347 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":93390:52:93390:64|Read a parallel_case directive.
@W: CG286 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":93390:12:93390:15|Case statement has both a full_case directive and a default clause -- ignoring full_case directive.
@W: CG1337 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":96236:11:96236:20|Net r_lvds_rst is not declared.
@W: CG1337 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":96715:11:96715:20|Net r_lvds_rst is not declared.
@W: CG100 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106649:123:106649:135|User defined pragma syn_black_box detected

@W: CG100 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106705:148:106705:160|User defined pragma syn_black_box detected

Verilog syntax check successful!
File D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v changed - recompiling
File D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v changed - recompiling
File D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v changed - recompiling
Selecting top level module df1_lidar_top
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":757:7:757:9|Synthesizing module VHI in library work.
Running optimization stage 1 on VHI .......
Finished optimization stage 1 on VHI (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":761:7:761:9|Synthesizing module VLO in library work.
Running optimization stage 1 on VLO .......
Finished optimization stage 1 on VLO (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":1696:7:1696:13|Synthesizing module EHXPLLL in library work.
Running optimization stage 1 on EHXPLLL .......
Finished optimization stage 1 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":45115:7:45115:16|Synthesizing module pll_uniq_1 in library work.
Running optimization stage 1 on pll_uniq_1 .......
@W: CL168 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":45127:8:45127:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on pll_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106643:7:106643:17|Synthesizing module ddr3_ipcore in library work.
Running optimization stage 1 on ddr3_ipcore .......
Finished optimization stage 1 on ddr3_ipcore (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106705:7:106705:26|Synthesizing module ddr_clks_ddr3_ipcore in library work.
Running optimization stage 1 on ddr_clks_ddr3_ipcore .......
Finished optimization stage 1 on ddr_clks_ddr3_ipcore (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 147MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":14167:7:14167:43|Synthesizing module ddr3_sdram_mem_top_ddr3_ipcore_uniq_1 in library work.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":14217:9:14217:14|Removing wire sclk2x, as there is no assignment to it.
Running optimization stage 1 on ddr3_sdram_mem_top_ddr3_ipcore_uniq_1 .......
Finished optimization stage 1 on ddr3_sdram_mem_top_ddr3_ipcore_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 148MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":14326:7:14326:24|Synthesizing module df1_ddr3_ip_uniq_1 in library work.
Running optimization stage 1 on df1_ddr3_ip_uniq_1 .......
Finished optimization stage 1 on df1_ddr3_ip_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 146MB peak: 148MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":14071:7:14071:27|Synthesizing module ddr3_init_ctrl_uniq_1 in library work.
Running optimization stage 1 on ddr3_init_ctrl_uniq_1 .......
Finished optimization stage 1 on ddr3_init_ctrl_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 147MB peak: 148MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1252:7:1252:25|Synthesizing module ddr3_rw_ctrl_uniq_1 in library work.

	ARB_DW=32'b00000000000000000000000001100000
	ST_WIDTH=32'b00000000000000000000000000001000
	CMD_WIDTH=32'b00000000000000000000000000000100
	DDR_DW=32'b00000000000000000000000001000000
	DDR_AW=32'b00000000000000000000000000011011
	DDR_BLW=32'b00000000000000000000000000000101
	DM_WIDTH=32'b00000000000000000000000000001000
	READ_CMD=4'b0001
	WRITE_CMD=4'b0010
	WRITEA_CMD=4'b0100
	PDOWN_ENT_CMD=4'b0101
	LOAD_MR_CMD=4'b0110
	SEL_REF_ENT_CMD=4'b1000
	SEL_REF_EXIT_CMD=4'b1001
	PDOWN_EXIT_CMD=4'b1011
	ZQ_LNG_CMD=4'b1100
	ZQ_SHRT_CMD=4'b1101
	CMD_BURST_NUM=5'b00001
	MR0_DATA=16'b0001010000010001
	MR1_DATA=16'b0000000000000100
	MR2_DATA=16'b0000001000000000
	MR3_DATA=16'b0000000000000000
	ST_IDLE=8'b00000000
	ST_CFG_MR0=8'b00000001
	ST_CFG_MR1=8'b00000010
	ST_CFG_MR2=8'b00000011
	ST_CFG_MR3=8'b00000100
	ST_READY=8'b00000101
	ST_WAIT_FIFO=8'b00000110
	ST_RDFIFO=8'b00000111
	ST_WDDR=8'b00001000
	ST_WAIT_RDY=8'b00001001
	ST_WAIT_WRDONE=8'b00001010
	ST_RDDR=8'b00001011
	ST_WAIT_VALID=8'b00001100
	ST_WAIT_RDONE=8'b00001101
	ST_DONE=8'b00001110
   Generated name = ddr3_rw_ctrl_uniq_1_Z1
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1285:25:1285:35|Object r_wddr_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1286:25:1286:35|Object r_rddr_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1287:26:1287:40|Object r_cmd_burst_cnt is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1289:8:1289:23|Object r_ofly_burst_len is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1291:27:1291:37|Object r_data_mask is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on ddr3_rw_ctrl_uniq_1_Z1 .......
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1452:4:1452:9|Feedback mux created for signal r_ddr3_wdata[63:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1452:4:1452:9|Optimizing register bit r_cmd[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1452:4:1452:9|Pruning register bit 3 of r_cmd[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on ddr3_rw_ctrl_uniq_1_Z1 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":25:7:25:10|Synthesizing module AND2 in library work.
Running optimization stage 1 on AND2 .......
Finished optimization stage 1 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":367:7:367:9|Synthesizing module INV in library work.
Running optimization stage 1 on INV .......
Finished optimization stage 1 on INV (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":810:7:810:10|Synthesizing module XOR2 in library work.
Running optimization stage 1 on XOR2 .......
Finished optimization stage 1 on XOR2 (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":710:7:710:14|Synthesizing module ROM16X1A in library work.
Running optimization stage 1 on ROM16X1A .......
Finished optimization stage 1 on ROM16X1A (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":959:7:959:14|Synthesizing module PDPW16KD in library work.
Running optimization stage 1 on PDPW16KD .......
Finished optimization stage 1 on PDPW16KD (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":119:7:119:13|Synthesizing module FD1P3DX in library work.
Running optimization stage 1 on FD1P3DX .......
Finished optimization stage 1 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":160:7:160:13|Synthesizing module FD1S3BX in library work.
Running optimization stage 1 on FD1S3BX .......
Finished optimization stage 1 on FD1S3BX (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":168:7:168:13|Synthesizing module FD1S3DX in library work.
Running optimization stage 1 on FD1S3DX .......
Finished optimization stage 1 on FD1S3DX (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":76:7:76:11|Synthesizing module CCU2C in library work.
Running optimization stage 1 on CCU2C .......
Finished optimization stage 1 on CCU2C (CPU Time 0h:00m:00s, Memory Used current: 148MB peak: 149MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":51000:7:51000:25|Synthesizing module sfifo_128x96_uniq_1 in library work.
Running optimization stage 1 on sfifo_128x96_uniq_1 .......
Finished optimization stage 1 on sfifo_128x96_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 150MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":52166:7:52166:25|Synthesizing module sfifo_128x96_uniq_2 in library work.
Running optimization stage 1 on sfifo_128x96_uniq_2 .......
Finished optimization stage 1 on sfifo_128x96_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 149MB peak: 150MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":53332:7:53332:25|Synthesizing module sfifo_128x96_uniq_3 in library work.
Running optimization stage 1 on sfifo_128x96_uniq_3 .......
Finished optimization stage 1 on sfifo_128x96_uniq_3 (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 151MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":54498:7:54498:25|Synthesizing module sfifo_128x96_uniq_4 in library work.
Running optimization stage 1 on sfifo_128x96_uniq_4 .......
Finished optimization stage 1 on sfifo_128x96_uniq_4 (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 151MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":656:7:656:9|Synthesizing module OR2 in library work.
Running optimization stage 1 on OR2 .......
Finished optimization stage 1 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 151MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":110:7:110:13|Synthesizing module FD1P3BX in library work.
Running optimization stage 1 on FD1P3BX .......
Finished optimization stage 1 on FD1P3BX (CPU Time 0h:00m:00s, Memory Used current: 150MB peak: 151MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":55664:7:55664:26|Synthesizing module asfifo_256x96_uniq_1 in library work.
Running optimization stage 1 on asfifo_256x96_uniq_1 .......
Finished optimization stage 1 on asfifo_256x96_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 152MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":57527:7:57527:26|Synthesizing module asfifo_256x64_uniq_1 in library work.
Running optimization stage 1 on asfifo_256x64_uniq_1 .......
Finished optimization stage 1 on asfifo_256x64_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 151MB peak: 152MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":59267:7:59267:26|Synthesizing module asfifo_256x64_uniq_2 in library work.
Running optimization stage 1 on asfifo_256x64_uniq_2 .......
Finished optimization stage 1 on asfifo_256x64_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 152MB peak: 153MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":61007:7:61007:26|Synthesizing module asfifo_256x64_uniq_3 in library work.
Running optimization stage 1 on asfifo_256x64_uniq_3 .......
Finished optimization stage 1 on asfifo_256x64_uniq_3 (CPU Time 0h:00m:00s, Memory Used current: 153MB peak: 154MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50275:7:50275:28|Synthesizing module ddr_round_robin_uniq_1 in library work.

	ARB_DW=32'b00000000000000000000000001100000
	ST_WIDTH=32'b00000000000000000000000000001000
	CMD_WIDTH=32'b00000000000000000000000000000100
	DDR_DW=32'b00000000000000000000000001000000
	DDR_AW=32'b00000000000000000000000000011011
	DDR_BLW=32'b00000000000000000000000000000101
	DM_WIDTH=32'b00000000000000000000000000001000
	USER_RDW=32'b00000000000000000000000000010000
	RR_NUM=4'b0100
	REQ_TYPE1=4'b0001
	REQ_TYPE2=4'b0010
	REQ_TYPE3=4'b0011
	REQ_TYPE4=4'b0100
	ST_SEL_IDLE=8'b00000000
	ST_SEL_MSG0=8'b00000001
	ST_SEL_MSG1=8'b00000010
	ST_SEL_MSG2=8'b00000100
	ST_SEL_MSG3=8'b00001000
   Generated name = ddr_round_robin_uniq_1_Z2
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50284:11:50284:25|Removing wire o_ddr2udp_valid, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50285:28:50285:41|Removing wire o_ddr2udp_data, as there is no assignment to it.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50377:8:50377:22|Object r_maskfifo_wren is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50378:14:50378:30|Object r_maskfifo_wrdata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50379:9:50379:23|Removing wire w_maskfifo_rden, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50380:15:50380:31|Removing wire w_maskfifo_rddata, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50381:9:50381:23|Removing wire w_maskfifo_full, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50382:9:50382:24|Removing wire w_maskfifo_empty, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50385:9:50385:22|Removing wire w_arbfifo_rden, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50386:26:50386:41|Removing wire w_arbfifo_rddata, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50387:9:50387:22|Removing wire w_arbfifo_full, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50388:9:50388:23|Removing wire w_arbfifo_empty, as there is no assignment to it.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50389:8:50389:21|Object r_arbfifo_rden is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50390:25:50390:40|Object r_arbfifo_rddata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50392:8:50392:17|Object r_cmd_flag is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50393:25:50393:30|Object r_addr is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50394:25:50394:36|Object r_ddr3_wdata is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50395:9:50395:23|Removing wire w_ddr2fifo_rden, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50396:26:50396:42|Removing wire w_ddr2fifo_rddata, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50397:9:50397:24|Removing wire w_ddr2fifo_empty, as there is no assignment to it.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50398:8:50398:19|Object r_rddr_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50399:8:50399:20|Object r0_rddr_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50400:25:50400:35|Object r_rddr_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50402:8:50402:22|Object r_ddr2udp_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50403:25:50403:38|Object r_ddr2udp_data is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50404:8:50404:23|Object r_ddr2para_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50406:8:50406:24|Object r_ddr2flash_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50408:8:50408:23|Object r_ddr2dist_valid is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50412:9:50412:24|Removing wire w_ddr2para_empty, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50414:9:50414:25|Removing wire w_ddr2flash_empty, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50416:9:50416:24|Removing wire w_ddr2dist_empty, as there is no assignment to it.
Running optimization stage 1 on ddr_round_robin_uniq_1_Z2 .......
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50284:11:50284:25|*Output o_ddr2udp_valid has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50285:28:50285:41|*Output o_ddr2udp_data has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50774:4:50774:9|Pruning unused register r_rfifo_data0[95:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50774:4:50774:9|Pruning unused register r_rfifo_data1[95:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50774:4:50774:9|Pruning unused register r_rfifo_data2[95:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50774:4:50774:9|Pruning unused register r_rfifo_data3[95:0]. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50434:4:50434:9|Register bit r_wfifo_data0[92] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50434:4:50434:9|Register bit r_wfifo_data0[93] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50434:4:50434:9|Register bit r_wfifo_data0[94] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50471:4:50471:9|Register bit r_wfifo_data1[91] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50471:4:50471:9|Register bit r_wfifo_data1[93] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50471:4:50471:9|Register bit r_wfifo_data1[94] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50508:4:50508:9|Register bit r_wfifo_data2[93] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50508:4:50508:9|Register bit r_wfifo_data2[94] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Register bit r_wfifo_data3[91] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Register bit r_wfifo_data3[92] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Register bit r_wfifo_data3[94] is always 0.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50434:4:50434:9|Pruning register bits 94 to 92 of r_wfifo_data0[95:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50471:4:50471:9|Pruning register bits 94 to 93 of r_wfifo_data1[95:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50471:4:50471:9|Pruning register bit 91 of r_wfifo_data1[95:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50508:4:50508:9|Pruning register bits 94 to 93 of r_wfifo_data2[95:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Pruning register bit 94 of r_wfifo_data3[95:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Pruning register bits 92 to 91 of r_wfifo_data3[95:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on ddr_round_robin_uniq_1_Z2 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 157MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1598:7:1598:27|Synthesizing module ddr3_interface_uniq_1 in library work.

	ARB_DW=32'b00000000000000000000000001100000
	ST_WIDTH=32'b00000000000000000000000000001000
	CMD_WIDTH=32'b00000000000000000000000000000100
	DDR_DW=32'b00000000000000000000000001000000
	DDR_AW=32'b00000000000000000000000000011011
	DDR_BLW=32'b00000000000000000000000000000101
	DM_WIDTH=32'b00000000000000000000000000001000
	USER_RDW=32'b00000000000000000000000000010000
   Generated name = ddr3_interface_uniq_1_96s_8s_4s_64s_27s_5s_8s_16s
Running optimization stage 1 on ddr3_interface_uniq_1_96s_8s_4s_64s_27s_5s_8s_16s .......
Finished optimization stage 1 on ddr3_interface_uniq_1_96s_8s_4s_64s_27s_5s_8s_16s (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 157MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63678:7:63678:27|Synthesizing module phy_mdio_drive_uniq_1 in library work.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63934:49:63934:60|Removing redundant assignment.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63711:15:63711:26|Object r_phy_wrdata is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on phy_mdio_drive_uniq_1 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63897:4:63897:9|Pruning unused register r_phy_ack. Make sure that there are no unused intermediate registers.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63732:4:63732:9|Register bit phy_reset_n is always 1.
Finished optimization stage 1 on phy_mdio_drive_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 157MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":62783:7:62783:26|Synthesizing module phy_mdio_ctrl_uniq_1 in library work.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63524:37:63524:48|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63536:37:63536:48|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63548:37:63548:48|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63560:36:63560:46|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63572:39:63572:52|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63584:37:63584:48|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63596:38:63596:50|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63608:40:63608:54|Removing redundant assignment.
Running optimization stage 1 on phy_mdio_ctrl_uniq_1 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63599:4:63599:9|Pruning unused register r_ioctrl1_rdata[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63587:4:63587:9|Pruning unused register r_phycr_rdata[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63575:4:63575:9|Pruning unused register r_rcsr_rdata[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63563:4:63563:9|Pruning unused register r_physts_rdata[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63551:4:63551:9|Pruning unused register r_cr3_rdata[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63539:4:63539:9|Pruning unused register r_anar_rdata[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63515:4:63515:9|Pruning unused register r_bmcr_rdata[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63502:4:63502:9|Pruning unused register r_wait_reset_done. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63527:4:63527:9|Pruning unused bits 15 to 3 of r_bmsr_rdata[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63527:4:63527:9|Pruning unused bits 1 to 0 of r_bmsr_rdata[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Optimizing register bit r_phy_wrdata[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Optimizing register bit r_phy_wrdata[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Optimizing register bit r_phy_wrdata[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Optimizing register bit r_phy_wrdata[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Optimizing register bit r_phy_wrdata[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Optimizing register bit r_phy_wrdata[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Optimizing register bit r_phy_wrdata[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Optimizing register bit r_phy_wrdata[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Pruning register bit 31 of r_phy_wrdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Pruning register bits 27 to 24 of r_phy_wrdata[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Pruning register bit 16 of r_phy_wrdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Pruning register bit 11 of r_phy_wrdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Pruning register bit 7 of r_phy_wrdata[31:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on phy_mdio_ctrl_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 157MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64469:7:64469:20|Synthesizing module eth_pll_uniq_1 in library work.
Running optimization stage 1 on eth_pll_uniq_1 .......
@W: CL168 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64479:8:64479:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on eth_pll_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 157MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":866:7:866:12|Synthesizing module DP16KD in library work.
Running optimization stage 1 on DP16KD .......
Finished optimization stage 1 on DP16KD (CPU Time 0h:00m:00s, Memory Used current: 155MB peak: 157MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64745:7:64745:31|Synthesizing module dcfifo_rmiirx_36x2_uniq_1 in library work.
Running optimization stage 1 on dcfifo_rmiirx_36x2_uniq_1 .......
Finished optimization stage 1 on dcfifo_rmiirx_36x2_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64625:7:64625:20|Synthesizing module rmii_rx_uniq_1 in library work.
Running optimization stage 1 on rmii_rx_uniq_1 .......
Finished optimization stage 1 on rmii_rx_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 156MB peak: 157MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":66047:7:66047:33|Synthesizing module dcfifo_rmiitx_4096x2_uniq_1 in library work.
Running optimization stage 1 on dcfifo_rmiitx_4096x2_uniq_1 .......
Finished optimization stage 1 on dcfifo_rmiitx_4096x2_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":65909:7:65909:20|Synthesizing module rmii_tx_uniq_1 in library work.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":65933:8:65933:20|Object r_ethphy_txen is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":65934:14:65934:25|Object r_ethphy_txd is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on rmii_tx_uniq_1 .......
Finished optimization stage 1 on rmii_tx_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64567:7:64567:21|Synthesizing module rmii_top_uniq_1 in library work.
Running optimization stage 1 on rmii_top_uniq_1 .......
Finished optimization stage 1 on rmii_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68792:7:68792:35|Synthesizing module fifo_mac_frame_2048x10_uniq_1 in library work.
Running optimization stage 1 on fifo_mac_frame_2048x10_uniq_1 .......
Finished optimization stage 1 on fifo_mac_frame_2048x10_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 157MB peak: 158MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68378:7:68378:19|Synthesizing module mac_rx_uniq_1 in library work.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68409:9:68409:22|Removing wire w_mac_head_vld, as there is no assignment to it.
Running optimization stage 1 on mac_rx_uniq_1 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68713:4:68713:9|Pruning unused register r1_fifo_rden. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68435:4:68435:9|Pruning unused register r3_rmii_rx_vld. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on mac_rx_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":70139:7:70139:35|Synthesizing module fifo_mac_frame_2048x10_uniq_2 in library work.
Running optimization stage 1 on fifo_mac_frame_2048x10_uniq_2 .......
Finished optimization stage 1 on fifo_mac_frame_2048x10_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 158MB peak: 159MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71496:7:71496:19|Synthesizing module mac_tx_uniq_1 in library work.
Running optimization stage 1 on mac_tx_uniq_1 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71593:4:71593:9|Pruning unused register r1_rmii_txdcnt[1:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71563:4:71563:9|Pruning unused register r1_rmii_txen. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on mac_tx_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68287:7:68287:20|Synthesizing module mac_top_uniq_1 in library work.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68314:9:68314:18|Removing wire mac_tx_sop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68315:9:68315:18|Removing wire mac_tx_eop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68316:9:68316:18|Removing wire mac_tx_vld, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68317:15:68317:24|Removing wire mac_tx_dat, as there is no assignment to it.
Running optimization stage 1 on mac_top_uniq_1 .......
Finished optimization stage 1 on mac_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71851:7:71851:19|Synthesizing module arp_rx_uniq_1 in library work.

	BOARD_MAC=48'b011111110001000100100010101010101011101111001100
	BOARD_IP=32'b11000000101010000000000100001010
	DEST_IP=32'b11000000101010000000000100000001
	ST_IDLE=5'b00000
	ST_ETH_HEAD=5'b00001
	ST_ARP_DATA=5'b00010
	ST_WAIT_EOP=5'b00100
	ST_RX_END=5'b01000
	ETH_TYPE=16'b0000100000000110
   Generated name = arp_rx_uniq_1_3232235786_3232235777_0_1_2_4_8_2054_Z3
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72064:63:72064:76|Removing redundant assignment.
Running optimization stage 1 on arp_rx_uniq_1_3232235786_3232235777_0_1_2_4_8_2054_Z3 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72142:4:72142:9|Pruning unused register r_rxcrc32_true. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71977:4:71977:9|Pruning unused register r_recv_desip[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71977:4:71977:9|Pruning unused register r_fcs_data[31:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71977:4:71977:9|Pruning unused bits 7 to 0 of r_eth_type[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on arp_rx_uniq_1_3232235786_3232235777_0_1_2_4_8_2054_Z3 (CPU Time 0h:00m:00s, Memory Used current: 159MB peak: 160MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72215:7:72215:19|Synthesizing module arp_tx_uniq_1 in library work.

	BOARD_MAC=48'b011111110001000100100010101010101011101111001100
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
	ST_IDLE=5'b00001
	ST_PREAMBLE=5'b00010
	ST_ETH_HEAD=5'b00100
	ST_ARP_DATA=5'b01000
	ST_CRC=5'b10000
	ETH_TYPE=16'b0000100000000110
	HD_TYPE=16'b0000000000000001
	PROTOCOL_TYPE=16'b0000100000000000
	MIN_DATA_NUM=16'b0000000000101110
   Generated name = arp_tx_uniq_1_Z4
Running optimization stage 1 on arp_tx_uniq_1_Z4 .......
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72577:4:72577:9|Sharing sequential element r_crc_clr and merging r_tx_done. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_preamble[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_preamble[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_preamble[5][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[5] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[5] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_preamble[4][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[4] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[4] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_preamble[3][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[3] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[3] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_preamble[2][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[2] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[2] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_preamble[1][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[1] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[1] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_preamble[0][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[0] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[0] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[0] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[0] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[0] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[0] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[0] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_preamble[0] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_eth_head[13][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_eth_head[12][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_arp_data[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_arp_data[5][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_arp_data[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_arp_data[5] and merging r_eth_head[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_arp_data[4][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_arp_data[4] and merging r_eth_head[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_arp_data[4] and merging r_eth_head[13]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_arp_data[3][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_arp_data[3] and merging r_arp_data[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_arp_data[2][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_arp_data[2] and merging r_eth_head[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_arp_data[2] and merging r_eth_head[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_arp_data[2] and merging r_eth_head[12]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_arp_data[1][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_arp_data[1] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Feedback mux created for signal r_arp_data[0][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Sharing sequential element r_arp_data[0] and merging r_arp_data[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_arp_data[1][7:1] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_arp_data[4][2:1] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_arp_data[5][1:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_arp_data[6][7:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_eth_head[12][7:4] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_eth_head[12][3] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_eth_head[12][2:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_eth_head[13][7:3] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_eth_head[13][2:1] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_eth_head[13][0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_preamble[6][7] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_preamble[6][6] assign 1, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_preamble[7][7:6] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_preamble[7][5] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_preamble[7][4] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_preamble[7][3] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_preamble[7][2] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_preamble[7][1] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|All reachable assignments to r_preamble[7][0] assign 1, register removed by optimization
Finished optimization stage 1 on arp_tx_uniq_1_Z4 (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72621:7:72621:21|Synthesizing module crc32_d8_uniq_1 in library work.
Running optimization stage 1 on crc32_d8_uniq_1 .......
Finished optimization stage 1 on crc32_d8_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72710:7:72710:21|Synthesizing module crc32_d8_uniq_2 in library work.
Running optimization stage 1 on crc32_d8_uniq_2 .......
Finished optimization stage 1 on crc32_d8_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71694:7:71694:21|Synthesizing module arp_ctrl_uniq_1 in library work.

	BOARD_MAC=48'b011111110001000100100010101010101011101111001100
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
   Generated name = arp_ctrl_uniq_1_3232235786_3232235878_Z5
Running optimization stage 1 on arp_ctrl_uniq_1_3232235786_3232235878_Z5 .......
Finished optimization stage 1 on arp_ctrl_uniq_1_3232235786_3232235878_Z5 (CPU Time 0h:00m:00s, Memory Used current: 165MB peak: 170MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73356:7:73356:20|Synthesizing module icmp_rx_uniq_1 in library work.

	BOARD_MAC=48'b011111110001000100100010101010101011101111001100
	BOARD_IP=32'b11000000101010000000000100001010
	DEST_IP=32'b11000000101010000000000100000001
	ST_IDLE=8'b00000000
	ST_ETH_HEAD=8'b00000001
	ST_IP_HEAD=8'b00000010
	ST_ICMP_HEAD=8'b00000100
	ST_ICMP_DATA=8'b00001000
	ST_WAIT_EOP=8'b00010000
	ST_RX_DONE=8'b00100000
	ST_RX_END=8'b01000000
	ETH_TYPE=16'b0000100000000000
	ICMP_TYPE=8'b00000001
	ECHO_REQUEST=8'b00001000
   Generated name = icmp_rx_uniq_1_Z6
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73712:77:73712:96|Removing redundant assignment.
Running optimization stage 1 on icmp_rx_uniq_1_Z6 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73512:4:73512:9|Pruning unused register r_recv_srcmac[47:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73512:4:73512:9|Pruning unused register r_recv_srcip[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73512:4:73512:9|Pruning unused register r_iphead_byte_num[5:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73512:4:73512:9|Pruning unused register r_icmp_code[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73512:4:73512:9|Pruning unused register r_icmp_checksum[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73512:4:73512:9|Pruning unused register r_rec_encnt[1:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73512:4:73512:9|Pruning unused bits 31 to 24 of r_recv_desip[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73512:4:73512:9|Pruning unused bits 7 to 0 of r_eth_type[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73512:4:73512:9|Feedback mux created for signal r_rec_byte_num[15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Finished optimization stage 1 on icmp_rx_uniq_1_Z6 (CPU Time 0h:00m:00s, Memory Used current: 164MB peak: 170MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73788:7:73788:20|Synthesizing module icmp_tx_uniq_1 in library work.

	BOARD_MAC=48'b011111110001000100100010101010101011101111001100
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
	ST_IDLE=8'b00000001
	ST_HEAD_CHECKSUM=8'b00000010
	ST_ICMP_CHECKSUM=8'b00000100
	ST_PREAMBLE=8'b00001000
	ST_ETH_HEAD=8'b00010000
	ST_IP_HEAD=8'b00100000
	ST_ICMP_DATA=8'b01000000
	ST_CRC=8'b10000000
	ETH_TYPE=16'b0000100000000000
	ICMP_TYPE=8'b00000001
	MIN_DATA_NUM=16'b0000000000010010
	ECHO_REPLY=8'b00000000
   Generated name = icmp_tx_uniq_1_Z7
Running optimization stage 1 on icmp_tx_uniq_1_Z7 .......
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74289:4:74289:9|Sharing sequential element r_crc_clr and merging r_tx_done. Add a syn_preserve attribute to the element to prevent sharing.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_ip_head[5][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_ip_head[1][15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_preamble[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_preamble[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[6] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_preamble[5][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[5] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[5] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[5] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_preamble[4][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[4] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[4] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[4] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_preamble[3][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[3] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[3] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[3] and merging r_preamble[6]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_preamble[2][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL177 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Sharing sequential element r_preamble[2] and merging r_preamble[7]. Add a syn_preserve attribute to the element to prevent sharing.

Only the first 100 messages of id 'CL177' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_compiler.srr -id CL177' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL177} -count unlimited' in the Tcl shell.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_preamble[1][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_preamble[0][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_ip_head[6][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_ip_head[4][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_ip_head[3][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_ip_head[2][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_ip_head[0][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_eth_head[13][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Feedback mux created for signal r_eth_head[12][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_eth_head[12][7:4] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_eth_head[12][3] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_eth_head[12][2:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_eth_head[13][7:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_preamble[6][7] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_preamble[6][6] assign 1, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_preamble[7][7:6] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_preamble[7][5] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_preamble[7][4] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_preamble[7][3] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_preamble[7][2] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_preamble[7][1] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|All reachable assignments to r_preamble[7][0] assign 1, register removed by optimization
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][16] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][17] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][18] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][19] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][20] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][21] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][22] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][23] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][24] is always 1.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][25] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][26] is always 1.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][27] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][28] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][29] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][30] is always 1.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[0][31] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][16] is always 1.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][17] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][18] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][19] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][20] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][21] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][22] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][23] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][24] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][25] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][26] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][27] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][28] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][29] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][30] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[2][31] is always 1.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][0] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][1] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][2] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][3] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][4] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][5] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][6] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][7] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][8] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][9] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][10] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][11] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][12] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][13] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][14] is always 1.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[1][15] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][16] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][17] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][18] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][19] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][20] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][21] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][22] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][23] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][24] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][25] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][26] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][27] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][28] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][29] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][30] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Register bit r_ip_head[5][31] is always 0.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Pruning register bits 31 to 16 of r_ip_head[2][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Pruning register bits 31 to 16 of r_ip_head[5][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Pruning register bits 31 to 16 of r_ip_head[0][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on icmp_tx_uniq_1_Z7 (CPU Time 0h:00m:00s, Memory Used current: 167MB peak: 170MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74321:7:74321:32|Synthesizing module synfifo_data_2048x8_uniq_1 in library work.
Running optimization stage 1 on synfifo_data_2048x8_uniq_1 .......
Finished optimization stage 1 on synfifo_data_2048x8_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 167MB peak: 170MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72799:7:72799:21|Synthesizing module crc32_d8_uniq_3 in library work.
Running optimization stage 1 on crc32_d8_uniq_3 .......
Finished optimization stage 1 on crc32_d8_uniq_3 (CPU Time 0h:00m:00s, Memory Used current: 167MB peak: 170MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73171:7:73171:21|Synthesizing module icmp_top_uniq_1 in library work.

	BOARD_MAC=48'b011111110001000100100010101010101011101111001100
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
   Generated name = icmp_top_uniq_1_3232235786_3232235878_Z8
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73183:11:73183:22|Removing wire o_icmp_txsop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73184:11:73184:22|Removing wire o_icmp_txeop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73200:9:73200:21|Removing wire w_icmp_rxdone, as there is no assignment to it.
Running optimization stage 1 on icmp_top_uniq_1_3232235786_3232235878_Z8 .......
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73183:11:73183:22|*Output o_icmp_txsop has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73184:11:73184:22|*Output o_icmp_txeop has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on icmp_top_uniq_1_3232235786_3232235878_Z8 (CPU Time 0h:00m:00s, Memory Used current: 167MB peak: 170MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75782:7:75782:19|Synthesizing module udp_rx_uniq_1 in library work.

	BOARD_MAC=48'b011111110001000100100010101010101011101111001100
	BOARD_IP=32'b11000000101010000000000100001010
	ST_IDLE=8'b00000000
	ST_ETH_HEAD=8'b00000001
	ST_IP_HEAD=8'b00000010
	ST_UDP_HEAD=8'b00000100
	ST_UDP_DATA=8'b00001000
	ST_WAIT_EOP=8'b00010000
	ST_RX_END=8'b00100000
	ETH_TYPE=16'b0000100000000000
	UDP_TYPE=8'b00010001
   Generated name = udp_rx_uniq_1_Z9
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75836:15:75836:27|Object r_send_desmac is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75837:15:75837:26|Object r_send_desip is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on udp_rx_uniq_1_Z9 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75927:4:75927:9|Pruning unused register r_recv_srcmac[47:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75927:4:75927:9|Pruning unused register r_recv_srcip[31:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75927:4:75927:9|Pruning unused register r_ip_head_byte_num[5:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75927:4:75927:9|Pruning unused bits 31 to 24 of r_recv_desip[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75927:4:75927:9|Pruning unused bits 7 to 0 of r_eth_type[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on udp_rx_uniq_1_Z9 (CPU Time 0h:00m:00s, Memory Used current: 166MB peak: 170MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76186:7:76186:19|Synthesizing module udp_tx_uniq_1 in library work.

	BOARD_MAC=48'b011111110001000100100010101010101011101111001100
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
	BOARD_PORT_NUM=16'b1111110111101000
	ST_IDLE=8'b00000000
	ST_CHECK_SUM=8'b00000001
	ST_PREAMBLE=8'b00000010
	ST_ETH_HEAD=8'b00000100
	ST_IP_HEAD=8'b00001000
	ST_TX_DATA=8'b00010000
	ST_CRC=8'b00100000
	ST_TX_DONE=8'b01000000
	ETH_TYPE=16'b0000100000000000
	UDP_TYPE=8'b00010001
	MIN_DATA_NUM=16'b0000000000010010
   Generated name = udp_tx_uniq_1_Z10
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76614:55:76614:72|Removing redundant assignment.
Running optimization stage 1 on udp_tx_uniq_1_Z10 .......
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_ip_head[1][15:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_preamble[7][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_preamble[6][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_preamble[5][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_preamble[4][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_preamble[3][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_preamble[2][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_preamble[1][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_preamble[0][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_ip_head[6][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_ip_head[5][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_ip_head[4][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_ip_head[3][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_ip_head[2][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_ip_head[0][31:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_eth_head[13][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Feedback mux created for signal r_eth_head[12][7:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_eth_head[12][7:4] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_eth_head[12][3] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_eth_head[12][2:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_eth_head[13][7:0] assign 0, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_preamble[6][7] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_preamble[6][6] assign 1, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_preamble[7][7:6] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_preamble[7][5] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_preamble[7][4] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_preamble[7][3] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_preamble[7][2] assign 1, register removed by optimization
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_preamble[7][1] assign 0, register removed by optimization
@W: CL251 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|All reachable assignments to r_preamble[7][0] assign 1, register removed by optimization
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][16] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][17] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][18] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][19] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][20] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][21] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][22] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][23] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][24] is always 1.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][25] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][26] is always 1.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][27] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][28] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][29] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][30] is always 1.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[0][31] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[2][16] is always 1.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[2][17] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[2][18] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[2][19] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[2][20] is always 1.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[2][21] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[2][22] is always 0.
@N: CL189 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Register bit r_ip_head[2][23] is always 0.

Only the first 100 messages of id 'CL189' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_compiler.srr -id CL189' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL189} -count unlimited' in the Tcl shell.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Pruning register bits 31 to 16 of r_ip_head[2][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Pruning register bits 31 to 16 of r_ip_head[0][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Pruning register bits 15 to 0 of r_ip_head[6][31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on udp_tx_uniq_1_Z10 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76711:7:76711:27|Synthesizing module dataram_2048x8_uniq_1 in library work.
Running optimization stage 1 on dataram_2048x8_uniq_1 .......
@W: CL168 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76724:8:76724:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on dataram_2048x8_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72888:7:72888:21|Synthesizing module crc32_d8_uniq_4 in library work.
Running optimization stage 1 on crc32_d8_uniq_4 .......
Finished optimization stage 1 on crc32_d8_uniq_4 (CPU Time 0h:00m:00s, Memory Used current: 171MB peak: 172MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75594:7:75594:20|Synthesizing module udp_top_uniq_1 in library work.

	BOARD_MAC=48'b011111110001000100100010101010101011101111001100
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
   Generated name = udp_top_uniq_1_3232235786_3232235878_Z11
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75606:11:75606:21|Removing wire o_udp_txsop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75607:11:75607:21|Removing wire o_udp_txeop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75630:9:75630:16|Removing wire w_rec_en, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75631:15:75631:24|Removing wire w_rec_data, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75632:9:75632:19|Removing wire w_fifo_rden, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75633:15:75633:26|Removing wire w_fifo_rdata, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75634:9:75634:20|Removing wire w_fifo_empty, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75635:9:75635:19|Removing wire w_fifo_full, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75636:16:75636:29|Removing wire w_rec_byte_num, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75637:9:75637:20|Removing wire w_udp_rxdone, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75638:16:75638:24|Removing wire w_icmp_id, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75639:16:75639:25|Removing wire w_icmp_seq, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75640:16:75640:31|Removing wire w_reply_checksum, as there is no assignment to it.
Running optimization stage 1 on udp_top_uniq_1_3232235786_3232235878_Z11 .......
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75606:11:75606:21|*Output o_udp_txsop has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75607:11:75607:21|*Output o_udp_txeop has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on udp_top_uniq_1_3232235786_3232235878_Z11 (CPU Time 0h:00m:00s, Memory Used current: 172MB peak: 172MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72977:7:72977:19|Synthesizing module ip_top_uniq_1 in library work.

	BOARD_MAC=48'b011111110001000100100010101010101011101111001100
	BOARD_IP=32'b11000000101010000000000100001010
	DES_MAC=48'b100001001010100100111000101000001010110100001101
	DES_IP=32'b11000000101010000000000101100110
   Generated name = ip_top_uniq_1_3232235786_3232235878_Z12
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73021:9:73021:20|Removing wire w_arp_rxdone, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73022:9:73022:20|Removing wire w_arp_rxtype, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73023:16:73023:28|Removing wire w_send_desmac, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73024:16:73024:27|Removing wire w_send_desip, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73025:9:73025:20|Removing wire w_icmp_txsop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73026:9:73026:20|Removing wire w_icmp_txeop, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73027:9:73027:20|Removing wire w_icmp_txvld, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73028:15:73028:27|Removing wire w_icmp_txdata, as there is no assignment to it.
Running optimization stage 1 on ip_top_uniq_1_3232235786_3232235878_Z12 .......
Finished optimization stage 1 on ip_top_uniq_1_3232235786_3232235878_Z12 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76935:7:76935:27|Synthesizing module dataram_2048x8_uniq_2 in library work.
Running optimization stage 1 on dataram_2048x8_uniq_2 .......
@W: CL168 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76948:8:76948:21|Removing instance scuba_vhi_inst because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on dataram_2048x8_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":79048:7:79048:27|Synthesizing module dataram_1024x8_uniq_1 in library work.
Running optimization stage 1 on dataram_1024x8_uniq_1 .......
Finished optimization stage 1 on dataram_1024x8_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":79272:7:79272:27|Synthesizing module dataram_1024x8_uniq_2 in library work.
Running optimization stage 1 on dataram_1024x8_uniq_2 .......
Finished optimization stage 1 on dataram_1024x8_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":79496:7:79496:27|Synthesizing module dataram_1024x8_uniq_3 in library work.
Running optimization stage 1 on dataram_1024x8_uniq_3 .......
Finished optimization stage 1 on dataram_1024x8_uniq_3 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":79720:7:79720:27|Synthesizing module dataram_1024x8_uniq_4 in library work.
Running optimization stage 1 on dataram_1024x8_uniq_4 .......
Finished optimization stage 1 on dataram_1024x8_uniq_4 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":79944:7:79944:27|Synthesizing module dataram_1024x8_uniq_5 in library work.
Running optimization stage 1 on dataram_1024x8_uniq_5 .......
Finished optimization stage 1 on dataram_1024x8_uniq_5 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80168:7:80168:27|Synthesizing module code_ram128x32_uniq_1 in library work.
Running optimization stage 1 on code_ram128x32_uniq_1 .......
Finished optimization stage 1 on code_ram128x32_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 173MB peak: 174MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80384:7:80384:27|Synthesizing module code_ram128x32_uniq_2 in library work.
Running optimization stage 1 on code_ram128x32_uniq_2 .......
Finished optimization stage 1 on code_ram128x32_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 175MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77508:7:77508:35|Synthesizing module udpcom_datagram_parser_uniq_1 in library work.

	DEV_TYPE=16'b0000000000000001
	FIRMWARE_VERSION=32'b00100101000001010010000100100000
	DDR_DW=32'b00000000000000000000000001000000
	DDR_AW=32'b00000000000000000000000000011011
	HEAD_SIZE=16'b0000000000001010
	USER_PASS_WORD=80'b01100110011100100110010101100101011011110111000001110100011010010110001101010011
	READ_DDR_NUM=10'b0010000000
	FACTPARA_ACK_DATA_SIZE=11'b00000001100
	ST_DDR_IDLE=8'b00000000
	ST_DDR_READY=8'b00000001
	ST_DDR_BASEADDR=8'b00000010
	ST_DDR_RDEN=8'b00000100
	ST_ADDR_INCR=8'b00001000
	ST_DDR_DELAY=8'b00010000
	ST_WAIT_DDR=8'b00100000
	ST_DDR_RDDONE=8'b01000000
	ST_RX_IDLE=8'b00000000
	ST_RX_READY=8'b00000001
	ST_RXRAM_PARSEDATA=8'b00000010
	ST_RXRAM_RDADDR=8'b00000100
	ST_RXRAM_RDDATA=8'b00001000
	ST_RXRAM_RDDONE=8'b00010000
	ST_TX_IDLE=12'b000000000000
	ST_TX_READY=12'b000000000001
	ST_RDFIFO_BEAT=12'b000000000010
	ST_RDFIFO=12'b000000000100
	ST_WAIT_SEND=12'b000000001000
	ST_TXRAM_START=12'b000000010000
	ST_TXRAM_WRADDR=12'b000000100000
	ST_TXRAM_DATA=12'b000001000000
	ST_WAIT_FIFO=12'b000010000000
	ST_TXRAM_DONE=12'b000100000000
	ST_WAIT_UDPCOM=12'b001000000000
   Generated name = udpcom_datagram_parser_uniq_1_Z13
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78337:47:78337:60|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78880:59:78880:76|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78888:63:78888:80|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78896:67:78896:84|Removing redundant assignment.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77513:11:77513:26|Removing wire o_udp_rxram_rden, as there is no assignment to it.
Running optimization stage 1 on udpcom_datagram_parser_uniq_1_Z13 .......
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77513:11:77513:26|*Output o_udp_rxram_rden has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL113 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Feedback mux created for signal r_get_para6[31:0]. To avoid the feedback mux, assign values explicitly under all conditions of conditional assignment statements.
@W: CL250 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|All reachable assignments to r_get_para6[31:0] assign 0, register removed by optimization
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78117:4:78117:9|Optimizing register bit r_cmd_type[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78117:4:78117:9|Optimizing register bit r_cmd_type[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78117:4:78117:9|Optimizing register bit r_cmd_type[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78117:4:78117:9|Optimizing register bit r_cmd_type[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78117:4:78117:9|Optimizing register bit r_cmd_type[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78117:4:78117:9|Optimizing register bit r_cmd_type[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para4[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[8] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[16] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[17] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[18] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[19] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[20] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[21] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[22] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[23] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[24] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[25] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[26] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[27] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Optimizing register bit r_get_para5[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[9] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[10] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[11] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[12] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[13] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[14] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Optimizing register bit r_rxcheck_code[15] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Pruning register bits 31 to 8 of r_get_para4[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Pruning register bits 31 to 8 of r_get_para5[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Pruning register bits 15 to 9 of r_rxcheck_code[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Pruning register bits 7 to 2 of r_rxcheck_code[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78117:4:78117:9|Pruning register bits 7 to 2 of r_cmd_type[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on udpcom_datagram_parser_uniq_1_Z13 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 179MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81920:7:81920:24|Synthesizing module sfifo_64x48_uniq_1 in library work.
Running optimization stage 1 on sfifo_64x48_uniq_1 .......
@W: CL168 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":82880:10:82880:16|Removing instance r_ctr_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":82793:10:82793:16|Removing instance w_ctr_3 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":82426:12:82426:15|Removing instance FF_0 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
@W: CL168 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":82384:12:82384:15|Removing instance FF_7 because it does not drive other instances. To preserve this instance, use the syn_noprune synthesis directive.
Finished optimization stage 1 on sfifo_64x48_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 179MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80610:7:80610:34|Synthesizing module udpcom_parameter_init_uniq_1 in library work.

	DDR_DW=32'b00000000000000000000000001000000
	DDR_AW=32'b00000000000000000000000000011011
	USER_RDW=32'b00000000000000000000000000010000
	DATA_BYTE_1K=8'b10000000
	DICP_DDRBASE_ADDR=27'b000000000000001000000000000
	HVCP_DDRBASE_ADDR=27'b000000000000010000000000000
	RSSI_DDRBASE_ADDR=27'b000000000000100000000000000
	COE_DDRBASE_ADDR=27'b000000000010000000000000000
	FIRM_DDRBASE_ADDR=32'b00000000100000000000000000000000
	PARA_IDLE=24'b000000000000000000000000
	PARA_WAIT=24'b000000000000000000000001
	READ_DDR_EN=24'b000000000000000000000010
	READ_DDR_FIFO=24'b000000000000000000000100
	READ_FIFO_EN=24'b000000000000000000001000
	READ_FIFO_DATA=24'b000000000000000000010000
	READ_FIFO_DATA_REG=24'b000000000000000000100000
	PARA_DATA_WRITE=24'b000000000000000001000000
	PARA_DATA_CNT=24'b000000000000000010000000
	WRITE_PARA2DDR_EN=24'b000000000000000100000000
	WRITE_ADDR_INC=24'b000000000000001000000000
	PARA_SHIFT=24'b000000000000010000000000
	PARA_DELAY=24'b000000000000100000000000
	PARA_STORE=24'b000000000001000000000000
	DDR_BASE_ADDR=24'b000000000010000000000000
	READ_CACHE_DATA=24'b000000000100000000000000
	WRDDR_EN=24'b000000001000000000000000
	WRDDR_ADDR_INCR=24'b000000010000000000000000
	WRDDR_CNT=24'b000000100000000000000000
	PARA_END=24'b000001000000000000000000
   Generated name = udpcom_parameter_init_uniq_1_Z14
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80852:37:80852:48|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81264:56:81264:70|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81444:45:81444:60|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81521:47:81521:60|Removing redundant assignment.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80685:18:80685:30|Removing wire o_start_index, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80686:18:80686:29|Removing wire o_stop_index, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80687:18:80687:28|Removing wire o_index_num, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80690:18:80690:30|Removing wire o_hvcp_rddata, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80692:18:80692:30|Removing wire o_dicp_rddata, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80693:17:80693:31|Removing wire o_telegram_flag, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80695:11:80695:21|Removing wire o_program_n, as there is no assignment to it.
Running optimization stage 1 on udpcom_parameter_init_uniq_1_Z14 .......
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80685:18:80685:30|*Output o_start_index has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80686:18:80686:29|*Output o_stop_index has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80687:18:80687:28|*Output o_index_num has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80690:18:80690:30|*Output o_hvcp_rddata has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80692:18:80692:30|*Output o_dicp_rddata has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80693:17:80693:31|*Output o_telegram_flag has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80695:11:80695:21|*Output o_program_n has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81500:4:81500:9|Pruning unused register r_discal_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81386:4:81386:9|Pruning unused register r_coe_com_flag. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81106:4:81106:9|Pruning unused register r_parainit_done. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80875:4:80875:9|Pruning unused bits 7 to 5 of r_caliback_flag[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80865:4:80865:9|Pruning unused bits 7 to 5 of r_loopback_flag[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80855:4:80855:9|Pruning unused bits 7 to 6 of r_parsedone_flag[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80921:4:80921:9|Optimizing register bit r_udpfifo_wrdata[32] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80921:4:80921:9|Optimizing register bit r_udpfifo_wrdata[33] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80921:4:80921:9|Optimizing register bit r_udpfifo_wrdata[45] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81510:4:81510:9|Optimizing register bit r_laser_sernum[3] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81510:4:81510:9|Optimizing register bit r_laser_sernum[4] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81510:4:81510:9|Optimizing register bit r_laser_sernum[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81510:4:81510:9|Optimizing register bit r_laser_sernum[6] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81510:4:81510:9|Optimizing register bit r_laser_sernum[7] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80921:4:80921:9|Pruning register bit 45 of r_udpfifo_wrdata[47:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80921:4:80921:9|Pruning register bits 33 to 32 of r_udpfifo_wrdata[47:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81510:4:81510:9|Pruning register bits 7 to 3 of r_laser_sernum[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on udpcom_parameter_init_uniq_1_Z14 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 185MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":82946:7:82946:26|Synthesizing module udp_broadcast_uniq_1 in library work.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":82992:40:82992:50|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83007:40:83007:50|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83022:42:83022:54|Removing redundant assignment.
Running optimization stage 1 on udp_broadcast_uniq_1 .......
Finished optimization stage 1 on udp_broadcast_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 185MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77170:7:77170:27|Synthesizing module udpcom_control_uniq_1 in library work.

	FIRMWARE_VERSION=32'b00100101000001010010000100100000
	DDR_DW=32'b00000000000000000000000001000000
	DDR_AW=32'b00000000000000000000000000011011
	USER_RDW=32'b00000000000000000000000000010000
   Generated name = udpcom_control_uniq_1_621093152_64s_27s_16s
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77314:25:77314:41|Input i_lidar_state on instance u_datagram_parser is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77177:11:77177:26|Removing wire o_udp_rxram_rden, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77232:18:77232:29|Removing wire o_lidar_port, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77256:18:77256:33|Removing wire o_time_stamp_get, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77271:16:77271:28|Removing wire w_recv_rdaddr, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77272:15:77272:25|Removing wire w_recv_data, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77273:16:77273:25|Removing wire w_recv_num, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77274:9:77274:18|Removing wire w_recv_ack, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77276:9:77276:17|Removing wire w_cmd_ack, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77277:9:77277:23|Removing wire w_send_data_req, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77278:9:77278:18|Removing wire w_send_req, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77279:15:77279:25|Removing wire w_send_data, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77289:16:77289:26|Removing wire w_get_para7, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77290:16:77290:26|Removing wire w_get_para8, as there is no assignment to it.
Running optimization stage 1 on udpcom_control_uniq_1_621093152_64s_27s_16s .......
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77177:11:77177:26|*Output o_udp_rxram_rden has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77232:18:77232:29|*Output o_lidar_port has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77256:18:77256:33|*Output o_time_stamp_get has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on udpcom_control_uniq_1_621093152_64s_27s_16s (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 185MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83060:7:83060:21|Synthesizing module eth_ctrl_uniq_1 in library work.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83103:8:83103:26|Object r_mac_packet_tx_sop is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83104:8:83104:26|Object r_mac_packet_tx_eop is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on eth_ctrl_uniq_1 .......
Finished optimization stage 1 on eth_ctrl_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 185MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64091:7:64091:20|Synthesizing module eth_top_uniq_1 in library work.
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64265:19:64265:27|Input i_arp_tx_sop on instance u_mac_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64265:19:64265:27|Input i_arp_tx_eop on instance u_mac_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64265:19:64265:27|Input i_arp_tx_vld on instance u_mac_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64265:19:64265:27|Input i_arp_tx_dat on instance u_mac_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64348:27:64348:42|Input i_ntp_first_get on instance u_udpcom_control is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64348:27:64348:42|Input i_time_stamp_first_get on instance u_udpcom_control is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64348:27:64348:42|Input i_hvcp_ram_rdaddr on instance u_udpcom_control is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64348:27:64348:42|Input i_dicp_ram_rdaddr on instance u_udpcom_control is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64236:9:64236:19|Removing wire w_eth_rxclk, as there is no assignment to it.
Running optimization stage 1 on eth_top_uniq_1 .......
Finished optimization stage 1 on eth_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 185MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106772:7:106772:13|Synthesizing module USRMCLK in library work.
@W: CG146 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106772:7:106772:13|Creating black box for empty module USRMCLK

@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84547:7:84547:23|Synthesizing module spi_master_uniq_1 in library work.
Running optimization stage 1 on spi_master_uniq_1 .......
Finished optimization stage 1 on spi_master_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 185MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84244:7:84244:26|Synthesizing module spi_flash_cmd_uniq_1 in library work.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84316:36:84316:46|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84365:42:84365:50|Removing redundant assignment.
Running optimization stage 1 on spi_flash_cmd_uniq_1 .......
Finished optimization stage 1 on spi_flash_cmd_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 185MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84039:7:84039:26|Synthesizing module spi_flash_top_uniq_1 in library work.
Running optimization stage 1 on spi_flash_top_uniq_1 .......
Finished optimization stage 1 on spi_flash_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 174MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83277:7:83277:26|Synthesizing module flash_control_uniq_1 in library work.

	DDR_DW=32'b00000000000000000000000001000000
	DDR_AW=32'b00000000000000000000000000011011
	USER_RDW=32'b00000000000000000000000000010000
	US_CLK_CNTNUM=8'b01100011
	US_CNTNUM=10'b1111100111
	MS_CNTNUM=10'b1111100111
	SEC_DLY_NUM=8'b00000101
	PARA_DDRBASE_ADDR=32'b00000000000000000000000000000000
	COE_DDRBASE_ADDR=32'b00000000000000010000000000000000
	FIRM_DDRBASE_ADDR=32'b00000000100000000000000000000000
	PARA_FLASHBASE_ADDR=32'b00000000001000000000000000000000
	COE_FLASHBASE_ADDR=32'b00000000001000100000000000000000
	FLASH_INIT_PAGENUM=16'b0000100000000000
	SET_PARA_PAGENUM=16'b0000000010000000
	COE_TABLE_PAGENUM=16'b0000100000000000
	FLASH_IDLE=24'b000000000000000000000000
	FLASH_READ=24'b000000000000000000000001
	FLASH_READ_ACK=24'b000000000000000000000010
	FLASH_READ_ASSIGN=24'b000000000000000000000100
	FLASH_READ_DATA=24'b000000000000000000001000
	FLASH_WDDR_ADDR=24'b000000000000000000010000
	FLASH_READ_SHIFT=24'b000000000000000000100000
	FLASH_READ_DELAY=24'b000000000000000001000000
	FLASH_WAIT=24'b000000000000000010000000
	FLASH_ERASE=24'b000000000000000100000000
	FLASH_ERASE_ACK=24'b000000000000001000000000
	FLASH_ERASE_DELAY=24'b000000000000010000000000
	FLASH_RDDR_EN=24'b000000000000100000000000
	FLASH_RDDR_ADDR=24'b000000000001000000000000
	FLASH_WRITE_CMD=24'b000000000010000000000000
	FLASH_RDFIFO_EN=24'b000000000100000000000000
	FLASH_RDFIFO_DATA=24'b000000001000000000000000
	FLASH_WRITE_REG=24'b000000010000000000000000
	FLASH_WRITE_DATA=24'b000000100000000000000000
	FLASH_WRITE_WAIT=24'b000001000000000000000000
	FLASH_WRITE_ACK=24'b000010000000000000000000
	FLASH_PAGE_INCR=24'b000100000000000000000000
	FLASH_WRITE_DELAY=24'b001000000000000000000000
	FLASH_END=24'b010000000000000000000000
   Generated name = flash_control_uniq_1_Z15
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83404:40:83404:50|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83419:40:83419:50|Removing redundant assignment.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83360:25:83360:45|Object r_ddr2flash_fifo_data is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on flash_control_uniq_1_Z15 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83435:4:83435:9|Pruning unused register r_module_en. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83422:4:83422:9|Pruning unused register r_1sec_dlycnt[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83407:4:83407:9|Pruning unused register r_sec_mscnt[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83392:4:83392:9|Pruning unused register r_1ms_uscnt[9:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83380:4:83380:9|Pruning unused register r_1us_clkcnt[7:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83612:4:83612:9|Pruning unused register r_flash_clk_n. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83612:4:83612:9|Pruning unused register r_flash_clk_n. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83612:4:83612:9|Pruning unused register r_flash_clk_n. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83612:4:83612:9|Pruning unused register r_flash_clk_n. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83612:4:83612:9|Pruning unused register r_flash_clk_n. Make sure that there are no unused intermediate registers.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83627:4:83627:9|Optimizing register bit r_flash_cmd[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83627:4:83627:9|Optimizing register bit r_flash_cmd[5] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83627:4:83627:9|Pruning register bit 5 of r_flash_cmd[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83627:4:83627:9|Pruning register bit 2 of r_flash_cmd[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83612:4:83612:9|Pruning unused register r_flash_clk_n. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on flash_control_uniq_1_Z15 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84810:7:84810:28|Synthesizing module signal_dejitter_uniq_1 in library work.

	DEJTER_CLK_CNT=32'b00000000000000000000000111110100
   Generated name = signal_dejitter_uniq_1_500s
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84840:41:84840:52|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84851:45:84851:56|Removing redundant assignment.
Running optimization stage 1 on signal_dejitter_uniq_1_500s .......
@W: CL265 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84821:4:84821:9|Removing unused bit 3 of r_signal_sample[3:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on signal_dejitter_uniq_1_500s (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84876:7:84876:28|Synthesizing module signal_dejitter_uniq_2 in library work.

	DEJTER_CLK_CNT=32'b00000000000000000000000111110100
   Generated name = signal_dejitter_uniq_2_500s
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84906:41:84906:52|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84917:45:84917:56|Removing redundant assignment.
Running optimization stage 1 on signal_dejitter_uniq_2_500s .......
@W: CL265 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84887:4:84887:9|Removing unused bit 3 of r_signal_sample[3:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on signal_dejitter_uniq_2_500s (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86323:7:86323:29|Synthesizing module divider_32_16bit_uniq_1 in library work.
Running optimization stage 1 on divider_32_16bit_uniq_1 .......
Finished optimization stage 1 on divider_32_16bit_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":1184:7:1184:16|Synthesizing module MULT18X18D in library work.
Running optimization stage 1 on MULT18X18D .......
Finished optimization stage 1 on MULT18X18D (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87045:7:87045:28|Synthesizing module multiplier_16x8_uniq_1 in library work.
Running optimization stage 1 on multiplier_16x8_uniq_1 .......
Finished optimization stage 1 on multiplier_16x8_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86445:7:86445:29|Synthesizing module divider_32_16bit_uniq_2 in library work.
Running optimization stage 1 on divider_32_16bit_uniq_2 .......
Finished optimization stage 1 on divider_32_16bit_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84953:7:84953:24|Synthesizing module motor_drive_uniq_1 in library work.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85223:42:85223:58|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85374:48:85374:58|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85382:56:85382:66|Removing redundant assignment.
@W: CS263 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85566:28:85566:40|Port-width mismatch for port o_quotient. The port definition is 16 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85594:28:85594:40|Port-width mismatch for port o_quotient. The port definition is 16 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84987:15:84987:24|Object r_cnt_true is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84993:15:84993:31|Object r3_clkcnt_hignnum is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84998:15:84998:30|Object r_cnt_state_high is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85007:8:85007:22|Object r0_speed_sample is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85008:8:85008:22|Object r1_speed_sample is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85010:9:85010:27|Removing wire w_speed_sample_rise, as there is no assignment to it.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85012:14:85012:24|Object r_state_cnt is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on motor_drive_uniq_1 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85480:4:85480:9|Pruning unused register r_speed_governing. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85263:4:85263:9|Pruning unused register r_speed_govern_failed. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85086:4:85086:9|Pruning unused register r2_clkcnt_hignnum[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85086:4:85086:9|Pruning unused register r0_clkcnt_hignnum[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85086:4:85086:9|Pruning unused register r0_clkcnt_lownum[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85086:4:85086:9|Pruning unused register r1_clkcnt_lownum[23:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85214:4:85214:9|Optimizing register bit r_fg_clkcnt_cache[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85214:4:85214:9|Optimizing register bit r_fg_clkcnt_cache[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85214:4:85214:9|Optimizing register bit r_fg_clkcnt_cache[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85214:4:85214:9|Optimizing register bit r_fg_clkcnt_cache[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85214:4:85214:9|Pruning register bits 31 to 28 of r_fg_clkcnt_cache[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on motor_drive_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86567:7:86567:29|Synthesizing module divider_32_16bit_uniq_3 in library work.
Running optimization stage 1 on divider_32_16bit_uniq_3 .......
Finished optimization stage 1 on divider_32_16bit_uniq_3 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87389:7:87389:28|Synthesizing module multiplier_16x8_uniq_2 in library work.
Running optimization stage 1 on multiplier_16x8_uniq_2 .......
Finished optimization stage 1 on multiplier_16x8_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86689:7:86689:29|Synthesizing module divider_32_16bit_uniq_4 in library work.
Running optimization stage 1 on divider_32_16bit_uniq_4 .......
Finished optimization stage 1 on divider_32_16bit_uniq_4 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85644:7:85644:24|Synthesizing module motor_drive_uniq_2 in library work.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85914:42:85914:58|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86065:48:86065:58|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86073:56:86073:66|Removing redundant assignment.
@W: CS263 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86257:28:86257:40|Port-width mismatch for port o_quotient. The port definition is 16 bits, but the actual port connection bit width is 24. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86285:28:86285:40|Port-width mismatch for port o_quotient. The port definition is 16 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85678:15:85678:24|Object r_cnt_true is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85684:15:85684:31|Object r3_clkcnt_hignnum is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85689:15:85689:30|Object r_cnt_state_high is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85698:8:85698:22|Object r0_speed_sample is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85699:8:85699:22|Object r1_speed_sample is declared but not assigned. Either assign a value or remove the declaration.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85701:9:85701:27|Removing wire w_speed_sample_rise, as there is no assignment to it.
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85703:14:85703:24|Object r_state_cnt is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on motor_drive_uniq_2 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86171:4:86171:9|Pruning unused register r_speed_governing. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85954:4:85954:9|Pruning unused register r_speed_govern_failed. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85777:4:85777:9|Pruning unused register r2_clkcnt_hignnum[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85777:4:85777:9|Pruning unused register r0_clkcnt_hignnum[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85777:4:85777:9|Pruning unused register r0_clkcnt_lownum[23:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85777:4:85777:9|Pruning unused register r1_clkcnt_lownum[23:0]. Make sure that there are no unused intermediate registers.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85905:4:85905:9|Optimizing register bit r_fg_clkcnt_cache[28] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85905:4:85905:9|Optimizing register bit r_fg_clkcnt_cache[29] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85905:4:85905:9|Optimizing register bit r_fg_clkcnt_cache[30] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85905:4:85905:9|Optimizing register bit r_fg_clkcnt_cache[31] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85905:4:85905:9|Pruning register bits 31 to 28 of r_fg_clkcnt_cache[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on motor_drive_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84719:7:84719:26|Synthesizing module motor_control_uniq_1 in library work.
Running optimization stage 1 on motor_control_uniq_1 .......
Finished optimization stage 1 on motor_control_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87879:7:87879:33|Synthesizing module opto_signal_dejitter_uniq_1 in library work.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87909:42:87909:54|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87920:46:87920:58|Removing redundant assignment.
Running optimization stage 1 on opto_signal_dejitter_uniq_1 .......
@W: CL265 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87890:4:87890:9|Removing unused bit 3 of r_opto_sample[3:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on opto_signal_dejitter_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87949:7:87949:33|Synthesizing module opto_signal_dejitter_uniq_2 in library work.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87979:42:87979:54|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87990:46:87990:58|Removing redundant assignment.
Running optimization stage 1 on opto_signal_dejitter_uniq_2 .......
@W: CL265 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87960:4:87960:9|Removing unused bit 3 of r_opto_sample[3:0]. Either assign all bits or reduce the width of the signal.
Finished optimization stage 1 on opto_signal_dejitter_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88019:7:88019:31|Synthesizing module opto_emiperiod_cal_uniq_1 in library work.

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	OPTO_FREQ=32'b00000000000011000011010100000000
	LASER_CLK_CNT=32'b00000000000000000000000001111101
   Generated name = opto_emiperiod_cal_uniq_1_1000000000s_10s_800000_125
Running optimization stage 1 on opto_emiperiod_cal_uniq_1_1000000000s_10s_800000_125 .......
Finished optimization stage 1 on opto_emiperiod_cal_uniq_1_1000000000s_10s_800000_125 (CPU Time 0h:00m:00s, Memory Used current: 177MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88302:7:88302:24|Synthesizing module opto_switch_uniq_1 in library work.

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	MOTOR_FREQ=32'b00000000000000000000000001000111
	TOOTH_NUM=8'b01100100
	TOTAL_CODE_NUM=8'b11001000
	NORMAL_CODE_NUM=32'b00000000000000000000000011000100
	NORMCODE_CLKCNT=32'b00000000000000000001101110000010
	ZEROCODE_CLKCNT=32'b00000000000000000011011100000100
   Generated name = opto_switch_uniq_1_1000000000s_10s_71s_100_200_196_7042_14084_Z16
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88363:43:88363:52|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88375:43:88375:52|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88389:50:88389:66|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88396:50:88396:66|Removing redundant assignment.
Running optimization stage 1 on opto_switch_uniq_1_1000000000s_10s_71s_100_200_196_7042_14084_Z16 .......
Finished optimization stage 1 on opto_switch_uniq_1_1000000000s_10s_71s_100_200_196_7042_14084_Z16 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88540:7:88540:30|Synthesizing module encoder_calculate_uniq_1 in library work.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88605:52:88605:70|Removing redundant assignment.
Running optimization stage 1 on encoder_calculate_uniq_1 .......
Finished optimization stage 1 on encoder_calculate_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 186MB)
@N: CG364 :"D:\TOOL\LatticeDiamond\diamond\3.13\synpbase\lib\lucent\ecp5u.v":1354:7:1354:12|Synthesizing module ALU54B in library work.
Running optimization stage 1 on ALU54B .......
Finished optimization stage 1 on ALU54B (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 186MB)
@N: CG364 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89344:7:89344:29|Synthesizing module multiplier_10x32_uniq_1 in library work.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89406:9:89406:42|Removing wire multiplier_10x32_alu_signedcin_1_0, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89407:9:89407:42|Removing wire multiplier_10x32_alu_in_cin_1_0_53, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89408:9:89408:42|Removing wire multiplier_10x32_alu_in_cin_1_0_52, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89409:9:89409:42|Removing wire multiplier_10x32_alu_in_cin_1_0_51, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89410:9:89410:42|Removing wire multiplier_10x32_alu_in_cin_1_0_50, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89411:9:89411:42|Removing wire multiplier_10x32_alu_in_cin_1_0_49, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89412:9:89412:42|Removing wire multiplier_10x32_alu_in_cin_1_0_48, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89413:9:89413:42|Removing wire multiplier_10x32_alu_in_cin_1_0_47, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89414:9:89414:42|Removing wire multiplier_10x32_alu_in_cin_1_0_46, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89415:9:89415:42|Removing wire multiplier_10x32_alu_in_cin_1_0_45, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89416:9:89416:42|Removing wire multiplier_10x32_alu_in_cin_1_0_44, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89417:9:89417:42|Removing wire multiplier_10x32_alu_in_cin_1_0_43, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89418:9:89418:42|Removing wire multiplier_10x32_alu_in_cin_1_0_42, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89419:9:89419:42|Removing wire multiplier_10x32_alu_in_cin_1_0_41, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89420:9:89420:42|Removing wire multiplier_10x32_alu_in_cin_1_0_40, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89421:9:89421:42|Removing wire multiplier_10x32_alu_in_cin_1_0_39, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89422:9:89422:42|Removing wire multiplier_10x32_alu_in_cin_1_0_38, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89423:9:89423:42|Removing wire multiplier_10x32_alu_in_cin_1_0_37, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89424:9:89424:42|Removing wire multiplier_10x32_alu_in_cin_1_0_36, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89425:9:89425:42|Removing wire multiplier_10x32_alu_in_cin_1_0_35, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89426:9:89426:42|Removing wire multiplier_10x32_alu_in_cin_1_0_34, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89427:9:89427:42|Removing wire multiplier_10x32_alu_in_cin_1_0_33, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89428:9:89428:42|Removing wire multiplier_10x32_alu_in_cin_1_0_32, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89429:9:89429:42|Removing wire multiplier_10x32_alu_in_cin_1_0_31, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89430:9:89430:42|Removing wire multiplier_10x32_alu_in_cin_1_0_30, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89431:9:89431:42|Removing wire multiplier_10x32_alu_in_cin_1_0_29, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89432:9:89432:42|Removing wire multiplier_10x32_alu_in_cin_1_0_28, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89433:9:89433:42|Removing wire multiplier_10x32_alu_in_cin_1_0_27, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89434:9:89434:42|Removing wire multiplier_10x32_alu_in_cin_1_0_26, as there is no assignment to it.
@W: CG360 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89435:9:89435:42|Removing wire multiplier_10x32_alu_in_cin_1_0_25, as there is no assignment to it.

Only the first 100 messages of id 'CG360' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_compiler.srr -id CG360' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG360} -count unlimited' in the Tcl shell.
Running optimization stage 1 on multiplier_10x32_uniq_1 .......
Finished optimization stage 1 on multiplier_10x32_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 186MB)

Only the first 100 messages of id 'CG364' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_compiler.srr -id CG364' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CG364} -count unlimited' in the Tcl shell.
Running optimization stage 1 on divider_32_16bit_uniq_5 .......
Finished optimization stage 1 on divider_32_16bit_uniq_5 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 186MB)

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	TOOTH_NUM=8'b01100100
	MOTOR_FREQ=32'b00000000000000000000000001000111
	NORMAL_TOOTH_CLKNUM=32'b00000000000000000011011100000100
	ST_IDLE=4'b0000
	ST_READY=4'b0001
	ST_CALPRE=4'b0010
	ST_WAIT_MULCAL=4'b0011
	ST_DIVIDER=4'b0100
	ST_WAIT_DIVCAL=4'b0101
	ST_CAL_DONE=4'b0110
   Generated name = code_angle_uniq_1_Z17
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88849:42:88849:54|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88885:44:88885:58|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88965:53:88965:64|Removing redundant assignment.
@W: CS263 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89027:28:89027:40|Port-width mismatch for port i_dividend. The port definition is 32 bits, but the actual port connection bit width is 34. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89029:28:89029:40|Port-width mismatch for port o_quotient. The port definition is 16 bits, but the actual port connection bit width is 34. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on code_angle_uniq_1_Z17 .......
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88891:4:88891:9|Pruning unused bits 33 to 32 of r_divider_num[33:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88891:4:88891:9|Optimizing register bit r_mult1_dataA[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88891:4:88891:9|Optimizing register bit r_mult1_dataA[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88891:4:88891:9|Optimizing register bit r_mult1_dataA[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88891:4:88891:9|Pruning register bits 2 to 0 of r_mult1_dataA[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on code_angle_uniq_1_Z17 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 186MB)
Running optimization stage 1 on code_cnt_uniq_1 .......
Finished optimization stage 1 on code_cnt_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 186MB)

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	MOTOR_FREQ=32'b00000000000000000000000001000111
	TOOTH_NUM=8'b01100100
   Generated name = encoder_control_uniq_1_1000000000s_10s_71s_100
Running optimization stage 1 on encoder_control_uniq_1_1000000000s_10s_71s_100 .......
Finished optimization stage 1 on encoder_control_uniq_1_1000000000s_10s_71s_100 (CPU Time 0h:00m:00s, Memory Used current: 178MB peak: 186MB)

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	MOTOR_FREQ=32'b00000000000000000000000000111100
	TOOTH_NUM=8'b01100100
	TOTAL_CODE_NUM=8'b11001000
	NORMAL_CODE_NUM=32'b00000000000000000000000011000100
	NORMCODE_CLKCNT=32'b00000000000000000010000010001101
	ZEROCODE_CLKCNT=32'b00000000000000000100000100011010
   Generated name = opto_switch_uniq_2_1000000000s_10s_60s_100_200_196_8333_16666_Z18
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88482:43:88482:52|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88494:43:88494:52|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88508:50:88508:66|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88515:50:88515:66|Removing redundant assignment.
Running optimization stage 1 on opto_switch_uniq_2_1000000000s_10s_60s_100_200_196_8333_16666_Z18 .......
Finished optimization stage 1 on opto_switch_uniq_2_1000000000s_10s_60s_100_200_196_8333_16666_Z18 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88714:52:88714:70|Removing redundant assignment.
Running optimization stage 1 on encoder_calculate_uniq_2 .......
Finished optimization stage 1 on encoder_calculate_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on multiplier_10x32_uniq_2 .......
Finished optimization stage 1 on multiplier_10x32_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on divider_32_16bit_uniq_6 .......
Finished optimization stage 1 on divider_32_16bit_uniq_6 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	TOOTH_NUM=8'b01100100
	MOTOR_FREQ=32'b00000000000000000000000000111100
	NORMAL_TOOTH_CLKNUM=32'b00000000000000000100000100011010
	ST_IDLE=4'b0000
	ST_READY=4'b0001
	ST_CALPRE=4'b0010
	ST_WAIT_MULCAL=4'b0011
	ST_DIVIDER=4'b0100
	ST_WAIT_DIVCAL=4'b0101
	ST_CAL_DONE=4'b0110
   Generated name = code_angle_uniq_2_Z19
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89148:42:89148:54|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89184:44:89184:58|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89264:53:89264:64|Removing redundant assignment.
@W: CS263 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89326:28:89326:40|Port-width mismatch for port i_dividend. The port definition is 32 bits, but the actual port connection bit width is 34. Adjust either the definition or the instantiation of this port.
@W: CS263 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89328:28:89328:40|Port-width mismatch for port o_quotient. The port definition is 16 bits, but the actual port connection bit width is 34. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on code_angle_uniq_2_Z19 .......
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89190:4:89190:9|Pruning unused bits 33 to 32 of r_divider_num[33:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89190:4:89190:9|Optimizing register bit r_mult1_dataA[0] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89190:4:89190:9|Optimizing register bit r_mult1_dataA[1] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL190 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89190:4:89190:9|Optimizing register bit r_mult1_dataA[2] to a constant 0. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89190:4:89190:9|Pruning register bits 2 to 0 of r_mult1_dataA[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on code_angle_uniq_2_Z19 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on code_cnt_uniq_2 .......
Finished optimization stage 1 on code_cnt_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	MOTOR_FREQ=32'b00000000000000000000000000111100
	TOOTH_NUM=8'b01100100
   Generated name = encoder_control_uniq_2_1000000000s_10s_60s_100
Running optimization stage 1 on encoder_control_uniq_2_1000000000s_10s_60s_100 .......
Finished optimization stage 1 on encoder_control_uniq_2_1000000000s_10s_60s_100 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)

	SEC2NS_REFVAL=31'b0111011100110101100101000000000
	CLK_PERIOD_NS=32'b00000000000000000000000000001010
	OPTO_FREQ=32'b00000000000011000011010100000000
	MOTOR1_FREQ=32'b00000000000000000000000001000111
	MOTOR2_FREQ=32'b00000000000000000000000000111100
	TOOTH_NUM=8'b01100100
   Generated name = rotate_control_uniq_1_1000000000s_10s_800000_71s_60s_100
Running optimization stage 1 on rotate_control_uniq_1_1000000000s_10s_800000_71s_60s_100 .......
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87771:17:87771:32|*Output o_codesig_monit1 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87772:17:87772:32|*Output o_codesig_monit2 has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on rotate_control_uniq_1_1000000000s_10s_800000_71s_60s_100 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on laser_control_uniq_1 .......
Finished optimization stage 1 on laser_control_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on iddr_init_uniq_1 .......
Finished optimization stage 1 on iddr_init_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on iddr_init_uniq_2 .......
Finished optimization stage 1 on iddr_init_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on IB .......
Finished optimization stage 1 on IB (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on CLKDIVF .......
Finished optimization stage 1 on CLKDIVF (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on ECLKSYNCB .......
Finished optimization stage 1 on ECLKSYNCB (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on iddrx2frxdll_sync_uniq_1 .......
Finished optimization stage 1 on iddrx2frxdll_sync_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on DDRDLLA .......
Finished optimization stage 1 on DDRDLLA (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on DLLDELD .......
Finished optimization stage 1 on DLLDELD (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on IDDRX2F .......
Finished optimization stage 1 on IDDRX2F (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on DELAYG .......
Finished optimization stage 1 on DELAYG (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on iddrx2f_uniq_1 .......
Finished optimization stage 1 on iddrx2f_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 179MB peak: 186MB)
Running optimization stage 1 on iddrx2frxdll_sync_uniq_2 .......
Finished optimization stage 1 on iddrx2frxdll_sync_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 186MB)
Running optimization stage 1 on iddrx2f_uniq_2 .......
Finished optimization stage 1 on iddrx2f_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 186MB)
Running optimization stage 1 on mpt2042_rom_uniq_1 .......
Finished optimization stage 1 on mpt2042_rom_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 186MB)
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94030:40:94030:50|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94045:40:94045:50|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94269:52:94269:62|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94306:52:94306:62|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94367:48:94367:62|Removing redundant assignment.
Running optimization stage 1 on mpt2042_cfg_uniq_1 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94371:4:94371:9|Pruning unused register r_tdc_initfail. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94354:4:94354:9|Pruning unused register r_regcfg_verify. Make sure that there are no unused intermediate registers.

Only the first 100 messages of id 'CL190' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_compiler.srr -id CL190' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL190} -count unlimited' in the Tcl shell.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94166:4:94166:9|Pruning register bit 6 of r_mptrom_addr[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on mpt2042_cfg_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 186MB)

	SPI_CPOL=1'b1
	SPI_CPHA=1'b1
	BIT_NUM=4'b1000
	CLK_DIV_NUM=8'b00000100
	SPICOM_INRV_CLKCNT=8'b00000100
	CLK_DIV_HALFCNT=8'b00000010
	ST_IDLE=8'b00000000
	ST_SPI_INRV=8'b00000001
	ST_DCLK_L=8'b00000010
	ST_DCLK_H=8'b00000011
	ST_SPI_OVER=8'b00000100
	ST_SPI_DONE=8'b00000101
   Generated name = mpt2042_spi_master_uniq_1_Z20
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95638:50:95638:58|Removing redundant assignment.
Running optimization stage 1 on mpt2042_spi_master_uniq_1_Z20 .......
Finished optimization stage 1 on mpt2042_spi_master_uniq_1_Z20 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 186MB)
Running optimization stage 1 on mpt2042_rom_uniq_2 .......
Finished optimization stage 1 on mpt2042_rom_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 186MB)
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94586:40:94586:50|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94601:40:94601:50|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94825:52:94825:62|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94862:52:94862:62|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94923:48:94923:62|Removing redundant assignment.
Running optimization stage 1 on mpt2042_cfg_uniq_2 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94927:4:94927:9|Pruning unused register r_tdc_initfail. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94910:4:94910:9|Pruning unused register r_regcfg_verify. Make sure that there are no unused intermediate registers.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94722:4:94722:9|Pruning register bit 6 of r_mptrom_addr[6:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on mpt2042_cfg_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 186MB)

	SPI_CPOL=1'b1
	SPI_CPHA=1'b1
	BIT_NUM=4'b1000
	CLK_DIV_NUM=8'b00000100
	SPICOM_INRV_CLKCNT=8'b00000100
	CLK_DIV_HALFCNT=8'b00000010
	ST_IDLE=8'b00000000
	ST_SPI_INRV=8'b00000001
	ST_DCLK_L=8'b00000010
	ST_DCLK_H=8'b00000011
	ST_SPI_OVER=8'b00000100
	ST_SPI_DONE=8'b00000101
   Generated name = mpt2042_spi_master_uniq_2_Z21
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95866:50:95866:58|Removing redundant assignment.
Running optimization stage 1 on mpt2042_spi_master_uniq_2_Z21 .......
Finished optimization stage 1 on mpt2042_spi_master_uniq_2_Z21 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 186MB)
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":96902:14:96902:24|Object r_decode_3b is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on decode_8b10b_uniq_1 .......
Finished optimization stage 1 on decode_8b10b_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 186MB)
Running optimization stage 1 on crc8_d8_uniq_1 .......
Finished optimization stage 1 on crc8_d8_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 180MB peak: 186MB)
Running optimization stage 1 on MUX81 .......
Finished optimization stage 1 on MUX81 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 186MB)
Running optimization stage 1 on DPR16X4C .......
Finished optimization stage 1 on DPR16X4C (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 186MB)
Running optimization stage 1 on asfifo_decode_uniq_1 .......
Finished optimization stage 1 on asfifo_decode_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 181MB peak: 186MB)
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":96085:48:96085:62|Removing redundant assignment.
Running optimization stage 1 on lvds_ddrdata_top_uniq_1 .......
Finished optimization stage 1 on lvds_ddrdata_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 182MB peak: 186MB)
Running optimization stage 1 on mpt2042_dataprc_uniq_1 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":102240:4:102240:9|Pruning unused register r_initdly_clkcnt[15:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":102408:4:102408:9|Removing unused bit 21 of r_chnl_data[23:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":102408:4:102408:9|Pruning unused bits 18 to 16 of r_chnl_data[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on mpt2042_dataprc_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 182MB peak: 186MB)
@W: CG133 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":97099:14:97099:24|Object r_decode_3b is declared but not assigned. Either assign a value or remove the declaration.
Running optimization stage 1 on decode_8b10b_uniq_2 .......
Finished optimization stage 1 on decode_8b10b_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 182MB peak: 186MB)
Running optimization stage 1 on crc8_d8_uniq_2 .......
Finished optimization stage 1 on crc8_d8_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 182MB peak: 186MB)
Running optimization stage 1 on asfifo_decode_uniq_2 .......
Finished optimization stage 1 on asfifo_decode_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 186MB)
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":96564:48:96564:62|Removing redundant assignment.
Running optimization stage 1 on lvds_ddrdata_top_uniq_2 .......
Finished optimization stage 1 on lvds_ddrdata_top_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 186MB)
Running optimization stage 1 on mpt2042_dataprc_uniq_2 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":102696:4:102696:9|Pruning unused register r_initdly_clkcnt[15:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":102864:4:102864:9|Removing unused bit 21 of r_chnl_data[23:0]. Either assign all bits or reduce the width of the signal.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":102864:4:102864:9|Pruning unused bits 18 to 16 of r_chnl_data[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on mpt2042_dataprc_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 183MB peak: 186MB)
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":93783:41:93783:52|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":93784:41:93784:52|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":93785:43:93785:56|Removing redundant assignment.
@W: CS263 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":93804:29:93804:39|Port-width mismatch for port o_gpio_temp. The port definition is 8 bits, but the actual port connection bit width is 1. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on mpt2042_top_uniq_1 .......
Finished optimization stage 1 on mpt2042_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 186MB)

	PACKET_DOT_NUM=16'b0000000001100100
	ST_IDLE=12'b000000000000
	ST_WAIT=12'b000000000001
	ST_WAIT2=12'b000000000010
	ST_WRITE=12'b000000000100
	ST_SHIFT=12'b000000001000
	ST_SHIFT2=12'b000000010000
	ST_SHIFT3=12'b000000100000
	ST_END=12'b000001000000
	ST_DONE=12'b000010000000
   Generated name = calib_packet_uniq_1_100_0_1_2_4_8_16_32_64_128
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103619:52:103619:66|Removing redundant assignment.
Running optimization stage 1 on calib_packet_uniq_1_100_0_1_2_4_8_16_32_64_128 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103434:4:103434:9|Pruning unused register r_max_index[15:0]. Make sure that there are no unused intermediate registers.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103446:4:103446:9|Pruning register bits 11 to 8 of r_calib_state[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103541:4:103541:9|Pruning register bits 7 to 4 of r_packet_data[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on calib_packet_uniq_1_100_0_1_2_4_8_16_32_64_128 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 186MB)

	PACKET_DOT_NUM=16'b0000000001100100
	ST_IDLE=12'b000000000000
	ST_WAIT=12'b000000000001
	ST_WAIT2=12'b000000000010
	ST_WRITE=12'b000000000100
	ST_SHIFT=12'b000000001000
	ST_SHIFT2=12'b000000010000
	ST_SHIFT3=12'b000000100000
	ST_END=12'b000001000000
   Generated name = loop_packet_uniq_1_100_0_1_2_4_8_16_32_64
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103926:49:103926:60|Removing redundant assignment.
Running optimization stage 1 on loop_packet_uniq_1_100_0_1_2_4_8_16_32_64 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103860:4:103860:9|Pruning register bits 7 to 4 of r_packet_data[63:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on loop_packet_uniq_1_100_0_1_2_4_8_16_32_64 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 186MB)

	DDR_DW=32'b00000000000000000000000001000000
	DDR_AW=32'b00000000000000000000000000011011
	DDR_COE_BASE_ADDR=27'b000000000010000000000000000
	DDR_RSSI_BASE_ADDR=27'b000000000000100000000000000
	PACKET_DOT_NUM=16'b0000000001100100
   Generated name = dist_measure_uniq_1_64s_27s_65536_16384_100
Running optimization stage 1 on dist_measure_uniq_1_64s_27s_65536_16384_100 .......
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103082:11:103082:25|*Output o_ddr2dist_rden has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103083:28:103083:42|*Output o_dist2ddr_addr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103084:11:103084:30|*Output o_ddr2dist_fifo_rden has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103106:11:103106:23|*Output o_packet_wren has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103107:11:103107:27|*Output o_packet_pingpang has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103108:17:103108:31|*Output o_packet_wrdata has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103109:18:103109:32|*Output o_packet_wraddr has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103110:11:103110:23|*Output o_packet_make has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103111:18:103111:32|*Output o_packet_points has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103112:18:103112:31|*Output o_scan_counter has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103113:17:103113:29|*Output o_telegram_no has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103114:18:103114:30|*Output o_first_angle has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
Finished optimization stage 1 on dist_measure_uniq_1_64s_27s_65536_16384_100 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 186MB)
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104543:39:104543:48|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104558:37:104558:44|Removing redundant assignment.
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104647:35:104647:44|Removing redundant assignment.
Running optimization stage 1 on AD_SPI_uniq_1 .......
Finished optimization stage 1 on AD_SPI_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 186MB)
Running optimization stage 1 on adc_control_uniq_1 .......
Finished optimization stage 1 on adc_control_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 186MB)
Running optimization stage 1 on DA_SPI_pwm_uniq_1 .......
Finished optimization stage 1 on DA_SPI_pwm_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 186MB)
Running optimization stage 1 on multiplier_uniq_1 .......
Finished optimization stage 1 on multiplier_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 186MB)
Running optimization stage 1 on division_uniq_1 .......
Finished optimization stage 1 on division_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 184MB peak: 186MB)
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105141:45:105141:56|Removing redundant assignment.
Running optimization stage 1 on adc_to_temp_uniq_1 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105019:4:105019:9|Pruning register bits 15 to 11 of r_mult1_dataB[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105019:4:105019:9|Pruning register bit 9 of r_mult1_dataB[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105019:4:105019:9|Pruning register bits 7 to 0 of r_mult1_dataB[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on adc_to_temp_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 186MB peak: 187MB)
Running optimization stage 1 on dac_table_uniq_1 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106179:4:106179:9|Pruning unused register r_diff_value. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106179:4:106179:9|Pruning unused register r_dac_rdvalue1[15:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106179:4:106179:9|Pruning unused bits 7 to 3 of r_temp_diff[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106179:4:106179:9|Pruning unused bits 15 to 12 of r_dac_para[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@A: CL282 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106179:4:106179:9|Feedback mux created for signal r_apdhv_incv. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106179:4:106179:9|Pruning register bits 4 to 0 of r_temp_value[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106179:4:106179:9|Pruning unused register r_hvcp_ram_rdaddr[6:0]. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on dac_table_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on adc_to_dac_uniq_1 .......
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104892:4:104892:9|Pruning unused bits 1 to 0 of r_dac_value[11:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104858:4:104858:9|Pruning unused bits 7 to 0 of r_apd_temp[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on adc_to_dac_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on adc_to_dist_2_uniq_1 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106282:4:106282:9|Pruning unused register r_temp_value[7:0]. Make sure that there are no unused intermediate registers.
@W: CL265 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106282:4:106282:9|Removing unused bit 0 of r_dist_compen_pre[15:0]. Either assign all bits or reduce the width of the signal.
@W: CL265 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106282:4:106282:9|Removing unused bit 15 of r_dist_compen[15:0]. Either assign all bits or reduce the width of the signal.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106282:4:106282:9|Pruning register bit 15 of r_dist_diff_dist[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106282:4:106282:9|Pruning register bit 15 of r_dicp_rdvalue1[15:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 1 on adc_to_dist_2_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on pluse_average_uniq_1 .......
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106506:4:106506:9|Pruning unused bits 3 to 0 of r_pulse_average[19:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on pluse_average_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on temp_adc_filter_uniq_1 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106554:4:106554:9|Pruning unused register r_pulse_value6[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106554:4:106554:9|Pruning unused register r_pulse_value7[15:0]. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106554:4:106554:9|Pruning unused register r_pulse_value8[15:0]. Make sure that there are no unused intermediate registers.
@W: CL271 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106616:4:106616:9|Pruning unused bits 1 to 0 of r_adcval_fact[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 1 on temp_adc_filter_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104102:43:104102:56|Removing redundant assignment.
@W: CS263 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104278:29:104278:50|Port-width mismatch for port i_pulse_get. The port definition is 16 bits, but the actual port connection bit width is 10. Adjust either the definition or the instantiation of this port.
Running optimization stage 1 on HV_control_uniq_1 .......
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104021:11:104021:22|*Output o_measure_en has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104219:4:104219:9|Pruning unused register r_hv_en. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on HV_control_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s .......
Finished optimization stage 1 on rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on rvl_decode_2s_2s .......
Finished optimization stage 1 on rvl_decode_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s .......
Finished optimization stage 1 on rvl_tu_1s_0s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on rvl_tu_12s_0s_0s_0s_1s .......
Finished optimization stage 1 on rvl_tu_12s_0s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on pmi_ram_dp_Z23 .......
Finished optimization stage 1 on pmi_ram_dp_Z23 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on rvl_te_Z22 .......
Finished optimization stage 1 on rvl_te_Z22 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on rvl_tcnt_2s_3s_1_0s .......
Finished optimization stage 1 on rvl_tcnt_2s_3s_1_0s (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on df1_lidar_top_la0_trig .......
Finished optimization stage 1 on df1_lidar_top_la0_trig (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on pmi_ram_dp_Z25 .......
Finished optimization stage 1 on pmi_ram_dp_Z25 (CPU Time 0h:00m:00s, Memory Used current: 187MB peak: 188MB)
Running optimization stage 1 on rvl_tm_Z24 .......
Finished optimization stage 1 on rvl_tm_Z24 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
Running optimization stage 1 on df1_lidar_top_la0 .......
Finished optimization stage 1 on df1_lidar_top_la0 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
Running optimization stage 1 on jtagconn16 .......
Finished optimization stage 1 on jtagconn16 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
Running optimization stage 1 on reveal_coretop .......
Finished optimization stage 1 on reveal_coretop (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
@N: CG179 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":499:41:499:52|Removing redundant assignment.
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":638:26:638:42|Input i_dist2ddr_wren on instance u2_ddr3_interface is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":638:26:638:42|Input i_dist2ddr_data on instance u2_ddr3_interface is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":692:19:692:27|Input i_ethphy_rxer on instance u_eth_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":692:19:692:27|Input i_ethphy_crsdv on instance u_eth_top is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":943:25:943:30|Input i_discal_en on instance u_dist is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":943:25:943:30|Input i_busy on instance u_dist is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1030:22:1030:33|Input i_calib_mode on instance u_HV_control is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
Running optimization stage 1 on df1_lidar_top .......
@W: CL318 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":228:17:228:29|*Output o_tempadc_sel has undriven bits; assigning undriven bits to 'Z'.  Simulation mismatch possible. Assign all bits of the output.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":519:4:519:9|Pruning unused register r3_150mrst_sync. Make sure that there are no unused intermediate registers.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":519:4:519:9|Pruning unused register r4_150mrst_sync. Make sure that there are no unused intermediate registers.
Finished optimization stage 1 on df1_lidar_top (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
Running optimization stage 2 on df1_lidar_top .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":487:4:487:9|Pruning register bits 31 to 24 of r_rst_dlycnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":439:9:439:22|*Input w_udp2ddr_wren to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":440:9:440:22|*Input w_udp2ddr_rden to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":441:26:441:39|*Input w_udp2ddr_addr[26:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":442:26:442:39|*Input w_udp2ddr_data[63:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":433:16:433:27|*Input w_code_angle[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":354:15:354:25|*Input w_reso_mode[3:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":364:9:364:21|*Input w_motor_state to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":463:16:463:27|*Input w_rise_divid[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":402:16:402:26|*Input w_dist_diff[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":404:16:404:28|*Input w_hvcp_rddata[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":406:16:406:28|*Input w_dicp_rddata[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":221:16:221:30|Input i_tdc_interrupt is unused.
Finished optimization stage 2 on df1_lidar_top (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
Running optimization stage 2 on reveal_coretop .......
Finished optimization stage 2 on reveal_coretop (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
Running optimization stage 2 on jtagconn16 .......
Finished optimization stage 2 on jtagconn16 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
Running optimization stage 2 on df1_lidar_top_la0 .......
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":53:7:53:13|Input reset_n is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":65:7:65:16|Input trigger_en is unused.
Finished optimization stage 2 on df1_lidar_top_la0 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
Running optimization stage 2 on pmi_ram_dp_Z25 .......
Finished optimization stage 2 on pmi_ram_dp_Z25 (CPU Time 0h:00m:00s, Memory Used current: 188MB peak: 189MB)
Running optimization stage 2 on rvl_tm_Z24 .......
Finished optimization stage 2 on rvl_tm_Z24 (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 199MB)
Running optimization stage 2 on df1_lidar_top_la0_trig .......
Finished optimization stage 2 on df1_lidar_top_la0_trig (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 199MB)
Running optimization stage 2 on rvl_tcnt_2s_3s_1_0s .......
Finished optimization stage 2 on rvl_tcnt_2s_3s_1_0s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 199MB)
Running optimization stage 2 on pmi_ram_dp_Z23 .......
Finished optimization stage 2 on pmi_ram_dp_Z23 (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 199MB)
Running optimization stage 2 on rvl_te_Z22 .......
Finished optimization stage 2 on rvl_te_Z22 (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 199MB)
Running optimization stage 2 on rvl_tu_12s_0s_0s_0s_1s .......
Finished optimization stage 2 on rvl_tu_12s_0s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 199MB)
Running optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s .......
Finished optimization stage 2 on rvl_tu_1s_0s_0s_0s_1s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 199MB)
Running optimization stage 2 on rvl_decode_2s_2s .......
Finished optimization stage 2 on rvl_decode_2s_2s (CPU Time 0h:00m:00s, Memory Used current: 189MB peak: 199MB)
Running optimization stage 2 on rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s .......
Finished optimization stage 2 on rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 209MB)
Running optimization stage 2 on HV_control_uniq_1 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104106:4:104106:9|Pruning register bits 31 to 26 of r_sample_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104085:4:104085:9|Pruning register bits 31 to 29 of r_adc_init_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104052:4:104052:9|Trying to extract state machine for register r_check_state.
Extracted state machine for register r_check_state
State machine has 4 reachable states with original encodings of:
   0000
   0010
   0100
   1000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104052:4:104052:9|Initial value is not supported on state machine r_check_state
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104003:10:104003:21|Input i_calib_mode is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104004:10:104004:23|Input i_measure_mode is unused.
Finished optimization stage 2 on HV_control_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 209MB)
Running optimization stage 2 on temp_adc_filter_uniq_1 .......
@N: CL135 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106554:4:106554:9|Found sequential shift r_pulse_value3 with address depth of 3 words and data bit width of 16.
Finished optimization stage 2 on temp_adc_filter_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 209MB)
Running optimization stage 2 on pluse_average_uniq_1 .......
Finished optimization stage 2 on pluse_average_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 191MB peak: 209MB)
Running optimization stage 2 on adc_to_dist_2_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106282:4:106282:9|Trying to extract state machine for register r_table_state.
Extracted state machine for register r_table_state
State machine has 8 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
   110
   111
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106282:4:106282:9|Initial value is not supported on state machine r_table_state
Finished optimization stage 2 on adc_to_dist_2_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on adc_to_dac_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104791:4:104791:9|Trying to extract state machine for register r_dac_state.
Extracted state machine for register r_dac_state
State machine has 7 reachable states with original encodings of:
   00000000
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104791:4:104791:9|Initial value is not supported on state machine r_dac_state
@W: CL246 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104759:17:104759:32|Input port bits 15 to 8 of i_temp_temp_base[15:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on adc_to_dac_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on dac_table_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106179:4:106179:9|Trying to extract state machine for register r_table_state.
Extracted state machine for register r_table_state
State machine has 6 reachable states with original encodings of:
   000
   001
   010
   011
   100
   101
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106179:4:106179:9|Initial value is not supported on state machine r_table_state
@W: CL246 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106164:17:106164:33|Input port bits 15 to 12 of i_temp_apdhv_base[15:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106167:17:106167:29|Input i_hvcp_rddata is unused.
Finished optimization stage 2 on dac_table_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on adc_to_temp_uniq_1 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105019:4:105019:9|Pruning register bits 7 to 4 of r_dealy_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105019:4:105019:9|Trying to extract state machine for register r_temp_state.
Extracted state machine for register r_temp_state
State machine has 10 reachable states with original encodings of:
   0000000000
   0000000001
   0000000010
   0000000100
   0000001000
   0000010000
   0000100000
   0001000000
   0010000000
   0100000000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105019:4:105019:9|Initial value is not supported on state machine r_temp_state
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105019:4:105019:9|Pruning register bits 15 to 13 of r_mult1_dataA[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105019:4:105019:9|Pruning register bits 15 to 13 of r_divisor[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on adc_to_temp_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on division_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106077:4:106077:9|Trying to extract state machine for register r_cal_state.
Extracted state machine for register r_cal_state
State machine has 5 reachable states with original encodings of:
   0000
   0001
   0010
   0100
   1000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106077:4:106077:9|Initial value is not supported on state machine r_cal_state
Finished optimization stage 2 on division_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on multiplier_uniq_1 .......
Finished optimization stage 2 on multiplier_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on DA_SPI_pwm_uniq_1 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104678:4:104678:9|Pruning register bits 15 to 11 of r_pwm_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on DA_SPI_pwm_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on adc_control_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104347:4:104347:9|Trying to extract state machine for register r_adc_state.
Extracted state machine for register r_adc_state
State machine has 7 reachable states with original encodings of:
   00000000
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104347:4:104347:9|Initial value is not supported on state machine r_adc_state
Finished optimization stage 2 on adc_control_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on AD_SPI_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104561:4:104561:9|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
Finished optimization stage 2 on AD_SPI_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on dist_measure_uniq_1_64s_27s_65536_16384_100 .......
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103182:16:103182:26|*Input w_dist_data[31:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103183:16:103183:26|*Input w_rssi_data[15:0] to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103080:10:103080:20|Input i_discal_en is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103085:27:103085:46|Input i_ddr2dist_fifo_data is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103086:10:103086:30|Input i_ddr2dist_fifo_empty is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103093:10:103093:22|Input i_motor_state is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103094:10:103094:21|Input i_measure_en is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103095:10:103095:22|Input i_rssi_switch is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103097:17:103097:28|Input i_rise_divid is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103098:17:103098:29|Input i_pulse_start is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103099:17:103099:29|Input i_pulse_divid is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103100:17:103100:30|Input i_distance_min is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103101:17:103101:30|Input i_distance_max is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103102:17:103102:29|Input i_dist_compen is unused.
Finished optimization stage 2 on dist_measure_uniq_1_64s_27s_65536_16384_100 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on loop_packet_uniq_1_100_0_1_2_4_8_16_32_64 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103860:4:103860:9|Pruning register bits 15 to 12 of r_packet_data[63:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103787:4:103787:9|Trying to extract state machine for register r_loop_state.
Extracted state machine for register r_loop_state
State machine has 8 reachable states with original encodings of:
   000000000000
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103787:4:103787:9|Initial value is not supported on state machine r_loop_state
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103738:10:103738:21|Input i_measure_en is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103744:17:103744:27|Input i_fall_data is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103745:17:103745:27|Input i_dist_data is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103746:17:103746:27|Input i_rssi_data is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103747:17:103747:29|Input i_start_index is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103748:17:103748:28|Input i_stop_index is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103749:16:103749:26|Input i_reso_mode is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103751:10:103751:15|Input i_busy is unused.
Finished optimization stage 2 on loop_packet_uniq_1_100_0_1_2_4_8_16_32_64 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on calib_packet_uniq_1_100_0_1_2_4_8_16_32_64_128 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103541:4:103541:9|Pruning register bits 15 to 12 of r_packet_data[63:8]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103343:10:103343:21|Input i_measure_en is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103349:17:103349:29|Input i_start_index is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103350:17:103350:28|Input i_stop_index is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103351:16:103351:26|Input i_reso_mode is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103354:10:103354:15|Input i_busy is unused.
Finished optimization stage 2 on calib_packet_uniq_1_100_0_1_2_4_8_16_32_64_128 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on mpt2042_top_uniq_1 .......
Finished optimization stage 2 on mpt2042_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on mpt2042_dataprc_uniq_2 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":102864:4:102864:9|Pruning register bits 3 to 2 of r_data_bytecnt[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":102738:4:102738:9|Trying to extract state machine for register r_curr_state.
Extracted state machine for register r_curr_state
State machine has 15 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
   00000111
   00001000
   00001001
   00001010
   00001011
   00001100
   00001101
   00001110
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":102738:4:102738:9|Initial value is not supported on state machine r_curr_state
Finished optimization stage 2 on mpt2042_dataprc_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on lvds_ddrdata_top_uniq_2 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":96719:4:96719:9|Trying to extract state machine for register r_tdc_state.
Extracted state machine for register r_tdc_state
State machine has 5 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":96719:4:96719:9|Initial value is not supported on state machine r_tdc_state
Finished optimization stage 2 on lvds_ddrdata_top_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on asfifo_decode_uniq_2 .......
Finished optimization stage 2 on asfifo_decode_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on crc8_d8_uniq_2 .......
Finished optimization stage 2 on crc8_d8_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on decode_8b10b_uniq_2 .......
Finished optimization stage 2 on decode_8b10b_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on mpt2042_dataprc_uniq_1 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":102408:4:102408:9|Pruning register bits 3 to 2 of r_data_bytecnt[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":102282:4:102282:9|Trying to extract state machine for register r_curr_state.
Extracted state machine for register r_curr_state
State machine has 15 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
   00000111
   00001000
   00001001
   00001010
   00001011
   00001100
   00001101
   00001110
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":102282:4:102282:9|Initial value is not supported on state machine r_curr_state
Finished optimization stage 2 on mpt2042_dataprc_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on lvds_ddrdata_top_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":96240:4:96240:9|Trying to extract state machine for register r_tdc_state.
Extracted state machine for register r_tdc_state
State machine has 5 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":96240:4:96240:9|Initial value is not supported on state machine r_tdc_state
Finished optimization stage 2 on lvds_ddrdata_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on asfifo_decode_uniq_1 .......
Finished optimization stage 2 on asfifo_decode_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on DPR16X4C .......
Finished optimization stage 2 on DPR16X4C (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on MUX81 .......
Finished optimization stage 2 on MUX81 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on crc8_d8_uniq_1 .......
Finished optimization stage 2 on crc8_d8_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on decode_8b10b_uniq_1 .......
Finished optimization stage 2 on decode_8b10b_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on mpt2042_spi_master_uniq_2_Z21 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95808:4:95808:9|Pruning register bits 7 to 3 of r_cs_dlycnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95747:4:95747:9|Trying to extract state machine for register r_curr_state.
Extracted state machine for register r_curr_state
State machine has 6 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95747:4:95747:9|Initial value is not supported on state machine r_curr_state
Finished optimization stage 2 on mpt2042_spi_master_uniq_2_Z21 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on mpt2042_cfg_uniq_2 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94722:4:94722:9|Pruning register bits 7 to 4 of r_dly_clkcnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94722:4:94722:9|Pruning register bits 7 to 6 of r_cnt_byte[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94604:4:94604:9|Pruning register bits 7 to 3 of r_1sec_dlycnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94562:4:94562:9|Pruning register bit 7 of r_1us_clkcnt[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94637:4:94637:9|Trying to extract state machine for register r_curr_state.
Extracted state machine for register r_curr_state
State machine has 7 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94637:4:94637:9|Initial value is not supported on state machine r_curr_state
Finished optimization stage 2 on mpt2042_cfg_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on mpt2042_rom_uniq_2 .......
Finished optimization stage 2 on mpt2042_rom_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on mpt2042_spi_master_uniq_1_Z20 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95580:4:95580:9|Pruning register bits 7 to 3 of r_cs_dlycnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95519:4:95519:9|Trying to extract state machine for register r_curr_state.
Extracted state machine for register r_curr_state
State machine has 6 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95519:4:95519:9|Initial value is not supported on state machine r_curr_state
Finished optimization stage 2 on mpt2042_spi_master_uniq_1_Z20 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on mpt2042_cfg_uniq_1 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94166:4:94166:9|Pruning register bits 7 to 4 of r_dly_clkcnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94166:4:94166:9|Pruning register bits 7 to 6 of r_cnt_byte[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94048:4:94048:9|Pruning register bits 7 to 3 of r_1sec_dlycnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94006:4:94006:9|Pruning register bit 7 of r_1us_clkcnt[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94081:4:94081:9|Trying to extract state machine for register r_curr_state.
Extracted state machine for register r_curr_state
State machine has 7 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94081:4:94081:9|Initial value is not supported on state machine r_curr_state
Finished optimization stage 2 on mpt2042_cfg_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on mpt2042_rom_uniq_1 .......
Finished optimization stage 2 on mpt2042_rom_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on iddrx2f_uniq_2 .......
Finished optimization stage 2 on iddrx2f_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on iddrx2frxdll_sync_uniq_2 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":93505:4:93505:9|Trying to extract state machine for register cs_rx_sync.
Extracted state machine for register cs_rx_sync
State machine has 6 reachable states with original encodings of:
   00010
   00011
   10000
   10010
   11010
   11110
Finished optimization stage 2 on iddrx2frxdll_sync_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on iddrx2f_uniq_1 .......
Finished optimization stage 2 on iddrx2f_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on DELAYG .......
Finished optimization stage 2 on DELAYG (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on IDDRX2F .......
Finished optimization stage 2 on IDDRX2F (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on DLLDELD .......
Finished optimization stage 2 on DLLDELD (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on DDRDLLA .......
Finished optimization stage 2 on DDRDLLA (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on iddrx2frxdll_sync_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":93145:4:93145:9|Trying to extract state machine for register cs_rx_sync.
Extracted state machine for register cs_rx_sync
State machine has 6 reachable states with original encodings of:
   00010
   00011
   10000
   10010
   11010
   11110
Finished optimization stage 2 on iddrx2frxdll_sync_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on ECLKSYNCB .......
Finished optimization stage 2 on ECLKSYNCB (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on CLKDIVF .......
Finished optimization stage 2 on CLKDIVF (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on IB .......
Finished optimization stage 2 on IB (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on iddr_init_uniq_2 .......
Finished optimization stage 2 on iddr_init_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on iddr_init_uniq_1 .......
Finished optimization stage 2 on iddr_init_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on laser_control_uniq_1 .......
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92356:4:92356:9|Pruning register bit 3 of r_laser_cnt[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92317:4:92317:9|Trying to extract state machine for register r_laser_state.
Extracted state machine for register r_laser_state
State machine has 4 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92317:4:92317:9|Initial value is not supported on state machine r_laser_state
Finished optimization stage 2 on laser_control_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on rotate_control_uniq_1_1000000000s_10s_800000_71s_60s_100 .......
Finished optimization stage 2 on rotate_control_uniq_1_1000000000s_10s_800000_71s_60s_100 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on encoder_control_uniq_2_1000000000s_10s_60s_100 .......
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88221:16:88221:26|Input i_reso_mode is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88222:17:88222:30|Input i_angle_offset is unused.
Finished optimization stage 2 on encoder_control_uniq_2_1000000000s_10s_60s_100 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on code_cnt_uniq_2 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92188:4:92188:9|Trying to extract state machine for register r_code_state.
Extracted state machine for register r_code_state
State machine has 4 reachable states with original encodings of:
   00000000
   00000010
   00000100
   00001000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92188:4:92188:9|Initial value is not supported on state machine r_code_state
Finished optimization stage 2 on code_cnt_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on code_angle_uniq_2_Z19 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89190:4:89190:9|Trying to extract state machine for register r_angle_state.
Extracted state machine for register r_angle_state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89190:4:89190:9|Initial value is not supported on state machine r_angle_state
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89190:4:89190:9|Pruning register bits 9 to 7 of r_mult1_dataA[9:3]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89190:4:89190:9|Pruning register bit 5 of r_mult1_dataA[9:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on code_angle_uniq_2_Z19 (CPU Time 0h:00m:00s, Memory Used current: 192MB peak: 209MB)
Running optimization stage 2 on divider_32_16bit_uniq_6 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86960:4:86960:9|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on divider_32_16bit_uniq_6 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on multiplier_10x32_uniq_2 .......
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90735:9:90735:42|*Input multiplier_10x32_alu_signedcin_1_0 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90736:9:90736:42|*Input multiplier_10x32_alu_in_cin_1_0_53 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90737:9:90737:42|*Input multiplier_10x32_alu_in_cin_1_0_52 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90738:9:90738:42|*Input multiplier_10x32_alu_in_cin_1_0_51 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90739:9:90739:42|*Input multiplier_10x32_alu_in_cin_1_0_50 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90740:9:90740:42|*Input multiplier_10x32_alu_in_cin_1_0_49 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90741:9:90741:42|*Input multiplier_10x32_alu_in_cin_1_0_48 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90742:9:90742:42|*Input multiplier_10x32_alu_in_cin_1_0_47 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90743:9:90743:42|*Input multiplier_10x32_alu_in_cin_1_0_46 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90744:9:90744:42|*Input multiplier_10x32_alu_in_cin_1_0_45 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90745:9:90745:42|*Input multiplier_10x32_alu_in_cin_1_0_44 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90746:9:90746:42|*Input multiplier_10x32_alu_in_cin_1_0_43 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90747:9:90747:42|*Input multiplier_10x32_alu_in_cin_1_0_42 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90748:9:90748:42|*Input multiplier_10x32_alu_in_cin_1_0_41 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90749:9:90749:42|*Input multiplier_10x32_alu_in_cin_1_0_40 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90750:9:90750:42|*Input multiplier_10x32_alu_in_cin_1_0_39 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90751:9:90751:42|*Input multiplier_10x32_alu_in_cin_1_0_38 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90752:9:90752:42|*Input multiplier_10x32_alu_in_cin_1_0_37 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90753:9:90753:42|*Input multiplier_10x32_alu_in_cin_1_0_36 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90754:9:90754:42|*Input multiplier_10x32_alu_in_cin_1_0_35 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90755:9:90755:42|*Input multiplier_10x32_alu_in_cin_1_0_34 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90756:9:90756:42|*Input multiplier_10x32_alu_in_cin_1_0_33 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90757:9:90757:42|*Input multiplier_10x32_alu_in_cin_1_0_32 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90758:9:90758:42|*Input multiplier_10x32_alu_in_cin_1_0_31 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90759:9:90759:42|*Input multiplier_10x32_alu_in_cin_1_0_30 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90760:9:90760:42|*Input multiplier_10x32_alu_in_cin_1_0_29 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90761:9:90761:42|*Input multiplier_10x32_alu_in_cin_1_0_28 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90762:9:90762:42|*Input multiplier_10x32_alu_in_cin_1_0_27 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90763:9:90763:42|*Input multiplier_10x32_alu_in_cin_1_0_26 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90764:9:90764:42|*Input multiplier_10x32_alu_in_cin_1_0_25 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90765:9:90765:42|*Input multiplier_10x32_alu_in_cin_1_0_24 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90766:9:90766:42|*Input multiplier_10x32_alu_in_cin_1_0_23 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90767:9:90767:42|*Input multiplier_10x32_alu_in_cin_1_0_22 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90768:9:90768:42|*Input multiplier_10x32_alu_in_cin_1_0_21 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90769:9:90769:42|*Input multiplier_10x32_alu_in_cin_1_0_20 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90770:9:90770:42|*Input multiplier_10x32_alu_in_cin_1_0_19 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90771:9:90771:42|*Input multiplier_10x32_alu_in_cin_1_0_18 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90772:9:90772:42|*Input multiplier_10x32_alu_in_cin_1_0_17 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90773:9:90773:42|*Input multiplier_10x32_alu_in_cin_1_0_16 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90774:9:90774:42|*Input multiplier_10x32_alu_in_cin_1_0_15 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90775:9:90775:42|*Input multiplier_10x32_alu_in_cin_1_0_14 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90776:9:90776:42|*Input multiplier_10x32_alu_in_cin_1_0_13 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90777:9:90777:42|*Input multiplier_10x32_alu_in_cin_1_0_12 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90778:9:90778:42|*Input multiplier_10x32_alu_in_cin_1_0_11 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90779:9:90779:42|*Input multiplier_10x32_alu_in_cin_1_0_10 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90780:9:90780:41|*Input multiplier_10x32_alu_in_cin_1_0_9 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90781:9:90781:41|*Input multiplier_10x32_alu_in_cin_1_0_8 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90782:9:90782:41|*Input multiplier_10x32_alu_in_cin_1_0_7 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90783:9:90783:41|*Input multiplier_10x32_alu_in_cin_1_0_6 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90784:9:90784:41|*Input multiplier_10x32_alu_in_cin_1_0_5 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90785:9:90785:41|*Input multiplier_10x32_alu_in_cin_1_0_4 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90786:9:90786:41|*Input multiplier_10x32_alu_in_cin_1_0_3 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90787:9:90787:41|*Input multiplier_10x32_alu_in_cin_1_0_2 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90788:9:90788:41|*Input multiplier_10x32_alu_in_cin_1_0_1 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":90789:9:90789:41|*Input multiplier_10x32_alu_in_cin_1_0_0 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
Finished optimization stage 2 on multiplier_10x32_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on encoder_calculate_uniq_2 .......
Finished optimization stage 2 on encoder_calculate_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on opto_switch_uniq_2_1000000000s_10s_60s_100_200_196_8333_16666_Z18 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88471:4:88471:9|Pruning register bits 15 to 8 of r_code_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88450:4:88450:9|Pruning register bits 31 to 15 of r_clk_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on opto_switch_uniq_2_1000000000s_10s_60s_100_200_196_8333_16666_Z18 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on encoder_control_uniq_1_1000000000s_10s_71s_100 .......
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88135:16:88135:26|Input i_reso_mode is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88136:17:88136:30|Input i_angle_offset is unused.
Finished optimization stage 2 on encoder_control_uniq_1_1000000000s_10s_71s_100 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on code_cnt_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92053:4:92053:9|Trying to extract state machine for register r_code_state.
Extracted state machine for register r_code_state
State machine has 4 reachable states with original encodings of:
   00000000
   00000010
   00000100
   00001000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92053:4:92053:9|Initial value is not supported on state machine r_code_state
Finished optimization stage 2 on code_cnt_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on code_angle_uniq_1_Z17 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88891:4:88891:9|Trying to extract state machine for register r_angle_state.
Extracted state machine for register r_angle_state
State machine has 7 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88891:4:88891:9|Initial value is not supported on state machine r_angle_state
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88891:4:88891:9|Pruning register bits 9 to 7 of r_mult1_dataA[9:3]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88891:4:88891:9|Pruning register bit 5 of r_mult1_dataA[9:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on code_angle_uniq_1_Z17 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on divider_32_16bit_uniq_5 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86838:4:86838:9|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on divider_32_16bit_uniq_5 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on multiplier_10x32_uniq_1 .......
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89406:9:89406:42|*Input multiplier_10x32_alu_signedcin_1_0 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89407:9:89407:42|*Input multiplier_10x32_alu_in_cin_1_0_53 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89408:9:89408:42|*Input multiplier_10x32_alu_in_cin_1_0_52 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89409:9:89409:42|*Input multiplier_10x32_alu_in_cin_1_0_51 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89410:9:89410:42|*Input multiplier_10x32_alu_in_cin_1_0_50 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89411:9:89411:42|*Input multiplier_10x32_alu_in_cin_1_0_49 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89412:9:89412:42|*Input multiplier_10x32_alu_in_cin_1_0_48 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89413:9:89413:42|*Input multiplier_10x32_alu_in_cin_1_0_47 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89414:9:89414:42|*Input multiplier_10x32_alu_in_cin_1_0_46 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89415:9:89415:42|*Input multiplier_10x32_alu_in_cin_1_0_45 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89416:9:89416:42|*Input multiplier_10x32_alu_in_cin_1_0_44 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89417:9:89417:42|*Input multiplier_10x32_alu_in_cin_1_0_43 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89418:9:89418:42|*Input multiplier_10x32_alu_in_cin_1_0_42 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89419:9:89419:42|*Input multiplier_10x32_alu_in_cin_1_0_41 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89420:9:89420:42|*Input multiplier_10x32_alu_in_cin_1_0_40 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89421:9:89421:42|*Input multiplier_10x32_alu_in_cin_1_0_39 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89422:9:89422:42|*Input multiplier_10x32_alu_in_cin_1_0_38 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89423:9:89423:42|*Input multiplier_10x32_alu_in_cin_1_0_37 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89424:9:89424:42|*Input multiplier_10x32_alu_in_cin_1_0_36 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89425:9:89425:42|*Input multiplier_10x32_alu_in_cin_1_0_35 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89426:9:89426:42|*Input multiplier_10x32_alu_in_cin_1_0_34 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89427:9:89427:42|*Input multiplier_10x32_alu_in_cin_1_0_33 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89428:9:89428:42|*Input multiplier_10x32_alu_in_cin_1_0_32 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89429:9:89429:42|*Input multiplier_10x32_alu_in_cin_1_0_31 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89430:9:89430:42|*Input multiplier_10x32_alu_in_cin_1_0_30 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89431:9:89431:42|*Input multiplier_10x32_alu_in_cin_1_0_29 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89432:9:89432:42|*Input multiplier_10x32_alu_in_cin_1_0_28 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89433:9:89433:42|*Input multiplier_10x32_alu_in_cin_1_0_27 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89434:9:89434:42|*Input multiplier_10x32_alu_in_cin_1_0_26 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89435:9:89435:42|*Input multiplier_10x32_alu_in_cin_1_0_25 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89436:9:89436:42|*Input multiplier_10x32_alu_in_cin_1_0_24 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL156 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89437:9:89437:42|*Input multiplier_10x32_alu_in_cin_1_0_23 to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.

Only the first 100 messages of id 'CL156' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_compiler.srr -id CL156' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL156} -count unlimited' in the Tcl shell.
Finished optimization stage 2 on multiplier_10x32_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on ALU54B .......
Finished optimization stage 2 on ALU54B (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on encoder_calculate_uniq_1 .......
Finished optimization stage 2 on encoder_calculate_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on opto_switch_uniq_1_1000000000s_10s_71s_100_200_196_7042_14084_Z16 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88352:4:88352:9|Pruning register bits 15 to 8 of r_code_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88331:4:88331:9|Pruning register bits 31 to 14 of r_clk_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on opto_switch_uniq_1_1000000000s_10s_71s_100_200_196_7042_14084_Z16 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on opto_emiperiod_cal_uniq_1_1000000000s_10s_800000_125 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88042:4:88042:9|Pruning register bits 15 to 7 of r_clk_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on opto_emiperiod_cal_uniq_1_1000000000s_10s_800000_125 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on opto_signal_dejitter_uniq_2 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87968:4:87968:9|Pruning register bits 15 to 7 of r_opto_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on opto_signal_dejitter_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on opto_signal_dejitter_uniq_1 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87898:4:87898:9|Pruning register bits 15 to 7 of r_opto_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on opto_signal_dejitter_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on motor_control_uniq_1 .......
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84724:10:84724:20|Input i_motor_rd1 is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84728:10:84728:20|Input i_motor_rd2 is unused.
Finished optimization stage 2 on motor_control_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 193MB peak: 209MB)
Running optimization stage 2 on motor_drive_uniq_2 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85886:4:85886:9|Pruning register bits 31 to 28 of r_fg_frequency[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85863:4:85863:9|Pruning register bits 7 to 5 of r_fg_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86213:4:86213:9|Pruning register bit 3 of r_motor_fg_cnt[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85777:4:85777:9|Pruning register bits 23 to 17 of r1_clkcnt_hignnum[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85777:4:85777:9|Pruning register bits 23 to 16 of r_set_clknum[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85905:4:85905:9|Pruning register bits 27 to 24 of r_fg_clkcnt_cache[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85954:4:85954:9|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85954:4:85954:9|Initial value is not supported on state machine r_state
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85648:16:85648:27|Input i_motor_type is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85651:17:85651:34|Input i_motor_pwm_setval is unused.
Finished optimization stage 2 on motor_drive_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on divider_32_16bit_uniq_4 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86716:4:86716:9|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on divider_32_16bit_uniq_4 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on multiplier_16x8_uniq_2 .......
Finished optimization stage 2 on multiplier_16x8_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on divider_32_16bit_uniq_3 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86594:4:86594:9|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on divider_32_16bit_uniq_3 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on motor_drive_uniq_1 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85195:4:85195:9|Pruning register bits 31 to 28 of r_fg_frequency[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85172:4:85172:9|Pruning register bits 7 to 5 of r_fg_cnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85522:4:85522:9|Pruning register bit 3 of r_motor_fg_cnt[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85086:4:85086:9|Pruning register bits 23 to 17 of r1_clkcnt_hignnum[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85086:4:85086:9|Pruning register bits 23 to 16 of r_set_clknum[23:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85214:4:85214:9|Pruning register bits 27 to 24 of r_fg_clkcnt_cache[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85263:4:85263:9|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 6 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85263:4:85263:9|Initial value is not supported on state machine r_state
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84957:16:84957:27|Input i_motor_type is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84960:17:84960:34|Input i_motor_pwm_setval is unused.
Finished optimization stage 2 on motor_drive_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on divider_32_16bit_uniq_2 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86472:4:86472:9|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on divider_32_16bit_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on multiplier_16x8_uniq_1 .......
Finished optimization stage 2 on multiplier_16x8_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on MULT18X18D .......
Finished optimization stage 2 on MULT18X18D (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on divider_32_16bit_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86350:4:86350:9|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 4 reachable states with original encodings of:
   00
   01
   10
   11
Finished optimization stage 2 on divider_32_16bit_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on signal_dejitter_uniq_2_500s .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84895:4:84895:9|Pruning register bits 15 to 9 of r_opto_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on signal_dejitter_uniq_2_500s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on signal_dejitter_uniq_1_500s .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84829:4:84829:9|Pruning register bits 15 to 9 of r_opto_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on signal_dejitter_uniq_1_500s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on flash_control_uniq_1_Z15 .......
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83612:4:83612:9|Pruning unused register r_flash_clk_n. Make sure that there are no unused intermediate registers.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83833:4:83833:9|Pruning register bits 1 to 0 of r_flash2ddr_addr[26:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL169 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83612:4:83612:9|Pruning unused register r_flash_clk_n. Make sure that there are no unused intermediate registers.

Only the first 100 messages of id 'CL169' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_compiler.srr -id CL169' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {CL169} -count unlimited' in the Tcl shell.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83447:4:83447:9|Trying to extract state machine for register r_flash_state.
Extracted state machine for register r_flash_state
State machine has 24 reachable states with original encodings of:
   000000000000000000000000
   000000000000000000000001
   000000000000000000000010
   000000000000000000000100
   000000000000000000001000
   000000000000000000010000
   000000000000000000100000
   000000000000000001000000
   000000000000000010000000
   000000000000000100000000
   000000000000001000000000
   000000000000010000000000
   000000000000100000000000
   000000000001000000000000
   000000000010000000000000
   000000000100000000000000
   000000001000000000000000
   000000010000000000000000
   000000100000000000000000
   000001000000000000000000
   000010000000000000000000
   000100000000000000000000
   001000000000000000000000
   010000000000000000000000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83447:4:83447:9|Initial value is not supported on state machine r_flash_state
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83627:4:83627:9|Pruning register bit 4 of r_flash_cmd[4:3]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83627:4:83627:9|Pruning register bit 7 of r_flash_cmd[7:6]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on flash_control_uniq_1_Z15 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on spi_flash_top_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84147:4:84147:9|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 4 reachable states with original encodings of:
   0000
   0001
   0010
   0011
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84147:4:84147:9|Initial value is not supported on state machine r_state
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84073:4:84073:9|Trying to extract state machine for register r_cmd.
Extracted state machine for register r_cmd
State machine has 8 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000101
   00000110
   11000111
   11011000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84073:4:84073:9|Initial value is not supported on state machine r_cmd
Finished optimization stage 2 on spi_flash_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on spi_flash_cmd_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84453:4:84453:9|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 10 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84453:4:84453:9|Initial value is not supported on state machine r_state
Finished optimization stage 2 on spi_flash_cmd_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on spi_master_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84666:4:84666:9|Trying to extract state machine for register r_state.
Extracted state machine for register r_state
State machine has 5 reachable states with original encodings of:
   000
   001
   010
   011
   100
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84666:4:84666:9|Initial value is not supported on state machine r_state
Finished optimization stage 2 on spi_master_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on eth_top_uniq_1 .......
Finished optimization stage 2 on eth_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on eth_ctrl_uniq_1 .......
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83065:10:83065:20|Input i_arp_txsop is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83066:10:83066:20|Input i_arp_txeop is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83070:10:83070:22|Input i_arp_tx_done is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83073:10:83073:21|Input i_icmp_txsop is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83074:10:83074:21|Input i_icmp_txeop is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83081:10:83081:20|Input i_udp_txsop is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83082:10:83082:20|Input i_udp_txeop is unused.
Finished optimization stage 2 on eth_ctrl_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on udpcom_control_uniq_1_621093152_64s_27s_16s .......
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77257:17:77257:31|Input i_ntp_first_get is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77258:17:77258:38|Input i_time_stamp_first_get is unused.
Finished optimization stage 2 on udpcom_control_uniq_1_621093152_64s_27s_16s (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on udp_broadcast_uniq_1 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83010:4:83010:9|Pruning register bits 7 to 4 of r_1sec_dlycnt[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83010:4:83010:9|Pruning register bit 2 of r_1sec_dlycnt[7:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":82968:4:82968:9|Pruning register bits 9 to 7 of r_1us_clkcnt[9:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on udp_broadcast_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 195MB peak: 209MB)
Running optimization stage 2 on udpcom_parameter_init_uniq_1_Z14 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81119:4:81119:9|Pruning register bits 1 to 0 of r_read_cnt[31:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81447:4:81447:9|Pruning register bit 26 of r_ddr_addr_base[26:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80999:4:80999:9|Trying to extract state machine for register r_para_state.
Extracted state machine for register r_para_state
State machine has 20 reachable states with original encodings of:
   000000000000000000000000
   000000000000000000000001
   000000000000000000000010
   000000000000000000000100
   000000000000000000001000
   000000000000000000010000
   000000000000000000100000
   000000000000000001000000
   000000000000000010000000
   000000000000000100000000
   000000000000001000000000
   000000000000010000000000
   000000000000100000000000
   000000000001000000000000
   000000000010000000000000
   000000000100000000000000
   000000001000000000000000
   000000010000000000000000
   000000100000000000000000
   000001000000000000000000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80999:4:80999:9|Initial value is not supported on state machine r_para_state
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80921:4:80921:9|Pruning register bit 42 of r_udpfifo_wrdata[44:34]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80921:4:80921:9|Pruning register bit 40 of r_udpfifo_wrdata[44:34]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80921:4:80921:9|Pruning register bit 47 of r_udpfifo_wrdata[47:46]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL246 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80621:17:80621:27|Input port bits 31 to 16 of i_get_para2[31:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80622:17:80622:27|Input i_get_para3 is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80623:17:80623:27|Input i_get_para4 is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80624:17:80624:27|Input i_get_para5 is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80625:17:80625:27|Input i_get_para6 is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80651:10:80651:24|Input i_connect_state is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80652:17:80652:28|Input i_code_angle is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80655:17:80655:30|Input i_apd_hv_value is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80656:17:80656:32|Input i_apd_temp_value is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80657:16:80657:26|Input i_dac_value is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80658:16:80658:28|Input i_device_temp is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80689:16:80689:32|Input i_hvcp_ram_rdaddr is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80691:16:80691:32|Input i_dicp_ram_rdaddr is unused.
Finished optimization stage 2 on udpcom_parameter_init_uniq_1_Z14 (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 211MB)
Running optimization stage 2 on sfifo_64x48_uniq_1 .......
Finished optimization stage 2 on sfifo_64x48_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 210MB peak: 211MB)
Running optimization stage 2 on udpcom_datagram_parser_uniq_1_Z13 .......
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78340:4:78340:9|Pruning register bit 3 of r_shift_num[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Trying to extract state machine for register r_tx_state.
Extracted state machine for register r_tx_state
State machine has 11 reachable states with original encodings of:
   000000000000
   000000000001
   000000000010
   000000000100
   000000001000
   000000010000
   000000100000
   000001000000
   000010000000
   000100000000
   001000000000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Initial value is not supported on state machine r_tx_state
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77935:4:77935:9|Trying to extract state machine for register r_rx_state.
Extracted state machine for register r_rx_state
State machine has 6 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77935:4:77935:9|Initial value is not supported on state machine r_rx_state
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77840:4:77840:9|Trying to extract state machine for register r_rddr_state.
Extracted state machine for register r_rddr_state
State machine has 8 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77840:4:77840:9|Initial value is not supported on state machine r_rddr_state
@W: CL246 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77580:17:77580:30|Input port bits 15 to 13 of i_calib_points[15:0] are unused. Assign logic for all port bits or change the input port size.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77541:17:77541:29|Input i_config_mode is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77545:17:77545:31|Input i_angle_offset1 is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77546:17:77546:31|Input i_angle_offset2 is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77548:17:77548:28|Input i_rise_divid is unused.
Finished optimization stage 2 on udpcom_datagram_parser_uniq_1_Z13 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on code_ram128x32_uniq_2 .......
Finished optimization stage 2 on code_ram128x32_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on code_ram128x32_uniq_1 .......
Finished optimization stage 2 on code_ram128x32_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on dataram_1024x8_uniq_5 .......
Finished optimization stage 2 on dataram_1024x8_uniq_5 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on dataram_1024x8_uniq_4 .......
Finished optimization stage 2 on dataram_1024x8_uniq_4 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on dataram_1024x8_uniq_3 .......
Finished optimization stage 2 on dataram_1024x8_uniq_3 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on dataram_1024x8_uniq_2 .......
Finished optimization stage 2 on dataram_1024x8_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on dataram_1024x8_uniq_1 .......
Finished optimization stage 2 on dataram_1024x8_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on dataram_2048x8_uniq_2 .......
Finished optimization stage 2 on dataram_2048x8_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on ip_top_uniq_1_3232235786_3232235878_Z12 .......
Finished optimization stage 2 on ip_top_uniq_1_3232235786_3232235878_Z12 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on udp_top_uniq_1_3232235786_3232235878_Z11 .......
Finished optimization stage 2 on udp_top_uniq_1_3232235786_3232235878_Z11 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on crc32_d8_uniq_4 .......
Finished optimization stage 2 on crc32_d8_uniq_4 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on dataram_2048x8_uniq_1 .......
Finished optimization stage 2 on dataram_2048x8_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 232MB peak: 233MB)
Running optimization stage 2 on udp_tx_uniq_1_Z10 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76323:4:76323:9|Trying to extract state machine for register r_cur_state.
Extracted state machine for register r_cur_state
State machine has 8 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
@W: CL246 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76200:17:76200:26|Input port bits 31 to 24 of i_crc_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on udp_tx_uniq_1_Z10 (CPU Time 0h:00m:00s, Memory Used current: 222MB peak: 239MB)
Running optimization stage 2 on udp_rx_uniq_1_Z9 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75844:4:75844:9|Trying to extract state machine for register r_cur_state.
Extracted state machine for register r_cur_state
State machine has 7 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75844:4:75844:9|Initial value is not supported on state machine r_cur_state
Finished optimization stage 2 on udp_rx_uniq_1_Z9 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 239MB)
Running optimization stage 2 on icmp_top_uniq_1_3232235786_3232235878_Z8 .......
Finished optimization stage 2 on icmp_top_uniq_1_3232235786_3232235878_Z8 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 239MB)
Running optimization stage 2 on crc32_d8_uniq_3 .......
Finished optimization stage 2 on crc32_d8_uniq_3 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 239MB)
Running optimization stage 2 on synfifo_data_2048x8_uniq_1 .......
Finished optimization stage 2 on synfifo_data_2048x8_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 223MB peak: 239MB)
Running optimization stage 2 on icmp_tx_uniq_1_Z7 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73922:4:73922:9|Trying to extract state machine for register r_cur_state.
Extracted state machine for register r_cur_state
State machine has 8 reachable states with original encodings of:
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
   10000000
@W: CL246 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73801:17:73801:26|Input port bits 31 to 24 of i_crc_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on icmp_tx_uniq_1_Z7 (CPU Time 0h:00m:00s, Memory Used current: 227MB peak: 239MB)
Running optimization stage 2 on icmp_rx_uniq_1_Z6 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73427:4:73427:9|Trying to extract state machine for register r_cur_state.
Extracted state machine for register r_cur_state
State machine has 8 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
   00010000
   00100000
   01000000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73427:4:73427:9|Initial value is not supported on state machine r_cur_state
Finished optimization stage 2 on icmp_rx_uniq_1_Z6 (CPU Time 0h:00m:00s, Memory Used current: 227MB peak: 239MB)
Running optimization stage 2 on arp_ctrl_uniq_1_3232235786_3232235878_Z5 .......
Finished optimization stage 2 on arp_ctrl_uniq_1_3232235786_3232235878_Z5 (CPU Time 0h:00m:00s, Memory Used current: 227MB peak: 239MB)
Running optimization stage 2 on crc32_d8_uniq_2 .......
Finished optimization stage 2 on crc32_d8_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 227MB peak: 239MB)
Running optimization stage 2 on crc32_d8_uniq_1 .......
Finished optimization stage 2 on crc32_d8_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 227MB peak: 239MB)
Running optimization stage 2 on arp_tx_uniq_1_Z4 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72296:4:72296:9|Trying to extract state machine for register r_cur_state.
Extracted state machine for register r_cur_state
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL246 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72224:17:72224:26|Input port bits 31 to 24 of i_crc_data[31:0] are unused. Assign logic for all port bits or change the input port size.
Finished optimization stage 2 on arp_tx_uniq_1_Z4 (CPU Time 0h:00m:00s, Memory Used current: 227MB peak: 239MB)
Running optimization stage 2 on arp_rx_uniq_1_3232235786_3232235777_0_1_2_4_8_2054_Z3 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71913:4:71913:9|Trying to extract state machine for register r_cur_state.
Extracted state machine for register r_cur_state
State machine has 5 reachable states with original encodings of:
   00000
   00001
   00010
   00100
   01000
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71913:4:71913:9|Initial value is not supported on state machine r_cur_state
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71865:17:71865:33|Input i_rxcrc32_resdata is unused.
Finished optimization stage 2 on arp_rx_uniq_1_3232235786_3232235777_0_1_2_4_8_2054_Z3 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on mac_top_uniq_1 .......
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68297:10:68297:21|Input i_arp_tx_sop is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68298:10:68298:21|Input i_arp_tx_eop is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68299:10:68299:21|Input i_arp_tx_vld is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":68300:16:68300:27|Input i_arp_tx_dat is unused.
Finished optimization stage 2 on mac_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on mac_tx_uniq_1 .......
Finished optimization stage 2 on mac_tx_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on fifo_mac_frame_2048x10_uniq_2 .......
Finished optimization stage 2 on fifo_mac_frame_2048x10_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on mac_rx_uniq_1 .......
Finished optimization stage 2 on mac_rx_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on fifo_mac_frame_2048x10_uniq_1 .......
Finished optimization stage 2 on fifo_mac_frame_2048x10_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on rmii_top_uniq_1 .......
Finished optimization stage 2 on rmii_top_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on rmii_tx_uniq_1 .......
@N: CL135 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":66001:4:66001:9|Found sequential shift o_ethphy_txen with address depth of 3 words and data bit width of 1.
Finished optimization stage 2 on rmii_tx_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on dcfifo_rmiitx_4096x2_uniq_1 .......
Finished optimization stage 2 on dcfifo_rmiitx_4096x2_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on rmii_rx_uniq_1 .......
@N: CL135 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64703:4:64703:9|Found sequential shift r_rmii_rxvld with address depth of 3 words and data bit width of 1.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64629:10:64629:23|Input i_ethphy_crsdv is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64630:10:64630:22|Input i_ethphy_rxer is unused.
Finished optimization stage 2 on rmii_rx_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on dcfifo_rmiirx_36x2_uniq_1 .......
Finished optimization stage 2 on dcfifo_rmiirx_36x2_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on DP16KD .......
Finished optimization stage 2 on DP16KD (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on eth_pll_uniq_1 .......
Finished optimization stage 2 on eth_pll_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 227MB peak: 239MB)
Running optimization stage 2 on phy_mdio_ctrl_uniq_1 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":62887:4:62887:9|Pruning register bits 15 to 13 of r_delay_ms_cnt[15:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":62925:4:62925:9|Trying to extract state machine for register r_curr_state.
Extracted state machine for register r_curr_state
State machine has 20 reachable states with original encodings of:
   000000
   000001
   000101
   000110
   000111
   001000
   001001
   001010
   001011
   001100
   001101
   001110
   001111
   010000
   010001
   010010
   010011
   010100
   010101
   010110
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":62925:4:62925:9|Initial value is not supported on state machine r_curr_state
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Pruning register bit 13 of r_phy_wrdata[15:12]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Pruning register bits 4 to 3 of r_phy_wrdata[6:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
Finished optimization stage 2 on phy_mdio_ctrl_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on phy_mdio_drive_uniq_1 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63744:4:63744:9|Trying to extract state machine for register r_curr_state.
Extracted state machine for register r_curr_state
State machine has 4 reachable states with original encodings of:
   000000
   000001
   000010
   000100
@W: CL249 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63744:4:63744:9|Initial value is not supported on state machine r_curr_state
Finished optimization stage 2 on phy_mdio_drive_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on ddr3_interface_uniq_1_96s_8s_4s_64s_27s_5s_8s_16s .......
Finished optimization stage 2 on ddr3_interface_uniq_1_96s_8s_4s_64s_27s_5s_8s_16s (CPU Time 0h:00m:00s, Memory Used current: 228MB peak: 239MB)
Running optimization stage 2 on ddr_round_robin_uniq_1_Z2 .......
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50572:4:50572:9|Trying to extract state machine for register r_curr_state.
Extracted state machine for register r_curr_state
State machine has 5 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000100
   00001000
@W: CL260 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50508:4:50508:9|Pruning register bit 92 of r_wfifo_data2[92:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.
Finished optimization stage 2 on ddr_round_robin_uniq_1_Z2 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on asfifo_256x64_uniq_3 .......
Finished optimization stage 2 on asfifo_256x64_uniq_3 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on asfifo_256x64_uniq_2 .......
Finished optimization stage 2 on asfifo_256x64_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on asfifo_256x64_uniq_1 .......
Finished optimization stage 2 on asfifo_256x64_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on asfifo_256x96_uniq_1 .......
Finished optimization stage 2 on asfifo_256x96_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on FD1P3BX .......
Finished optimization stage 2 on FD1P3BX (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on OR2 .......
Finished optimization stage 2 on OR2 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on sfifo_128x96_uniq_4 .......
Finished optimization stage 2 on sfifo_128x96_uniq_4 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on sfifo_128x96_uniq_3 .......
Finished optimization stage 2 on sfifo_128x96_uniq_3 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on sfifo_128x96_uniq_2 .......
Finished optimization stage 2 on sfifo_128x96_uniq_2 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on sfifo_128x96_uniq_1 .......
Finished optimization stage 2 on sfifo_128x96_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on CCU2C .......
Finished optimization stage 2 on CCU2C (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on FD1S3DX .......
Finished optimization stage 2 on FD1S3DX (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on FD1S3BX .......
Finished optimization stage 2 on FD1S3BX (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on FD1P3DX .......
Finished optimization stage 2 on FD1P3DX (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on PDPW16KD .......
Finished optimization stage 2 on PDPW16KD (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on ROM16X1A .......
Finished optimization stage 2 on ROM16X1A (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on XOR2 .......
Finished optimization stage 2 on XOR2 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on INV .......
Finished optimization stage 2 on INV (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on AND2 .......
Finished optimization stage 2 on AND2 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on ddr3_rw_ctrl_uniq_1_Z1 .......
@W: CL279 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1452:4:1452:9|Pruning register bits 3 to 2 of r_delay_cnt[3:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@N: CL201 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1334:4:1334:9|Trying to extract state machine for register r_curr_state.
Extracted state machine for register r_curr_state
State machine has 15 reachable states with original encodings of:
   00000000
   00000001
   00000010
   00000011
   00000100
   00000101
   00000110
   00000111
   00001000
   00001001
   00001010
   00001011
   00001100
   00001101
   00001110
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1265:10:1265:17|Input i_rt_err is unused.
@N: CL159 :"D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":1266:10:1266:17|Input i_wl_err is unused.
Finished optimization stage 2 on ddr3_rw_ctrl_uniq_1_Z1 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on ddr3_init_ctrl_uniq_1 .......
Finished optimization stage 2 on ddr3_init_ctrl_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on df1_ddr3_ip_uniq_1 .......
Finished optimization stage 2 on df1_ddr3_ip_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on ddr3_sdram_mem_top_ddr3_ipcore_uniq_1 .......
Finished optimization stage 2 on ddr3_sdram_mem_top_ddr3_ipcore_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on ddr_clks_ddr3_ipcore .......
Finished optimization stage 2 on ddr_clks_ddr3_ipcore (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on ddr3_ipcore .......
Finished optimization stage 2 on ddr3_ipcore (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on pll_uniq_1 .......
Finished optimization stage 2 on pll_uniq_1 (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on EHXPLLL .......
Finished optimization stage 2 on EHXPLLL (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on VLO .......
Finished optimization stage 2 on VLO (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)
Running optimization stage 2 on VHI .......
Finished optimization stage 2 on VHI (CPU Time 0h:00m:00s, Memory Used current: 229MB peak: 239MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synwork\layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:01m:05s; CPU Time elapsed 0h:01m:05s; Memory used current: 229MB peak: 239MB)

Process took 0h:01m:06s realtime, 0h:01m:05s cputime

Process completed successfully.
# Wed May 21 20:03:13 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

@N|Running in 64-bit mode
File D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synwork\layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 143MB peak: 143MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime

Process completed successfully.
# Wed May 21 20:03:15 2025

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synwork\df1_lidar_top_impl1_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:01m:08s; CPU Time elapsed 0h:01m:08s; Memory used current: 44MB peak: 45MB)

Process took 0h:01m:08s realtime, 0h:01m:08s cputime

Process completed successfully.
# Wed May 21 20:03:15 2025

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : impl1
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:42:17, @

@N|Running in 64-bit mode
File D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synwork\df1_lidar_top_impl1_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 155MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed May 21 20:03:18 2025

###########################################################]
# Wed May 21 20:03:19 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : impl1
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 132R, Built Aug 31 2023 04:16:35, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 159MB)

Reading constraint file: D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\df1_lidar_top.sdc
@L: D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\df1_lidar_top_impl1_scck.rpt 
See clock summary report "D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\df1_lidar_top_impl1_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 199MB peak: 199MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 199MB peak: 200MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:02s; Memory used current: 215MB peak: 215MB)


Finished loading timing files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 216MB peak: 217MB)

NConnInternalConnection caching is on
@N: FX493 |Applying initial value "1" on instance r_phy_ready.
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance r_bmsr_rdata[2].
@N: FX493 |Applying initial value "0" on instance wait_power_on_flag.
@N: FX493 |Applying initial value "0" on instance wait_poer_on_done.
@N: FX493 |Applying initial value "0" on instance r_link_done.
@N: FX493 |Applying initial value "0" on instance r_link_status.
@N: FX493 |Applying initial value "0" on instance r_phy_exec.
@N: FX493 |Applying initial value "0" on instance eth_phy_en.
@N: FX493 |Applying initial value "0" on instance wait_power_on_us_valid.
@N: FX493 |Applying initial value "0" on instance r_phy_wrdata[12].
@N: FX493 |Applying initial value "0" on instance r_phy_rh_wl.
@N: FX493 |Applying initial value "000" on instance r_phy_wrdata[2:0].
@N: FX493 |Applying initial value "00" on instance r_phy_wrdata[6:5].
@N: FX493 |Applying initial value "000" on instance r_phy_wrdata[10:8].
@N: FX493 |Applying initial value "00" on instance r_phy_wrdata[15:14].
@N: FX493 |Applying initial value "0000000" on instance r_phy_wrdata[23:17].
@N: FX493 |Applying initial value "000" on instance r_phy_wrdata[30:28].
@N: FX493 |Applying initial value "00000000" on instance r_eth_type[15:8].
@N: FX493 |Applying initial value "0000000000000000" on instance r_op_data[15:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance r_recv_srcip[31:0].
@N: FX493 |Applying initial value "000000000000000000000000000000000000000000000000" on instance r_recv_srcmac[47:0].
@N: FX493 |Applying initial value "000000000000000000000000000000000000000000000000" on instance r_recv_desmac[47:0].
@N: FX493 |Applying initial value "0" on instance r_error_en.
@N: FX493 |Applying initial value "0" on instance r_skip_en.
@N: FX493 |Applying initial value "0" on instance r_icmp_rxdone.
@N: FX493 |Applying initial value "0" on instance r_rec_en.
@N: FX493 |Applying initial value "00000000" on instance r_icmp_type[7:0].
@N: FX493 |Applying initial value "00000000" on instance r_rec_data[7:0].
@N: FX493 |Applying initial value "00000000" on instance r_eth_type[15:8].
@N: FX493 |Applying initial value "0000000000000000" on instance r_icmp_id[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_icmp_seq[15:0].
@N: FX493 |Applying initial value "000000000000000000000000" on instance r_recv_desip[23:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_rec_byte_num[15:0].
@N: FX493 |Applying initial value "000000000000000000000000000000000000000000000000" on instance r_recv_desmac[47:0].
@N: FX493 |Applying initial value "00000000" on instance r0_icmp_rxdata[7:0].
@N: FX493 |Applying initial value "0" on instance r_error_en.
@N: FX493 |Applying initial value "0" on instance r_skip_en.
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance r_reply_checksum[31:0].
@N: FX493 |Applying initial value "0" on instance r_udp_recram_wren.
@N: FX493 |Applying initial value "00000000" on instance r_udp_recram_wrdata[7:0].
@N: FX493 |Applying initial value "00000000" on instance r_eth_type[15:8].
@N: FX493 |Applying initial value "0000000000000000" on instance r_recv_desport[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_recv_srcport[15:0].
@N: FX493 |Applying initial value "000000000000000000000000" on instance r_recv_desip[23:0].
@N: FX493 |Applying initial value "0" on instance r_udp_rxdone.
@N: FX493 |Applying initial value "0000000000000000" on instance r_rec_byte_num[15:0].
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75927:4:75927:9|Register r_udprecv_desport[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75927:4:75927:9|Register r_udprecv_srcport[15:0] with reset has an initial value of 1. Ignoring initial value.  
@N: FX493 |Applying initial value "000000000000000000000000000000000000000000000000" on instance r_recv_desmac[47:0].
@N: FX493 |Applying initial value "0" on instance r_error_en.
@N: FX493 |Applying initial value "0" on instance r_skip_en.
@N: FX493 |Applying initial value "0" on instance r_cmd_ack.
@N: FX493 |Applying initial value "0000000000000000" on instance r_ret_code[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_set_cmd_id[15:0].
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Register r_udpsend_srcport[15:0] with reset has an initial value of 1. Ignoring initial value.  
@N: FX493 |Applying initial value "0" on instance r_udp_txram_wren.
@N: FX493 |Applying initial value "0000" on instance r_ack_reg[3:0].
@N: FX493 |Applying initial value "0" on instance r_ddr2para_rden.
@N: FX493 |Applying initial value "0" on instance r_rddr_flag.
@N: FX493 |Applying initial value "0" on instance r_parse_done.
@N: FX493 |Applying initial value "0" on instance r_udp_send_req.
@N: FX493 |Applying initial value "0" on instance r_udpfifo_rden.
@N: FX493 |Applying initial value "0" on instance r_parse_start.
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Register r_udpsend_desport[15:0] with reset has an initial value of 1. Ignoring initial value.  
@N: FX493 |Applying initial value "0" on instance r_rxcheck_code[8].
@N: FX493 |Applying initial value "0000000000000000" on instance r_seq_num[15:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_recsum_header[15:0].
@N: FX493 |Applying initial value "00" on instance r_cmd_type[1:0].
@N: FX493 |Applying initial value "00" on instance r_rxcheck_code[1:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_get_cmd_id[15:0].
@N: FX493 |Applying initial value "0" on instance r_rddr_usercmd.
@N: FX493 |Applying initial value "00000000" on instance r_get_para4[7:0].
@N: FX493 |Applying initial value "00000000" on instance r_get_para5[7:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_coe_sernum[15:0].
@N: FX493 |Applying initial value "0" on instance r_udp_sendram_flag.
@N: FX493 |Applying initial value "0" on instance r_ddr2para_fifo_rden.
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance r_get_para2[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance r_get_para3[31:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance r_get_para1[31:0].
@N: FX493 |Applying initial value "0000000000000000" on instance r_recsum_data[15:0].
@N: FX493 |Applying initial value "00000000000000000000000000000000" on instance r_get_para0[31:0].
@N: FX493 |Applying initial value "0" on instance r_cacheram_wren.
@N: FX493 |Applying initial value "0" on instance r_ddr2para_rden.
@N: FX493 |Applying initial value "0" on instance r_ddr2para_fifo_rden.
@N: FX493 |Applying initial value "000000" on instance r_parsedone_flag[5:0].
@N: FX493 |Applying initial value "00000" on instance r_loopback_flag[4:0].
@N: FX493 |Applying initial value "00000" on instance r_caliback_flag[4:0].
@N: FX493 |Applying initial value "0" on instance r_para2ddr_wren.
@N: FX493 |Applying initial value "0" on instance r_parameter_sig.
@N: FX493 |Applying initial value "0000000000000000" on instance r_set_cmd_id[15:0].
@N: FX493 |Applying initial value "0" on instance r_parameter_read.
@N: FX493 |Applying initial value "0" on instance r_coe_write_flag.
@N: FX493 |Applying initial value "0" on instance r_udpfifo_wren.
@N: FX493 |Applying initial value "0" on instance r_udpfifo_wrdata[46].
@N: FX493 |Applying initial value "0" on instance r_rssi_set_flag.
@N: FX493 |Applying initial value "0" on instance r_rssi_get_flag.
@N: FX493 |Applying initial value "0" on instance r_coe_set_flag.
@N: FX493 |Applying initial value "0" on instance r_coe_get_flag.
@N: FX493 |Applying initial value "0" on instance r_para_write_flag.
@N: FX493 |Applying initial value "0" on instance r_calibrate_flag.
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81799:4:81799:9|Register r_cali_pointnum[15:0] with reset has an initial value of 1. Ignoring initial value.  
@N: FX493 |Applying initial value "0" on instance r_login_state_02.
@N: FX493 |Applying initial value "0" on instance r_login_state_03.
@N: FX493 |Applying initial value "0" on instance r_loopdata_flag.
@N: FX493 |Applying initial value "0" on instance r_cmd_ack.
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81525:4:81525:9|Register r_lidar_initip[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81583:4:81583:9|Register r_lidar_initmac[47:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81667:4:81667:9|Register r_pwmvalue_motor1[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81667:4:81667:9|Register r_pwmvalue_motor2[15:0] with reset has an initial value of 1. Ignoring initial value.  

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_premap.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81542:4:81542:9|Register r_lidar_ip[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81600:4:81600:9|Register r_lidar_mac[47:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81616:4:81616:9|Register r_angle_reso[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81629:4:81629:9|Register r_serial_number[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81686:4:81686:9|Register r_start_angle[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81686:4:81686:9|Register r_stop_angle[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81730:4:81730:9|Register r_temp_apdhv_base[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81730:4:81730:9|Register r_temp_temp_base[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81755:4:81755:9|Register r_pulse_divid[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81755:4:81755:9|Register r_pulse_start[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81777:4:81777:9|Register r_distance_max[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81777:4:81777:9|Register r_distance_min[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81642:4:81642:9|Register r_freq_motor1[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81642:4:81642:9|Register r_freq_motor2[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83010:4:83010:9|Register r_1sec_dlycnt[3] with reset has an initial value of 1. Ignoring initial value.  
@A: FX681 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83010:4:83010:9|Initial value on register r_1sec_dlycnt[1:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83010:4:83010:9|Register r_1sec_dlycnt[1:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Register r_page_rdnum[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Register r_flash_rdaddr[23:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Register r_page_num[15:0] with reset has an initial value of 1. Ignoring initial value.  
@A: FX681 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83691:4:83691:9|Initial value on register r_flash_addr[23:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83691:4:83691:9|Register r_flash_addr[23:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85040:4:85040:9|Register r_freq_motor[15:0] with reset has an initial value of 1. Ignoring initial value.  
@A: FX681 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85385:4:85385:9|Initial value on register r_pwm_cnt[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85385:4:85385:9|Register r_pwm_cnt[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85049:4:85049:9|Register r_pwm_setval[15:0] with reset has an initial value of 1. Ignoring initial value.  
@A: FX681 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85362:4:85362:9|Initial value on register r_pwm_value[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85362:4:85362:9|Register r_pwm_value[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85731:4:85731:9|Register r_freq_motor[15:0] with reset has an initial value of 1. Ignoring initial value.  
@A: FX681 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86076:4:86076:9|Initial value on register r_pwm_cnt[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86076:4:86076:9|Register r_pwm_cnt[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85740:4:85740:9|Register r_pwm_setval[15:0] with reset has an initial value of 1. Ignoring initial value.  
@A: FX681 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86053:4:86053:9|Initial value on register r_pwm_value[15:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86053:4:86053:9|Register r_pwm_value[15:0] with reset has an initial value of 1. Ignoring initial value.  
@A: FX681 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88587:4:88587:9|Initial value on register r_pulse_time_avecnt[31:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88587:4:88587:9|Register r_pulse_time_avecnt[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88891:4:88891:9|Register r_divider_den[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88835:4:88835:9|Register r_code_clknum[15:0] with reset has an initial value of 1. Ignoring initial value.  
@A: FX681 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88696:4:88696:9|Initial value on register r_pulse_time_avecnt[31:0] is non-zero which can prevent the register from being packed into a block RAM or DSP.
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88696:4:88696:9|Register r_pulse_time_avecnt[31:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89190:4:89190:9|Register r_divider_den[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89134:4:89134:9|Register r_code_clknum[15:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN287 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92415:4:92415:9|Register r_laser_sernum[7:0] with reset has an initial value of 1. Ignoring initial value.  
@W: BN288 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95580:4:95580:9|Register r_spi_dclk with set has an initial value of 0. Ignoring initial value.  
@W: BN288 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95808:4:95808:9|Register r_spi_dclk with set has an initial value of 0. Ignoring initial value.  
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_12s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_12s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_12s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z24(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z24(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z24(verilog) has no references to its outputs; instance not removed. 
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Removing sequential instance u_phy_mdio_ctrl.r_phy_wrdata[28] because it is equivalent to instance u_phy_mdio_ctrl.r_phy_wrdata[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63155:4:63155:9|Removing sequential instance u_phy_mdio_ctrl.r_phy_wrdata[29] because it is equivalent to instance u_phy_mdio_ctrl.r_phy_rh_wl. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[18][7:0] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_eth_head[0][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[19][7:0] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_eth_head[1][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[20][7:0] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_eth_head[2][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[21][7:0] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_eth_head[3][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[22][7:0] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_eth_head[4][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[23][7:0] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_eth_head[5][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance u_eth_top.u_arp_ctrl.u_arp_tx.r_eth_head[6][7:0] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[8][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance u_eth_top.u_arp_ctrl.u_arp_tx.r_eth_head[7][7:0] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[9][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[10][7:0] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_eth_head[8][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[11][7:0] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_eth_head[9][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance u_eth_top.u_arp_ctrl.u_arp_tx.r_eth_head[10][7:0] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[12][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance u_eth_top.u_arp_ctrl.u_arp_tx.r_eth_head[11][7:0] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[13][7:0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78488:4:78488:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_rxcheck_code[8] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_rxcheck_code[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":80921:4:80921:9|Removing sequential instance u_eth_top.u_udpcom_control.u_parameter_init.r_udpfifo_wrdata[46] because it is equivalent to instance u_eth_top.u_udpcom_control.u_parameter_init.r_udpfifo_wrdata[44]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83627:4:83627:9|Removing sequential instance u_flash_control.r_flash_cmd[6] because it is equivalent to instance u_flash_control.r_flash_cmd[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103554:4:103554:9|Removing sequential instance u_dist.u_calib_data.r_calib_wren because it is equivalent to instance u_dist.u_calib_data.r_calib_state[3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105019:4:105019:9|Removing sequential instance u_HV_control.u3.U1.r_mult1_dataB[8] because it is equivalent to instance u_HV_control.u3.U1.r_mult1_dataB[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_12s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_12s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_12s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_12s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_12s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z22(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z24(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z24(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z24(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z24(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z24(verilog) has no references to its outputs; instance not removed. 

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 274MB peak: 274MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 274MB peak: 275MB)

@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50285:28:50285:41|Tristate driver o_ddr2udp_data_1 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) on net o_ddr2udp_data_1 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50285:28:50285:41|Tristate driver o_ddr2udp_data_2 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) on net o_ddr2udp_data_2 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50285:28:50285:41|Tristate driver o_ddr2udp_data_3 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) on net o_ddr2udp_data_3 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50285:28:50285:41|Tristate driver o_ddr2udp_data_4 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) on net o_ddr2udp_data_4 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50285:28:50285:41|Tristate driver o_ddr2udp_data_5 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) on net o_ddr2udp_data_5 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50285:28:50285:41|Tristate driver o_ddr2udp_data_6 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) on net o_ddr2udp_data_6 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50285:28:50285:41|Tristate driver o_ddr2udp_data_7 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) on net o_ddr2udp_data_7 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50285:28:50285:41|Tristate driver o_ddr2udp_data_8 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) on net o_ddr2udp_data_8 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50285:28:50285:41|Tristate driver o_ddr2udp_data_9 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) on net o_ddr2udp_data_9 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50285:28:50285:41|Tristate driver o_ddr2udp_data_10 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) on net o_ddr2udp_data_10 (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) has its enable tied to GND.

Started DisTri Cleanup (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 274MB peak: 275MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 274MB peak: 275MB)

@N: BN115 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71789:20:71789:31|Removing instance urx_crc32_d8 (in view: work.arp_ctrl_uniq_1_3232235786_3232235878_Z5(verilog)) because it does not drive other instances.
@W: BN114 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":70454:11:70454:23|Removing instance pdp_ram_0_1_0 (in view: work.fifo_mac_frame_2048x10_uniq_2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75927:4:75927:9|Removing sequential instance r_udprecv_srcport[15:0] (in view: work.udp_rx_uniq_1_Z9(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para3[24] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para3[25] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para3[26] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para3[27] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para3[28] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para3[29] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para3[30] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para3[31] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para4[0] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para4[1] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para4[2] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para4[3] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para4[4] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para4[5] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para4[6] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para4[7] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para5[0] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para5[1] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para5[2] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para5[3] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para5[4] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para5[5] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para5[6] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para5[7] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86472:4:86472:9|Removing sequential instance o_done (in view: work.divider_32_16bit_uniq_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86472:4:86472:9|Removing sequential instance o_div0 (in view: work.divider_32_16bit_uniq_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86350:4:86350:9|Removing sequential instance o_done (in view: work.divider_32_16bit_uniq_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86350:4:86350:9|Removing sequential instance o_div0 (in view: work.divider_32_16bit_uniq_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86716:4:86716:9|Removing sequential instance o_done (in view: work.divider_32_16bit_uniq_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86716:4:86716:9|Removing sequential instance o_div0 (in view: work.divider_32_16bit_uniq_4(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86594:4:86594:9|Removing sequential instance o_done (in view: work.divider_32_16bit_uniq_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86594:4:86594:9|Removing sequential instance o_div0 (in view: work.divider_32_16bit_uniq_3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86838:4:86838:9|Removing sequential instance o_div0 (in view: work.divider_32_16bit_uniq_5(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86960:4:86960:9|Removing sequential instance o_div0 (in view: work.divider_32_16bit_uniq_6(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94415:4:94415:9|Removing sequential instance r_cfgtdc_state (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94429:4:94429:9|Removing sequential instance r_gpio_temp[0] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94429:4:94429:9|Removing sequential instance r_gpio_temp[1] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94429:4:94429:9|Removing sequential instance r_gpio_temp[2] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94429:4:94429:9|Removing sequential instance r_gpio_temp[3] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94429:4:94429:9|Removing sequential instance r_gpio_temp[4] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94429:4:94429:9|Removing sequential instance r_gpio_temp[5] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94429:4:94429:9|Removing sequential instance r_gpio_temp[6] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94429:4:94429:9|Removing sequential instance r_gpio_temp[7] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94971:4:94971:9|Removing sequential instance r_cfgtdc_state (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94985:4:94985:9|Removing sequential instance r_gpio_temp[0] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94985:4:94985:9|Removing sequential instance r_gpio_temp[1] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94985:4:94985:9|Removing sequential instance r_gpio_temp[2] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94985:4:94985:9|Removing sequential instance r_gpio_temp[3] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94985:4:94985:9|Removing sequential instance r_gpio_temp[4] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94985:4:94985:9|Removing sequential instance r_gpio_temp[5] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94985:4:94985:9|Removing sequential instance r_gpio_temp[6] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94985:4:94985:9|Removing sequential instance r_gpio_temp[7] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106616:4:106616:9|Removing sequential instance r_adcval_fact[12] (in view: work.temp_adc_filter_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106616:4:106616:9|Removing sequential instance r_adcval_fact[13] (in view: work.temp_adc_filter_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106616:4:106616:9|Removing sequential instance r_adcval_fact[14] (in view: work.temp_adc_filter_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106616:4:106616:9|Removing sequential instance r_adcval_fact[15] (in view: work.temp_adc_filter_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104263:25:104263:26|Removing instance u4 (in view: work.HV_control_uniq_1(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104207:4:104207:9|Removing sequential instance r_hv_monit (in view: work.HV_control_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104195:4:104195:9|Removing sequential instance r_temp_monit (in view: work.HV_control_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104173:4:104173:9|Removing sequential instance r_adc_temp_value[10] (in view: work.HV_control_uniq_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104173:4:104173:9|Removing sequential instance r_adc_temp_value[11] (in view: work.HV_control_uniq_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104173:4:104173:9|Removing sequential instance r_adc_temp_value[12] (in view: work.HV_control_uniq_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104173:4:104173:9|Removing sequential instance r_adc_temp_value[13] (in view: work.HV_control_uniq_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104173:4:104173:9|Removing sequential instance r_adc_temp_value[14] (in view: work.HV_control_uniq_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104173:4:104173:9|Removing sequential instance r_adc_temp_value[15] (in view: work.HV_control_uniq_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92526:4:92526:9|Removing sequential instance r_iddr_synrst (in view: work.iddr_init_uniq_1(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92641:4:92641:9|Removing sequential instance r_iddr_synrst (in view: work.iddr_init_uniq_2(verilog)) of type view:PrimLib.dffse(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71977:4:71977:9|Removing sequential instance r_crc32_rxen (in view: work.arp_rx_uniq_1_3232235786_3232235777_0_1_2_4_8_2054_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71977:4:71977:9|Removing sequential instance r_crc32_rxdata[7:0] (in view: work.arp_rx_uniq_1_3232235786_3232235777_0_1_2_4_8_2054_Z3(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71977:4:71977:9|Removing sequential instance r_rxcrc32_clr (in view: work.arp_rx_uniq_1_3232235786_3232235777_0_1_2_4_8_2054_Z3(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Removing sequential instance r_tx_req (in view: work.udp_tx_uniq_1_Z10(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72554:4:72554:9|Removing sequential instance r_arp_tx_sop (in view: work.arp_tx_uniq_1_Z4(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94402:4:94402:9|Removing sequential instance r_spi_rdbyte[0] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94402:4:94402:9|Removing sequential instance r_spi_rdbyte[1] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94402:4:94402:9|Removing sequential instance r_spi_rdbyte[2] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94402:4:94402:9|Removing sequential instance r_spi_rdbyte[3] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94402:4:94402:9|Removing sequential instance r_spi_rdbyte[4] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94402:4:94402:9|Removing sequential instance r_spi_rdbyte[5] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94402:4:94402:9|Removing sequential instance r_spi_rdbyte[6] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94402:4:94402:9|Removing sequential instance r_spi_rdbyte[7] (in view: work.mpt2042_cfg_uniq_1(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94958:4:94958:9|Removing sequential instance r_spi_rdbyte[0] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94958:4:94958:9|Removing sequential instance r_spi_rdbyte[1] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94958:4:94958:9|Removing sequential instance r_spi_rdbyte[2] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94958:4:94958:9|Removing sequential instance r_spi_rdbyte[3] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94958:4:94958:9|Removing sequential instance r_spi_rdbyte[4] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94958:4:94958:9|Removing sequential instance r_spi_rdbyte[5] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94958:4:94958:9|Removing sequential instance r_spi_rdbyte[6] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94958:4:94958:9|Removing sequential instance r_spi_rdbyte[7] (in view: work.mpt2042_cfg_uniq_2(verilog)) of type view:PrimLib.dffr(prim) because it does not drive other instances.
@N: BN115 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50966:25:50966:34|Removing instance u_ddr2dist (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106282:4:106282:9|Removing sequential instance r_dist_compen[14:0] (in view: work.adc_to_dist_2_uniq_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106282:4:106282:9|Removing sequential instance r_dicp_polar (in view: work.adc_to_dist_2_uniq_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103633:4:103633:9|Removing sequential instance r_calib_points[13] (in view: work.calib_packet_uniq_1_100_0_1_2_4_8_16_32_64_128(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103633:4:103633:9|Removing sequential instance r_calib_points[14] (in view: work.calib_packet_uniq_1_100_0_1_2_4_8_16_32_64_128(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103633:4:103633:9|Removing sequential instance r_calib_points[15] (in view: work.calib_packet_uniq_1_100_0_1_2_4_8_16_32_64_128(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85547:4:85547:9|Removing sequential instance r_actual_speed[31:0] (in view: work.motor_drive_uniq_1(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86238:4:86238:9|Removing sequential instance r_actual_speed[31:0] (in view: work.motor_drive_uniq_2(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81510:4:81510:9|Removing sequential instance r_laser_sernum[0] (in view: work.udpcom_parameter_init_uniq_1_Z14(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81510:4:81510:9|Removing sequential instance r_laser_sernum[1] (in view: work.udpcom_parameter_init_uniq_1_Z14(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81510:4:81510:9|Removing sequential instance r_laser_sernum[2] (in view: work.udpcom_parameter_init_uniq_1_Z14(verilog)) of type view:PrimLib.dffre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81667:4:81667:9|Removing sequential instance r_pwmvalue_motor1[15:0] (in view: work.udpcom_parameter_init_uniq_1_Z14(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81667:4:81667:9|Removing sequential instance r_pwmvalue_motor2[15:0] (in view: work.udpcom_parameter_init_uniq_1_Z14(verilog)) of type view:PrimLib.dffpatre(prim) because it does not drive other instances.
@W: BN114 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":61444:13:61444:25|Removing instance pdp_ram_0_0_1 (in view: work.asfifo_256x64_uniq_3(verilog)) because it does not drive other instances.
@W: BN114 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":61565:13:61565:25|Removing instance pdp_ram_0_1_0 (in view: work.asfifo_256x64_uniq_3(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_premap.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z24(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_12s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z22_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z22_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z24(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_12s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z22_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z22_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
Encoding state machine r_curr_state[14:0] (in view: work.ddr3_rw_ctrl_uniq_1_Z1(verilog))
original code -> new code
   00000000 -> 000000000000001
   00000001 -> 000000000000010
   00000010 -> 000000000000100
   00000011 -> 000000000001000
   00000100 -> 000000000010000
   00000101 -> 000000000100000
   00000110 -> 000000001000000
   00000111 -> 000000010000000
   00001000 -> 000000100000000
   00001001 -> 000001000000000
   00001010 -> 000010000000000
   00001011 -> 000100000000000
   00001100 -> 001000000000000
   00001101 -> 010000000000000
   00001110 -> 100000000000000
Encoding state machine r_curr_state[4:0] (in view: work.ddr_round_robin_uniq_1_Z2(verilog))
original code -> new code
   00000000 -> 00001
   00000001 -> 00010
   00000010 -> 00100
   00000100 -> 01000
   00001000 -> 10000
Encoding state machine r_cur_state[4:0] (in view: work.arp_rx_uniq_1_3232235786_3232235777_0_1_2_4_8_2054_Z3(verilog))
original code -> new code
   00000 -> 00001
   00001 -> 00010
   00010 -> 00100
   00100 -> 01000
   01000 -> 10000
Encoding state machine r_cur_state[4:0] (in view: work.arp_tx_uniq_1_Z4(verilog))
original code -> new code
   00001 -> 00001
   00010 -> 00010
   00100 -> 00100
   01000 -> 01000
   10000 -> 10000
Encoding state machine r_cur_state[7:0] (in view: work.icmp_rx_uniq_1_Z6(verilog))
original code -> new code
   00000000 -> 00000001
   00000001 -> 00000010
   00000010 -> 00000100
   00000100 -> 00001000
   00001000 -> 00010000
   00010000 -> 00100000
   00100000 -> 01000000
   01000000 -> 10000000
Encoding state machine r_cur_state[7:0] (in view: work.icmp_tx_uniq_1_Z7(verilog))
original code -> new code
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
   10000000 -> 10000000
Encoding state machine r_cur_state[6:0] (in view: work.udp_rx_uniq_1_Z9(verilog))
original code -> new code
   00000000 -> 0000001
   00000001 -> 0000010
   00000010 -> 0000100
   00000100 -> 0001000
   00001000 -> 0010000
   00010000 -> 0100000
   00100000 -> 1000000
Encoding state machine r_cur_state[7:0] (in view: work.udp_tx_uniq_1_Z10(verilog))
original code -> new code
   00000000 -> 00000000
   00000001 -> 00000001
   00000010 -> 00000010
   00000100 -> 00000100
   00001000 -> 00001000
   00010000 -> 00010000
   00100000 -> 00100000
   01000000 -> 01000000
Encoding state machine r_tx_state[10:0] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog))
original code -> new code
   000000000000 -> 00000000001
   000000000001 -> 00000000010
   000000000010 -> 00000000100
   000000000100 -> 00000001000
   000000001000 -> 00000010000
   000000010000 -> 00000100000
   000000100000 -> 00001000000
   000001000000 -> 00010000000
   000010000000 -> 00100000000
   000100000000 -> 01000000000
   001000000000 -> 10000000000
Encoding state machine r_rx_state[5:0] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog))
original code -> new code
   00000000 -> 000001
   00000001 -> 000010
   00000010 -> 000100
   00000100 -> 001000
   00001000 -> 010000
   00010000 -> 100000
Encoding state machine r_rddr_state[7:0] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog))
original code -> new code
   00000000 -> 00000001
   00000001 -> 00000010
   00000010 -> 00000100
   00000100 -> 00001000
   00001000 -> 00010000
   00010000 -> 00100000
   00100000 -> 01000000
   01000000 -> 10000000
Encoding state machine r_para_state[19:0] (in view: work.udpcom_parameter_init_uniq_1_Z14(verilog))
original code -> new code
   000000000000000000000000 -> 00000000000000000001
   000000000000000000000001 -> 00000000000000000010
   000000000000000000000010 -> 00000000000000000100
   000000000000000000000100 -> 00000000000000001000
   000000000000000000001000 -> 00000000000000010000
   000000000000000000010000 -> 00000000000000100000
   000000000000000000100000 -> 00000000000001000000
   000000000000000001000000 -> 00000000000010000000
   000000000000000010000000 -> 00000000000100000000
   000000000000000100000000 -> 00000000001000000000
   000000000000001000000000 -> 00000000010000000000
   000000000000010000000000 -> 00000000100000000000
   000000000000100000000000 -> 00000001000000000000
   000000000001000000000000 -> 00000010000000000000
   000000000010000000000000 -> 00000100000000000000
   000000000100000000000000 -> 00001000000000000000
   000000001000000000000000 -> 00010000000000000000
   000000010000000000000000 -> 00100000000000000000
   000000100000000000000000 -> 01000000000000000000
   000001000000000000000000 -> 10000000000000000000
Encoding state machine r_state[4:0] (in view: work.spi_master_uniq_1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine r_state[9:0] (in view: work.spi_flash_cmd_uniq_1(verilog))
original code -> new code
   0000 -> 0000000001
   0001 -> 0000000010
   0010 -> 0000000100
   0011 -> 0000001000
   0100 -> 0000010000
   0101 -> 0000100000
   0110 -> 0001000000
   0111 -> 0010000000
   1000 -> 0100000000
   1001 -> 1000000000
Encoding state machine r_cmd[7:0] (in view: work.spi_flash_top_uniq_1(verilog))
original code -> new code
   00000000 -> 00000001
   00000001 -> 00000010
   00000010 -> 00000100
   00000011 -> 00001000
   00000101 -> 00010000
   00000110 -> 00100000
   11000111 -> 01000000
   11011000 -> 10000000
Encoding state machine r_state[3:0] (in view: work.spi_flash_top_uniq_1(verilog))
original code -> new code
   0000 -> 00
   0001 -> 01
   0010 -> 10
   0011 -> 11
@N: MO225 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84147:4:84147:9|There are no possible illegal states for state machine r_state[3:0] (in view: work.spi_flash_top_uniq_1(verilog)); safe FSM implementation is not required.
Encoding state machine r_flash_state[23:0] (in view: work.flash_control_uniq_1_Z15(verilog))
original code -> new code
   000000000000000000000000 -> 000000000000000000000001
   000000000000000000000001 -> 000000000000000000000010
   000000000000000000000010 -> 000000000000000000000100
   000000000000000000000100 -> 000000000000000000001000
   000000000000000000001000 -> 000000000000000000010000
   000000000000000000010000 -> 000000000000000000100000
   000000000000000000100000 -> 000000000000000001000000
   000000000000000001000000 -> 000000000000000010000000
   000000000000000010000000 -> 000000000000000100000000
   000000000000000100000000 -> 000000000000001000000000
   000000000000001000000000 -> 000000000000010000000000
   000000000000010000000000 -> 000000000000100000000000
   000000000000100000000000 -> 000000000001000000000000
   000000000001000000000000 -> 000000000010000000000000
   000000000010000000000000 -> 000000000100000000000000
   000000000100000000000000 -> 000000001000000000000000
   000000001000000000000000 -> 000000010000000000000000
   000000010000000000000000 -> 000000100000000000000000
   000000100000000000000000 -> 000001000000000000000000
   000001000000000000000000 -> 000010000000000000000000
   000010000000000000000000 -> 000100000000000000000000
   000100000000000000000000 -> 001000000000000000000000
   001000000000000000000000 -> 010000000000000000000000
   010000000000000000000000 -> 100000000000000000000000
Encoding state machine r_state[3:0] (in view: work.divider_32_16bit_uniq_1(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86350:4:86350:9|There are no possible illegal states for state machine r_state[3:0] (in view: work.divider_32_16bit_uniq_1(verilog)); safe FSM implementation is not required.
Encoding state machine r_state[3:0] (in view: work.divider_32_16bit_uniq_2(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86472:4:86472:9|There are no possible illegal states for state machine r_state[3:0] (in view: work.divider_32_16bit_uniq_2(verilog)); safe FSM implementation is not required.
Encoding state machine r_state[5:0] (in view: work.motor_drive_uniq_1(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
Encoding state machine r_state[3:0] (in view: work.divider_32_16bit_uniq_3(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86594:4:86594:9|There are no possible illegal states for state machine r_state[3:0] (in view: work.divider_32_16bit_uniq_3(verilog)); safe FSM implementation is not required.
Encoding state machine r_state[3:0] (in view: work.divider_32_16bit_uniq_4(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86716:4:86716:9|There are no possible illegal states for state machine r_state[3:0] (in view: work.divider_32_16bit_uniq_4(verilog)); safe FSM implementation is not required.
Encoding state machine r_state[5:0] (in view: work.motor_drive_uniq_2(verilog))
original code -> new code
   0000 -> 000001
   0001 -> 000010
   0010 -> 000100
   0011 -> 001000
   0100 -> 010000
   0101 -> 100000
Encoding state machine r_state[3:0] (in view: work.divider_32_16bit_uniq_5(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86838:4:86838:9|There are no possible illegal states for state machine r_state[3:0] (in view: work.divider_32_16bit_uniq_5(verilog)); safe FSM implementation is not required.
Encoding state machine r_angle_state[6:0] (in view: work.code_angle_uniq_1_Z17(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine r_code_state[3:0] (in view: work.code_cnt_uniq_1(verilog))
original code -> new code
   00000000 -> 00
   00000010 -> 01
   00000100 -> 10
   00001000 -> 11
@N: MO225 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92053:4:92053:9|There are no possible illegal states for state machine r_code_state[3:0] (in view: work.code_cnt_uniq_1(verilog)); safe FSM implementation is not required.
Encoding state machine r_state[3:0] (in view: work.divider_32_16bit_uniq_6(verilog))
original code -> new code
   00 -> 00
   01 -> 01
   10 -> 10
   11 -> 11
@N: MO225 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86960:4:86960:9|There are no possible illegal states for state machine r_state[3:0] (in view: work.divider_32_16bit_uniq_6(verilog)); safe FSM implementation is not required.
Encoding state machine r_angle_state[6:0] (in view: work.code_angle_uniq_2_Z19(verilog))
original code -> new code
   0000 -> 0000001
   0001 -> 0000010
   0010 -> 0000100
   0011 -> 0001000
   0100 -> 0010000
   0101 -> 0100000
   0110 -> 1000000
Encoding state machine r_code_state[3:0] (in view: work.code_cnt_uniq_2(verilog))
original code -> new code
   00000000 -> 00
   00000010 -> 01
   00000100 -> 10
   00001000 -> 11
@N: MO225 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92188:4:92188:9|There are no possible illegal states for state machine r_code_state[3:0] (in view: work.code_cnt_uniq_2(verilog)); safe FSM implementation is not required.
Encoding state machine r_laser_state[3:0] (in view: work.laser_control_uniq_1(verilog))
original code -> new code
   00000000 -> 00
   00000001 -> 01
   00000010 -> 10
   00000100 -> 11
@N: MO225 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92317:4:92317:9|There are no possible illegal states for state machine r_laser_state[3:0] (in view: work.laser_control_uniq_1(verilog)); safe FSM implementation is not required.
Encoding state machine cs_rx_sync[5:0] (in view: work.iddrx2frxdll_sync_uniq_1(verilog))
original code -> new code
   00010 -> 000
   00011 -> 001
   10000 -> 010
   10010 -> 011
   11010 -> 100
   11110 -> 101
Encoding state machine cs_rx_sync[5:0] (in view: work.iddrx2frxdll_sync_uniq_2(verilog))
original code -> new code
   00010 -> 000
   00011 -> 001
   10000 -> 010
   10010 -> 011
   11010 -> 100
   11110 -> 101
Encoding state machine r_curr_state[6:0] (in view: work.mpt2042_cfg_uniq_1(verilog))
original code -> new code
   00000000 -> 0000001
   00000001 -> 0000010
   00000010 -> 0000100
   00000011 -> 0001000
   00000100 -> 0010000
   00000101 -> 0100000
   00000110 -> 1000000
Encoding state machine r_curr_state[5:0] (in view: work.mpt2042_spi_master_uniq_1_Z20(verilog))
original code -> new code
   00000000 -> 000001
   00000001 -> 000010
   00000010 -> 000100
   00000011 -> 001000
   00000100 -> 010000
   00000101 -> 100000
Encoding state machine r_curr_state[6:0] (in view: work.mpt2042_cfg_uniq_2(verilog))
original code -> new code
   00000000 -> 0000001
   00000001 -> 0000010
   00000010 -> 0000100
   00000011 -> 0001000
   00000100 -> 0010000
   00000101 -> 0100000
   00000110 -> 1000000
Encoding state machine r_curr_state[5:0] (in view: work.mpt2042_spi_master_uniq_2_Z21(verilog))
original code -> new code
   00000000 -> 000001
   00000001 -> 000010
   00000010 -> 000100
   00000011 -> 001000
   00000100 -> 010000
   00000101 -> 100000
Encoding state machine r_tdc_state[4:0] (in view: work.lvds_ddrdata_top_uniq_1(verilog))
original code -> new code
   00000000 -> 00001
   00000001 -> 00010
   00000010 -> 00100
   00000011 -> 01000
   00000100 -> 10000
Encoding state machine r_curr_state[14:0] (in view: work.mpt2042_dataprc_uniq_1(verilog))
original code -> new code
   00000000 -> 000000000000001
   00000001 -> 000000000000010
   00000010 -> 000000000000100
   00000011 -> 000000000001000
   00000100 -> 000000000010000
   00000101 -> 000000000100000
   00000110 -> 000000001000000
   00000111 -> 000000010000000
   00001000 -> 000000100000000
   00001001 -> 000001000000000
   00001010 -> 000010000000000
   00001011 -> 000100000000000
   00001100 -> 001000000000000
   00001101 -> 010000000000000
   00001110 -> 100000000000000
Encoding state machine r_tdc_state[4:0] (in view: work.lvds_ddrdata_top_uniq_2(verilog))
original code -> new code
   00000000 -> 00001
   00000001 -> 00010
   00000010 -> 00100
   00000011 -> 01000
   00000100 -> 10000
Encoding state machine r_curr_state[14:0] (in view: work.mpt2042_dataprc_uniq_2(verilog))
original code -> new code
   00000000 -> 000000000000001
   00000001 -> 000000000000010
   00000010 -> 000000000000100
   00000011 -> 000000000001000
   00000100 -> 000000000010000
   00000101 -> 000000000100000
   00000110 -> 000000001000000
   00000111 -> 000000010000000
   00001000 -> 000000100000000
   00001001 -> 000001000000000
   00001010 -> 000010000000000
   00001011 -> 000100000000000
   00001100 -> 001000000000000
   00001101 -> 010000000000000
   00001110 -> 100000000000000
Encoding state machine r_loop_state[7:0] (in view: work.loop_packet_uniq_1_100_0_1_2_4_8_16_32_64(verilog))
original code -> new code
   000000000000 -> 00000001
   000000000001 -> 00000010
   000000000010 -> 00000100
   000000000100 -> 00001000
   000000001000 -> 00010000
   000000010000 -> 00100000
   000000100000 -> 01000000
   000001000000 -> 10000000
Encoding state machine state[4:0] (in view: work.AD_SPI_uniq_1(verilog))
original code -> new code
   000 -> 00001
   001 -> 00010
   010 -> 00100
   011 -> 01000
   100 -> 10000
Encoding state machine r_adc_state[6:0] (in view: work.adc_control_uniq_1(verilog))
original code -> new code
   00000000 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00010000 -> 0010000
   00100000 -> 0100000
   01000000 -> 1000000
Encoding state machine r_cal_state[4:0] (in view: work.division_uniq_1(verilog))
original code -> new code
   0000 -> 00001
   0001 -> 00010
   0010 -> 00100
   0100 -> 01000
   1000 -> 10000
Encoding state machine r_temp_state[9:0] (in view: work.adc_to_temp_uniq_1(verilog))
original code -> new code
   0000000000 -> 0000000001
   0000000001 -> 0000000010
   0000000010 -> 0000000100
   0000000100 -> 0000001000
   0000001000 -> 0000010000
   0000010000 -> 0000100000
   0000100000 -> 0001000000
   0001000000 -> 0010000000
   0010000000 -> 0100000000
   0100000000 -> 1000000000
Encoding state machine r_table_state[5:0] (in view: work.dac_table_uniq_1(verilog))
original code -> new code
   000 -> 000
   001 -> 001
   010 -> 010
   011 -> 011
   100 -> 100
   101 -> 101
Encoding state machine r_dac_state[6:0] (in view: work.adc_to_dac_uniq_1(verilog))
original code -> new code
   00000000 -> 0000001
   00000010 -> 0000010
   00000100 -> 0000100
   00001000 -> 0001000
   00010000 -> 0010000
   00100000 -> 0100000
   01000000 -> 1000000
Encoding state machine r_check_state[3:0] (in view: work.HV_control_uniq_1(verilog))
original code -> new code
   0000 -> 00
   0010 -> 01
   0100 -> 10
   1000 -> 11
@N: MO225 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":104052:4:104052:9|There are no possible illegal states for state machine r_check_state[3:0] (in view: work.HV_control_uniq_1(verilog)); safe FSM implementation is not required.
Encoding state machine r_curr_state[3:0] (in view: work.phy_mdio_drive_uniq_1(verilog))
original code -> new code
   000000 -> 00
   000001 -> 01
   000010 -> 10
   000100 -> 11
@N: MO225 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":63744:4:63744:9|There are no possible illegal states for state machine r_curr_state[3:0] (in view: work.phy_mdio_drive_uniq_1(verilog)); safe FSM implementation is not required.
Encoding state machine r_curr_state[19:0] (in view: work.phy_mdio_ctrl_uniq_1(verilog))
original code -> new code
   000000 -> 00000000000000000001
   000001 -> 00000000000000000010
   000101 -> 00000000000000000100
   000110 -> 00000000000000001000
   000111 -> 00000000000000010000
   001000 -> 00000000000000100000
   001001 -> 00000000000001000000
   001010 -> 00000000000010000000
   001011 -> 00000000000100000000
   001100 -> 00000000001000000000
   001101 -> 00000000010000000000
   001110 -> 00000000100000000000
   001111 -> 00000001000000000000
   010000 -> 00000010000000000000
   010001 -> 00000100000000000000
   010010 -> 00001000000000000000
   010011 -> 00010000000000000000
   010100 -> 00100000000000000000
   010101 -> 01000000000000000000
   010110 -> 10000000000000000000

Starting clock optimization phase (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 294MB peak: 294MB)


mixed edge conversion for GCC is OFF
@W: MO197 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76323:4:76323:9|Removing FSM register r_cur_state[7] (in view view:work.udp_tx_uniq_1_Z10(verilog)) because its output is a constant.
@W: BZ240 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":289:9:289:18|GCC encountered Inferred Clock constraint on net GCC considers to be data w_pll_100m; this will likely lead to failure to convert
@W: BZ240 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":14219:9:14219:12|GCC encountered Inferred Clock constraint on net GCC considers to be data u_ddr3.ddr3_ipcore_inst.sclk; this will likely lead to failure to convert

Finished clock optimization phase (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:05s; Memory used current: 301MB peak: 301MB)

@W: Z241 :"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":5:0:5:0|Source for clock w_pll_50m should be moved to net u_pll.CLKOP connected to driving cell pin u_pll.PLLInst_0.CLKOP 
@W: MT548 :"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":6:0:6:0|Source for clock w_pll_150m not found in netlist.
@W: MT548 :"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":32:0:32:0|Source for clock w_iddr_sclk1 not found in netlist.
@W: MT548 :"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":55:0:55:0|Source for clock w_iddr_sclk2 not found in netlist.

Starting clock optimization report phase (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 301MB peak: 302MB)

@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z24(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_12s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z22_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z22_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":98:0:98:9|Instance jtag_int_u of partition view:work.rvl_jtag_int_80s_13s_0s_0s_7s_80s_80s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_gen.v":176:0:176:3|Instance tm_u of partition view:work.rvl_tm_Z24(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":103:0:103:7|Instance decode_u of partition view:work.rvl_decode_2s_2s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":117:0:117:3|Instance tu_0 of partition view:work.rvl_tu_1s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":131:0:131:3|Instance tu_1 of partition view:work.rvl_tu_12s_0s_0s_0s_1s(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":151:0:151:3|Instance te_0 of partition view:work.rvl_te_Z22_1(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":188:0:188:3|Instance te_1 of partition view:work.rvl_te_Z22_0(verilog) has no references to its outputs; instance not removed. 
@W: BN117 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_la0_trig_gen.v":221:0:221:5|Instance tcnt_0 of partition view:work.rvl_tcnt_2s_3s_1_0s(verilog) has no references to its outputs; instance not removed. 

Finished clock optimization report phase (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 301MB peak: 302MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=108 on top level netlist df1_lidar_top 

Finished netlist restructuring (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 301MB peak: 302MB)

Some data will not be shown as it is part of encrypted module


Clock Summary
******************

          Start                                          Requested     Requested     Clock        Clock                     Clock
Level     Clock                                          Frequency     Period        Type         Group                     Load 
---------------------------------------------------------------------------------------------------------------------------------
0 -       w_pll_50m                                      50.0 MHz      20.000        declared     default_clkgroup          1799 
                                                                                                                                 
0 -       i_ethphy_refclk                                50.0 MHz      20.000        declared     default_clkgroup          35   
                                                                                                                                 
0 -       i_clk_50m                                      50.0 MHz      20.000        declared     default_clkgroup          26   
                                                                                                                                 
0 -       i_ddrclk_100m                                  100.0 MHz     10.000        declared     default_clkgroup          0    
                                                                                                                                 
0 -       i_tdc1_lvds_serclk                             300.0 MHz     3.333         declared     group_15_31               0    
                                                                                                                                 
0 -       i_tdc2_lvds_serclk                             300.0 MHz     3.333         declared     group_15_54               0    
                                                                                                                                 
0 -       df1_lidar_top|w_pll_100m                       200.0 MHz     5.000         inferred     Inferred_clkgroup_0_2     7423 
                                                                                                                                 
0 -       ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     200.0 MHz     5.000         inferred     Inferred_clkgroup_0_7     414  
                                                                                                                                 
0 -       reveal_coretop|jtck_inferred_clock[0]          200.0 MHz     5.000         inferred     Inferred_clkgroup_0_3     343  
                                                                                                                                 
0 -       iddrx2f_uniq_1|sclk_inferred_clock             200.0 MHz     5.000         inferred     Inferred_clkgroup_0_5     166  
                                                                                                                                 
0 -       iddrx2f_uniq_2|sclk_inferred_clock             200.0 MHz     5.000         inferred     Inferred_clkgroup_0_4     166  
                                                                                                                                 
0 -       pll_uniq_1|CLKOS2_inferred_clock               200.0 MHz     5.000         inferred     Inferred_clkgroup_0_1     74   
                                                                                                                                 
0 -       eth_pll_uniq_1|CLKOS_inferred_clock            200.0 MHz     5.000         inferred     Inferred_clkgroup_0_6     72   
=================================================================================================================================



Clock Load Summary
***********************

                                               Clock     Source                                                                       Clock Pin                                                        Non-clock Pin     Non-clock Pin              
Clock                                          Load      Pin                                                                          Seq Example                                                      Seq Example       Comb Example               
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
w_pll_50m                                      1799      u_pll.PLLInst_0.CLKOP(EHXPLLL)                                               u_HV_control.r_sample_cnt[25:0].C                                -                 -                          
                                                                                                                                                                                                                                                    
i_ethphy_refclk                                35        i_ethphy_refclk(port)                                                        u_eth_top.u_rmii_top.u_rmii_rx.r_rmii_rxd[1:0].C                 -                 -                          
                                                                                                                                                                                                                                                    
i_clk_50m                                      26        i_clk_50m(port)                                                              r_ddrrst_n.C                                                     -                 -                          
                                                                                                                                                                                                                                                    
i_ddrclk_100m                                  0         i_ddrclk_100m(port)                                                          -                                                                -                 -                          
                                                                                                                                                                                                                                                    
i_tdc1_lvds_serclk                             0         i_tdc1_lvds_serclk(port)                                                     -                                                                -                 u1_iddr_tdc1.Inst7_IB.I(IB)
                                                                                                                                                                                                                                                    
i_tdc2_lvds_serclk                             0         i_tdc2_lvds_serclk(port)                                                     -                                                                -                 u2_iddr_tdc2.Inst7_IB.I(IB)
                                                                                                                                                                                                                                                    
df1_lidar_top|w_pll_100m                       7423      u_pll.PLLInst_0.CLKOS(EHXPLLL)                                               r_initload_done.C                                                -                 -                          
                                                                                                                                                                                                                                                    
ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     414       u_ddr3.ddr3_ipcore_inst.U1_clocking.sclk(ddr_clks_ddr3_ipcore)               u2_ddr3_interface.u2_ddr_round_robin.r_ddr2para_data[63:0].C     -                 -                          
                                                                                                                                                                                                                                                    
reveal_coretop|jtck_inferred_clock[0]          343       df1_lidar_top_reveal_coretop_instance.jtagconn16_inst_0.jtck(jtagconn16)     -                                                                -                 -                          
                                                                                                                                                                                                                                                    
iddrx2f_uniq_1|sclk_inferred_clock             166       u1_iddr_tdc1.Inst6_CLKDIVF.CDIVX(CLKDIVF)                                    u_mpt2042_top.u1_lvds_dec.r_decode_reset.C                       -                 -                          
                                                                                                                                                                                                                                                    
iddrx2f_uniq_2|sclk_inferred_clock             166       u2_iddr_tdc2.Inst6_CLKDIVF.CDIVX(CLKDIVF)                                    u_mpt2042_top.u2_lvds_dec.r_decode_reset.C                       -                 -                          
                                                                                                                                                                                                                                                    
pll_uniq_1|CLKOS2_inferred_clock               74        u_pll.PLLInst_0.CLKOS2(EHXPLLL)                                              r2_150mrst_sync.C                                                -                 -                          
                                                                                                                                                                                                                                                    
eth_pll_uniq_1|CLKOS_inferred_clock            72        u_eth_top.u_eth_pll.PLLInst_0.CLKOS(EHXPLLL)                                 u_eth_top.u_rmii_top.u_rmii_tx.o_ethphy_txen.C                   -                 -                          
====================================================================================================================================================================================================================================================

@W: MT529 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92526:4:92526:9|Found inferred clock pll_uniq_1|CLKOS2_inferred_clock which controls 74 sequential elements including u1_iddr_init.r_iddr_update. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":51149:13:51149:25|Found inferred clock df1_lidar_top|w_pll_100m which controls 7423 sequential elements including u2_ddr3_interface.u2_ddr_round_robin.u0_udp2ddr.pdp_ram_0_0_2. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":97146:4:97146:9|Found inferred clock iddrx2f_uniq_2|sclk_inferred_clock which controls 166 sequential elements including u_mpt2042_top.u2_lvds_dec.u_dec_8b10b.EO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":96949:4:96949:9|Found inferred clock iddrx2f_uniq_1|sclk_inferred_clock which controls 166 sequential elements including u_mpt2042_top.u1_lvds_dec.u_dec_8b10b.EO. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":66679:11:66679:23|Found inferred clock eth_pll_uniq_1|CLKOS_inferred_clock which controls 72 sequential elements including u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.pdp_ram_0_0_0. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 
@W: MT529 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":14091:4:14091:9|Found inferred clock ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk which controls 414 sequential elements including u1_ddr3_init_ctrl.r_rst_srvcd. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

6 non-gated/non-generated clock tree(s) driving 2682 clock pin(s) of sequential element(s)
4 gated/generated clock tree(s) driving 7827 clock pin(s) of sequential element(s)
0 instances converted, 7827 sequential instances remain driven by gated/generated clocks

================================================================= Non-Gated/Non-Generated Clocks ==================================================================
Clock Tree ID     Driving Element                                                  Drive Element Type       Fanout     Sample Instance                             
-------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_2       df1_lidar_top_reveal_coretop_instance.jtagconn16_inst_0.jtck     jtagconn16               343        ENCRYPTED                                   
@KP:ckid0_3       u_pll.CLKOP                                                      pll_uniq_1               1790       u_HV_control.r_check_state[1]               
@KP:ckid0_6       u_pll.PLLInst_0.CLKOS2                                           EHXPLLL                  74         r1_150mrst_sync                             
@KP:ckid0_8       i_ethphy_refclk                                                  port                     35         u_eth_top.u_rmii_top.u_rmii_rx.r_ethphy_rxdv
@KP:ckid0_9       u_ddr3.ddr3_ipcore_inst.U1_clocking.sclk                         ddr_clks_ddr3_ipcore     414        u1_ddr3_init_ctrl.r_rst_srvcd               
@KP:ckid0_11      i_clk_50m                                                        port                     26         r_rst_n                                     
===================================================================================================================================================================
==================================================================================================================== Gated/Generated Clocks =====================================================================================================================
Clock Tree ID     Driving Element                         Drive Element Type     Unconverted Fanout     Sample Instance                                                         Explanation                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
@KP:ckid0_0       u_pll.PLLInst_0.CLKOS                   EHXPLLL                7423                   u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_77                        Synplify Pro Clock optimization on technology cells not supported in this product
@KP:ckid0_4       u2_iddr_tdc2.Inst6_CLKDIVF.CDIVX        CLKDIVF                166                    u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_101                       Synplify Pro Clock optimization on technology cells not supported in this product
@KP:ckid0_5       u1_iddr_tdc1.Inst6_CLKDIVF.CDIVX        CLKDIVF                166                    u_mpt2042_top.u1_lvds_dec.u_lasfifo_decode.FF_101                       Synplify Pro Clock optimization on technology cells not supported in this product
@KP:ckid0_7       u_eth_top.u_eth_pll.PLLInst_0.CLKOS     EHXPLLL                72                     u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.pdp_ram_0_0_0     Synplify Pro Clock optimization on technology cells not supported in this product
=================================================================================================================================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 289MB peak: 302MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:07s; CPU Time elapsed 0h:00m:07s; Memory used current: 295MB peak: 302MB)

@W: MF511 |Found issues with constraints. Please check constraint checker report "D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\df1_lidar_top_impl1_cck.rpt" .

Finished constraint checker (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 296MB peak: 308MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:08s; CPU Time elapsed 0h:00m:08s; Memory used current: 192MB peak: 308MB)

Process took 0h:00m:08s realtime, 0h:00m:08s cputime
# Wed May 21 20:03:27 2025

###########################################################]
# Wed May 21 20:03:28 2025


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: D:\TOOL\LatticeDiamond\diamond\3.13\synpbase
OS: Windows 10 or later
Hostname: FREE-FPGA

Implementation : impl1
Synopsys Lattice Technology Mapper, Version map202303lat, Build 132R, Built Aug 31 2023 04:16:35, @


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 155MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 155MB)


Start loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 159MB)


Finished loading timing files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 254MB peak: 254MB)

@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89406:9:89406:42|Tristate driver multiplier_10x32_alu_signedcin_1_0 (in view: work.multiplier_10x32_uniq_1(verilog)) on net multiplier_10x32_alu_signedcin_1_0 (in view: work.multiplier_10x32_uniq_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89407:9:89407:42|Tristate driver multiplier_10x32_alu_in_cin_1_0_53 (in view: work.multiplier_10x32_uniq_1(verilog)) on net multiplier_10x32_alu_in_cin_1_0_53 (in view: work.multiplier_10x32_uniq_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89408:9:89408:42|Tristate driver multiplier_10x32_alu_in_cin_1_0_52 (in view: work.multiplier_10x32_uniq_1(verilog)) on net multiplier_10x32_alu_in_cin_1_0_52 (in view: work.multiplier_10x32_uniq_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89409:9:89409:42|Tristate driver multiplier_10x32_alu_in_cin_1_0_51 (in view: work.multiplier_10x32_uniq_1(verilog)) on net multiplier_10x32_alu_in_cin_1_0_51 (in view: work.multiplier_10x32_uniq_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89410:9:89410:42|Tristate driver multiplier_10x32_alu_in_cin_1_0_50 (in view: work.multiplier_10x32_uniq_1(verilog)) on net multiplier_10x32_alu_in_cin_1_0_50 (in view: work.multiplier_10x32_uniq_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89411:9:89411:42|Tristate driver multiplier_10x32_alu_in_cin_1_0_49 (in view: work.multiplier_10x32_uniq_1(verilog)) on net multiplier_10x32_alu_in_cin_1_0_49 (in view: work.multiplier_10x32_uniq_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89412:9:89412:42|Tristate driver multiplier_10x32_alu_in_cin_1_0_48 (in view: work.multiplier_10x32_uniq_1(verilog)) on net multiplier_10x32_alu_in_cin_1_0_48 (in view: work.multiplier_10x32_uniq_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89413:9:89413:42|Tristate driver multiplier_10x32_alu_in_cin_1_0_47 (in view: work.multiplier_10x32_uniq_1(verilog)) on net multiplier_10x32_alu_in_cin_1_0_47 (in view: work.multiplier_10x32_uniq_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89414:9:89414:42|Tristate driver multiplier_10x32_alu_in_cin_1_0_46 (in view: work.multiplier_10x32_uniq_1(verilog)) on net multiplier_10x32_alu_in_cin_1_0_46 (in view: work.multiplier_10x32_uniq_1(verilog)) has its enable tied to GND.
@N: MO111 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89415:9:89415:42|Tristate driver multiplier_10x32_alu_in_cin_1_0_45 (in view: work.multiplier_10x32_uniq_1(verilog)) on net multiplier_10x32_alu_in_cin_1_0_45 (in view: work.multiplier_10x32_uniq_1(verilog)) has its enable tied to GND.
@W: MO160 :|Register bit G_38 (in view view:work.temp_adc_filter_uniq_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit G_36 (in view view:work.temp_adc_filter_uniq_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit G_34 (in view view:work.temp_adc_filter_uniq_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit G_32 (in view view:work.temp_adc_filter_uniq_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit G_10 (in view view:work.temp_adc_filter_uniq_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :|Register bit G_8 (in view view:work.temp_adc_filter_uniq_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83821:4:83821:9|Removing sequential instance u_flash_control.r_flash2ddr_wren because it is equivalent to instance u_flash_control.r_flash_state[5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83949:4:83949:9|Removing sequential instance u_flash_control.r_ddr2flash_rden because it is equivalent to instance u_flash_control.r_flash_state[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106457:4:106457:9|Removing sequential instance u_HV_control.u5.r_pulse_sig because it is equivalent to instance u_HV_control.r_temp_valid. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: BZ173 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105130:75:105130:98|ROM un39_r_divisor[11:0] (in view: work.adc_to_temp_uniq_1(verilog)) mapped in logic.
@N: BZ173 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105130:75:105130:98|ROM un39_r_divisor[11:0] (in view: work.adc_to_temp_uniq_1(verilog)) mapped in logic.
@N: MO106 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":105130:75:105130:98|Found ROM un39_r_divisor[11:0] (in view: work.adc_to_temp_uniq_1(verilog)) with 22 words by 12 bits.

Finished RTL optimizations (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 280MB peak: 280MB)

@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103908:4:103908:9|Found counter in view:work.df1_lidar_top(verilog) instance u_dist.u_loop_packet.r_packet_num[15:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":103895:4:103895:9|Found counter in view:work.df1_lidar_top(verilog) instance u_dist.u_loop_packet.r_loop_wraddr[9:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":14091:4:14091:9|Found counter in view:work.df1_lidar_top(verilog) instance u1_ddr3_init_ctrl.r_init_cnt[15:0] 
@W: FX474 |User-specified initial value defined for some sequential elements which can prevent optimum synthesis results from being achieved. 
@N: FX493 |Applying initial value "0" on instance u_dist.u_loop_packet.r_shift_num[0].
@N: FX493 |Applying initial value "0" on instance u_dist.u_loop_packet.r_shift_num[1].
@N: FX493 |Applying initial value "0" on instance u_dist.u_loop_packet.r_shift_num[2].
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[63] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[62] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[61] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[60] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[59] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[58] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[57] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[56] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[55] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[54] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[53] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[52] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[51] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[50] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[49] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[48] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[47] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[46] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[45] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[44] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[43] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[42] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[41] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[40] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[39] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[38] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[37] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[36] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[35] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[34] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[33] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[32] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[31] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[30] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[29] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[28] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[27] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[26] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[25] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[24] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[23] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[22] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[21] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[20] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[19] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[18] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[17] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[16] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[15] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[14] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[13] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[12] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[11] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[10] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[9] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[8] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[7] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[6] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[5] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[4] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[3] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[2] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[1] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50508:4:50508:9|Removing sequential instance r_wfifo_data2[65] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50545:4:50545:9|Removing sequential instance r_wfifo_data3[0] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":50508:4:50508:9|Removing sequential instance r_wfifo_data2[64] (in view: work.ddr_round_robin_uniq_1_Z2(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71542:4:71542:9|Removing sequential instance r_fifo_wdata[9] (in view: work.mac_tx_uniq_1(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71542:4:71542:9|Removing sequential instance r_fifo_wdata[8] (in view: work.mac_tx_uniq_1(verilog)) because it does not drive other instances.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":71977:4:71977:9|Found counter in view:work.arp_rx_uniq_1_3232235786_3232235777_0_1_2_4_8_2054_Z3(verilog) instance r_cnt[7:0] 
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[7][7] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[7][6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[7][6] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[7][5]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[7][5] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[7][4]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[7][4] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[7][3]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[7][3] because it is equivalent to instance u_eth_top.u_arp_ctrl.u_arp_tx.r_arp_data[7][2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Found counter in view:work.arp_tx_uniq_1_Z4(verilog) instance r_data_cnt[4:0] 
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":72350:4:72350:9|Removing sequential instance r_arp_data\[7\][2] (in view: work.arp_tx_uniq_1_Z4(verilog)) because it does not drive other instances.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73512:4:73512:9|Found counter in view:work.icmp_rx_uniq_1_Z6(verilog) instance r_cnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73512:4:73512:9|Found counter in view:work.icmp_rx_uniq_1_Z6(verilog) instance r_icmp_rxcnt[15:0] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') r_skip_en38 (in view: work.icmp_rx_uniq_1_Z6(verilog))
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73620:118:73620:156|Found 8 by 8 bit equality operator ('==') un1_i_mac_packet_rxdata_2 (in view: work.icmp_rx_uniq_1_Z6(verilog))
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73620:74:73620:112|Found 24 by 24 bit equality operator ('==') un1_i_lidar_ip (in view: work.icmp_rx_uniq_1_Z6(verilog))
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73570:54:73570:82|Found 48 by 48 bit equality operator ('==') un1_i_lidar_mac (in view: work.icmp_rx_uniq_1_Z6(verilog))
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73889:4:73889:9|Removing instance u_eth_top.u_ip_top.u_icmp_top.u_icmp_tx.r_txdata_num[0] because it is equivalent to instance u_eth_top.u_ip_top.u_icmp_top.u_icmp_tx.r_total_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":73889:4:73889:9|Removing instance u_eth_top.u_ip_top.u_icmp_top.u_icmp_tx.r_txdata_num[1] because it is equivalent to instance u_eth_top.u_ip_top.u_icmp_top.u_icmp_tx.r_total_num[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Found counter in view:work.icmp_tx_uniq_1_Z7(verilog) instance r_data_cnt[15:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Found counter in view:work.icmp_tx_uniq_1_Z7(verilog) instance r_real_add_cnt[4:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Found counter in view:work.icmp_tx_uniq_1_Z7(verilog) instance r_ip_head\[1\][31:16] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') r_tx_req14 (in view: work.icmp_tx_uniq_1_Z7(verilog))
@N: MF179 :|Found 16 by 16 bit equality operator ('==') un1_r_txdata_num_2 (in view: work.icmp_tx_uniq_1_Z7(verilog))
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75927:4:75927:9|Found counter in view:work.udp_rx_uniq_1_Z9(verilog) instance r_cnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75927:4:75927:9|Found counter in view:work.udp_rx_uniq_1_Z9(verilog) instance r_data_cnt[15:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75927:4:75927:9|Found counter in view:work.udp_rx_uniq_1_Z9(verilog) instance r_udp_recram_wraddr[10:0] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') r_skip_en34 (in view: work.udp_rx_uniq_1_Z9(verilog))
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76026:110:76026:148|Found 8 by 8 bit equality operator ('==') un1_i_mac_packet_rxdata_2 (in view: work.udp_rx_uniq_1_Z9(verilog))
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76026:66:76026:104|Found 24 by 24 bit equality operator ('==') un1_i_lidar_ip (in view: work.udp_rx_uniq_1_Z9(verilog))
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":75982:54:75982:82|Found 48 by 48 bit equality operator ('==') un1_i_lidar_mac (in view: work.udp_rx_uniq_1_Z9(verilog))
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76286:4:76286:9|Removing instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_udp_num[0] because it is equivalent to instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_tx_data_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76286:4:76286:9|Removing instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_tx_data_num[0] because it is equivalent to instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_total_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76286:4:76286:9|Removing instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_udp_num[1] because it is equivalent to instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_tx_data_num[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76286:4:76286:9|Removing instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_tx_data_num[1] because it is equivalent to instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_total_num[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76286:4:76286:9|Removing instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_udp_num[2] because it is equivalent to instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_tx_data_num[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Removing instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_ip_head[6][16] because it is equivalent to instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_ip_head[0][0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Removing instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_ip_head[6][17] because it is equivalent to instance u_eth_top.u_ip_top.u_udp_top.u_udp_tx.r_ip_head[0][1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Found counter in view:work.udp_tx_uniq_1_Z10(verilog) instance r_data_cnt[15:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Found counter in view:work.udp_tx_uniq_1_Z10(verilog) instance r_udp_txram_rdaddr[10:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Found counter in view:work.udp_tx_uniq_1_Z10(verilog) instance r_real_add_cnt[4:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Found counter in view:work.udp_tx_uniq_1_Z10(verilog) instance r_ip_head\[1\][31:16] 
@N: MF179 :|Found 16 by 16 bit equality operator ('==') un1_r_tx_data_num_2 (in view: work.udp_tx_uniq_1_Z10(verilog))
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[15] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[14] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[13] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[12] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[4] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[2] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[1]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[1] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[8] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[7] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[6] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[5] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Removing sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[3] because it is equivalent to instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[0] is reduced to a combinational gate by constant propagation.
@W: MO129 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78105:4:78105:9|Sequential instance u_eth_top.u_udpcom_control.u_datagram_parser.r_udpsend_desport[11] is reduced to a combinational gate by constant propagation.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78404:4:78404:9|Found counter in view:work.udpcom_datagram_parser_uniq_1_Z13(verilog) instance r_loop_rdaddr[9:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78303:4:78303:9|Found counter in view:work.udpcom_datagram_parser_uniq_1_Z13(verilog) instance r_cacheram_wraddr[9:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Found counter in view:work.udpcom_datagram_parser_uniq_1_Z13(verilog) instance r_waitddr_delay[31:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78423:4:78423:9|Found counter in view:work.udpcom_datagram_parser_uniq_1_Z13(verilog) instance r_calib_rdaddr[9:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78391:4:78391:9|Found counter in view:work.udpcom_datagram_parser_uniq_1_Z13(verilog) instance r_code_rdaddr2[8:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78378:4:78378:9|Found counter in view:work.udpcom_datagram_parser_uniq_1_Z13(verilog) instance r_code_rdaddr1[8:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Found counter in view:work.udpcom_datagram_parser_uniq_1_Z13(verilog) instance r_byte_txcnt[10:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77935:4:77935:9|Found counter in view:work.udpcom_datagram_parser_uniq_1_Z13(verilog) instance r_udp_rxram_rdaddr[10:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77935:4:77935:9|Found counter in view:work.udpcom_datagram_parser_uniq_1_Z13(verilog) instance r_byte_rxcnt[10:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78518:4:78518:9|Found counter in view:work.udpcom_datagram_parser_uniq_1_Z13(verilog) instance r_udp_txram_wraddr[10:0] 
@N: FX493 |Applying initial value "0" on instance r_shift_num[0].
@N: FX493 |Applying initial value "0" on instance r_shift_num[1].
@N: FX493 |Applying initial value "0" on instance r_shift_num[2].
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78640:86:78640:128|Found 16 by 16 bit equality operator ('==') un1_r_udpcom_byte_size_1 (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog))
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78643:86:78643:128|Found 16 by 16 bit equality operator ('==') un1_r_udpcom_byte_size_2 (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog))
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78496:29:78496:64|Found 16 by 16 bit equality operator ('==') un1_r_recsum_header (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog))
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78499:33:78499:64|Found 16 by 16 bit equality operator ('==') un1_r_recsum_data (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog))
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[16] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[17] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[18] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[19] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[20] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[21] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[22] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[23] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[24] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[25] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[26] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[27] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[28] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[29] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[30] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":78132:4:78132:9|Removing sequential instance r_get_para2[31] (in view: work.udpcom_datagram_parser_uniq_1_Z13(verilog)) because it does not drive other instances.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81267:4:81267:9|Found counter in view:work.udpcom_parameter_init_uniq_1_Z14(verilog) instance r_write_cnt[15:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81119:4:81119:9|Found counter in view:work.udpcom_parameter_init_uniq_1_Z14(verilog) instance r_read_cnt[31:2] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81165:4:81165:9|Found counter in view:work.udpcom_parameter_init_uniq_1_Z14(verilog) instance r_shift_num[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81283:4:81283:9|Found counter in view:work.udpcom_parameter_init_uniq_1_Z14(verilog) instance r_cache_rdaddr[9:0] 
@W: MO160 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81447:4:81447:9|Register bit r_ddr_addr_base[8] (in view view:work.udpcom_parameter_init_uniq_1_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81447:4:81447:9|Register bit r_ddr_addr_base[7] (in view view:work.udpcom_parameter_init_uniq_1_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81447:4:81447:9|Register bit r_ddr_addr_base[6] (in view view:work.udpcom_parameter_init_uniq_1_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81447:4:81447:9|Register bit r_ddr_addr_base[5] (in view view:work.udpcom_parameter_init_uniq_1_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81447:4:81447:9|Register bit r_ddr_addr_base[4] (in view view:work.udpcom_parameter_init_uniq_1_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81447:4:81447:9|Register bit r_ddr_addr_base[3] (in view view:work.udpcom_parameter_init_uniq_1_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81447:4:81447:9|Register bit r_ddr_addr_base[2] (in view view:work.udpcom_parameter_init_uniq_1_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81447:4:81447:9|Register bit r_ddr_addr_base[1] (in view view:work.udpcom_parameter_init_uniq_1_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81447:4:81447:9|Register bit r_ddr_addr_base[0] (in view view:work.udpcom_parameter_init_uniq_1_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[9].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[10].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[11].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[12].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[13].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[14].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[15].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[16].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[17].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[18].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[19].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[20].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[21].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[22].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[23].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[24].
@N: FX493 |Applying initial value "0" on instance r_ddr_addr_base[25].
@W: MO160 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81243:4:81243:9|Register bit r_para2ddr_addr[1] (in view view:work.udpcom_parameter_init_uniq_1_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@W: MO160 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":81243:4:81243:9|Register bit r_para2ddr_addr[0] (in view view:work.udpcom_parameter_init_uniq_1_Z14(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":82995:4:82995:9|Found counter in view:work.udp_broadcast_uniq_1(verilog) instance r_sec_mscnt[9:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":82980:4:82980:9|Found counter in view:work.udp_broadcast_uniq_1(verilog) instance r_1ms_uscnt[9:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":82968:4:82968:9|Found counter in view:work.udp_broadcast_uniq_1(verilog) instance r_1us_clkcnt[6:0] 
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[15] because it is equivalent to instance u_flash_control.r_page_rdnum[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[14] because it is equivalent to instance u_flash_control.r_page_rdnum[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[13] because it is equivalent to instance u_flash_control.r_page_rdnum[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[12] because it is equivalent to instance u_flash_control.r_page_rdnum[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[9] because it is equivalent to instance u_flash_control.r_page_rdnum[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[8] because it is equivalent to instance u_flash_control.r_page_rdnum[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[6] because it is equivalent to instance u_flash_control.r_page_rdnum[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[5] because it is equivalent to instance u_flash_control.r_page_rdnum[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[4] because it is equivalent to instance u_flash_control.r_page_rdnum[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[3] because it is equivalent to instance u_flash_control.r_page_rdnum[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[2] because it is equivalent to instance u_flash_control.r_page_rdnum[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[1] because it is equivalent to instance u_flash_control.r_page_rdnum[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing instance u_flash_control.r_page_rdnum[10] because it is equivalent to instance u_flash_control.r_page_rdnum[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[23] because it is equivalent to instance u_flash_control.r_flash_rdaddr[22]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[22] because it is equivalent to instance u_flash_control.r_flash_rdaddr[20]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[20] because it is equivalent to instance u_flash_control.r_flash_rdaddr[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[19] because it is equivalent to instance u_flash_control.r_flash_rdaddr[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[18] because it is equivalent to instance u_flash_control.r_flash_rdaddr[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[16] because it is equivalent to instance u_flash_control.r_flash_rdaddr[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[15] because it is equivalent to instance u_flash_control.r_flash_rdaddr[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[14] because it is equivalent to instance u_flash_control.r_flash_rdaddr[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[13] because it is equivalent to instance u_flash_control.r_flash_rdaddr[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[12] because it is equivalent to instance u_flash_control.r_flash_rdaddr[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[11] because it is equivalent to instance u_flash_control.r_flash_rdaddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[9] because it is equivalent to instance u_flash_control.r_flash_rdaddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[8] because it is equivalent to instance u_flash_control.r_flash_rdaddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[7] because it is equivalent to instance u_flash_control.r_flash_rdaddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[6] because it is equivalent to instance u_flash_control.r_flash_rdaddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[5] because it is equivalent to instance u_flash_control.r_flash_rdaddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[4] because it is equivalent to instance u_flash_control.r_flash_rdaddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[3] because it is equivalent to instance u_flash_control.r_flash_rdaddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[2] because it is equivalent to instance u_flash_control.r_flash_rdaddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[1] because it is equivalent to instance u_flash_control.r_flash_rdaddr[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing instance u_flash_control.r_flash_rdaddr[10] because it is equivalent to instance u_flash_control.r_flash_rdaddr[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Removing instance u_flash_control.r_page_num[13] because it is equivalent to instance u_flash_control.r_page_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Removing instance u_flash_control.r_page_num[15] because it is equivalent to instance u_flash_control.r_page_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Removing instance u_flash_control.r_page_num[14] because it is equivalent to instance u_flash_control.r_page_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Removing instance u_flash_control.r_page_num[12] because it is equivalent to instance u_flash_control.r_page_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Removing instance u_flash_control.r_page_num[8] because it is equivalent to instance u_flash_control.r_page_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Removing instance u_flash_control.r_page_num[6] because it is equivalent to instance u_flash_control.r_page_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Removing instance u_flash_control.r_page_num[5] because it is equivalent to instance u_flash_control.r_page_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Removing instance u_flash_control.r_page_num[4] because it is equivalent to instance u_flash_control.r_page_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Removing instance u_flash_control.r_page_num[3] because it is equivalent to instance u_flash_control.r_page_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Removing instance u_flash_control.r_page_num[2] because it is equivalent to instance u_flash_control.r_page_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Removing instance u_flash_control.r_page_num[1] because it is equivalent to instance u_flash_control.r_page_num[10]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83751:4:83751:9|Removing instance u_flash_control.r_page_num[10] because it is equivalent to instance u_flash_control.r_page_num[0]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83833:4:83833:9|Found counter in view:work.flash_control_uniq_1_Z15(verilog) instance r_flash2ddr_addr[26:2] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83936:4:83936:9|Found counter in view:work.flash_control_uniq_1_Z15(verilog) instance r_ddren_cnt_flash[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83923:4:83923:9|Found counter in view:work.flash_control_uniq_1_Z15(verilog) instance r_write_cnt[8:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83910:4:83910:9|Found counter in view:work.flash_control_uniq_1_Z15(verilog) instance r_shift_cnt[3:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83808:4:83808:9|Found counter in view:work.flash_control_uniq_1_Z15(verilog) instance r_read_cnt[3:0] 
@N: FX493 |Applying initial value "0" on instance r_read_cnt[0].
@N: FX493 |Applying initial value "0" on instance r_read_cnt[1].
@N: FX493 |Applying initial value "0" on instance r_read_cnt[2].
@N: FX493 |Applying initial value "0" on instance r_read_cnt[3].
@N: FX493 |Applying initial value "0" on instance r_shift_cnt[0].
@N: FX493 |Applying initial value "0" on instance r_shift_cnt[1].
@N: FX493 |Applying initial value "0" on instance r_shift_cnt[2].
@N: FX493 |Applying initial value "0" on instance r_shift_cnt[3].
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83730:4:83730:9|Removing sequential instance r_page_rdnum[0] (in view: work.flash_control_uniq_1_Z15(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":83667:4:83667:9|Removing sequential instance r_flash_rdaddr[0] (in view: work.flash_control_uniq_1_Z15(verilog)) because it does not drive other instances.
@N: FX493 |Applying initial value "0" on instance r_cmd_dlycnt[0].
@N: FX493 |Applying initial value "0" on instance r_cmd_dlycnt[1].
@N: FX493 |Applying initial value "0" on instance r_cmd_dlycnt[2].
@N: FX493 |Applying initial value "0" on instance r_cmd_dlycnt[3].
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84288:4:84288:9|Removing sequential instance r_byte_size[7] (in view: work.spi_flash_cmd_uniq_1(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84288:4:84288:9|Removing sequential instance r_byte_size[6] (in view: work.spi_flash_cmd_uniq_1(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84288:4:84288:9|Removing sequential instance r_byte_size[5] (in view: work.spi_flash_cmd_uniq_1(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84288:4:84288:9|Removing sequential instance r_byte_size[4] (in view: work.spi_flash_cmd_uniq_1(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84288:4:84288:9|Removing sequential instance r_byte_size[3] (in view: work.spi_flash_cmd_uniq_1(verilog)) because it does not drive other instances.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84339:4:84339:9|Found counter in view:work.spi_flash_cmd_uniq_1(verilog) instance r_delay_cnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84408:4:84408:9|Found counter in view:work.spi_flash_cmd_uniq_1(verilog) instance r_byte_cnt[8:0] 
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84288:4:84288:9|Removing sequential instance r_byte_size[2] (in view: work.spi_flash_cmd_uniq_1(verilog)) because it does not drive other instances.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84601:4:84601:9|Found counter in view:work.spi_master_uniq_1(verilog) instance r_bit_cnt[3:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84571:4:84571:9|Found counter in view:work.spi_master_uniq_1(verilog) instance r_clk_cnt[15:0] 
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[0].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[1].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[2].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[3].
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84829:4:84829:9|Found counter in view:work.signal_dejitter_uniq_1_500s(verilog) instance r_opto_cnt[8:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84895:4:84895:9|Found counter in view:work.signal_dejitter_uniq_2_500s(verilog) instance r_opto_cnt[8:0] 
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85385:4:85385:9|Removing sequential instance u_motor_control.u1_motor_drive.r_pwm_cnt[15] because it is equivalent to instance u_motor_control.u1_motor_drive.r_pwm_cnt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85385:4:85385:9|Removing sequential instance u_motor_control.u1_motor_drive.r_pwm_cnt[14] because it is equivalent to instance u_motor_control.u1_motor_drive.r_pwm_cnt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85385:4:85385:9|Removing sequential instance u_motor_control.u1_motor_drive.r_pwm_cnt[13] because it is equivalent to instance u_motor_control.u1_motor_drive.r_pwm_cnt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85385:4:85385:9|Removing sequential instance u_motor_control.u1_motor_drive.r_pwm_cnt[12] because it is equivalent to instance u_motor_control.u1_motor_drive.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85049:4:85049:9|Removing sequential instance u_motor_control.u1_motor_drive.r_pwm_setval[15] because it is equivalent to instance u_motor_control.u1_motor_drive.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85049:4:85049:9|Removing sequential instance u_motor_control.u1_motor_drive.r_pwm_setval[14] because it is equivalent to instance u_motor_control.u1_motor_drive.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85049:4:85049:9|Removing sequential instance u_motor_control.u1_motor_drive.r_pwm_setval[13] because it is equivalent to instance u_motor_control.u1_motor_drive.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85049:4:85049:9|Removing sequential instance u_motor_control.u1_motor_drive.r_pwm_setval[12] because it is equivalent to instance u_motor_control.u1_motor_drive.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85049:4:85049:9|Removing sequential instance u_motor_control.u1_motor_drive.r_pwm_setval[11] because it is equivalent to instance u_motor_control.u1_motor_drive.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85385:4:85385:9|Sequential instance u_motor_control.u1_motor_drive.r_pwm_cnt[11] is reduced to a combinational gate by constant propagation.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85432:4:85432:9|Found counter in view:work.motor_drive_uniq_1(verilog) instance r_speed_reach_cnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85225:4:85225:9|Found counter in view:work.motor_drive_uniq_1(verilog) instance r_delay_ms_cnt[15:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85195:4:85195:9|Found counter in view:work.motor_drive_uniq_1(verilog) instance r_fg_frequency[27:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85491:4:85491:9|Found counter in view:work.motor_drive_uniq_1(verilog) instance r_speed_overcnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85225:4:85225:9|Found counter in view:work.motor_drive_uniq_1(verilog) instance r_delay_ns_cnt[15:0] 
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85257:21:85257:49|Found 16 by 16 bit equality operator ('==') un1_i_freq_motor_1 (in view: work.motor_drive_uniq_1(verilog))
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86350:4:86350:9|Found counter in view:work.divider_32_16bit_uniq_1(verilog) instance r_count[4:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86472:4:86472:9|Found counter in view:work.divider_32_16bit_uniq_2(verilog) instance r_count[4:0] 
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86076:4:86076:9|Removing sequential instance u_motor_control.u2_motor_drive.r_pwm_cnt[15] because it is equivalent to instance u_motor_control.u2_motor_drive.r_pwm_cnt[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86076:4:86076:9|Removing sequential instance u_motor_control.u2_motor_drive.r_pwm_cnt[14] because it is equivalent to instance u_motor_control.u2_motor_drive.r_pwm_cnt[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86076:4:86076:9|Removing sequential instance u_motor_control.u2_motor_drive.r_pwm_cnt[13] because it is equivalent to instance u_motor_control.u2_motor_drive.r_pwm_cnt[12]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86076:4:86076:9|Removing sequential instance u_motor_control.u2_motor_drive.r_pwm_cnt[12] because it is equivalent to instance u_motor_control.u2_motor_drive.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85740:4:85740:9|Removing sequential instance u_motor_control.u2_motor_drive.r_pwm_setval[15] because it is equivalent to instance u_motor_control.u2_motor_drive.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85740:4:85740:9|Removing sequential instance u_motor_control.u2_motor_drive.r_pwm_setval[14] because it is equivalent to instance u_motor_control.u2_motor_drive.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85740:4:85740:9|Removing sequential instance u_motor_control.u2_motor_drive.r_pwm_setval[13] because it is equivalent to instance u_motor_control.u2_motor_drive.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85740:4:85740:9|Removing sequential instance u_motor_control.u2_motor_drive.r_pwm_setval[12] because it is equivalent to instance u_motor_control.u2_motor_drive.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85740:4:85740:9|Removing sequential instance u_motor_control.u2_motor_drive.r_pwm_setval[11] because it is equivalent to instance u_motor_control.u2_motor_drive.r_pwm_cnt[11]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO129 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86076:4:86076:9|Sequential instance u_motor_control.u2_motor_drive.r_pwm_cnt[11] is reduced to a combinational gate by constant propagation.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86123:4:86123:9|Found counter in view:work.motor_drive_uniq_2(verilog) instance r_speed_reach_cnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85916:4:85916:9|Found counter in view:work.motor_drive_uniq_2(verilog) instance r_delay_ms_cnt[15:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85886:4:85886:9|Found counter in view:work.motor_drive_uniq_2(verilog) instance r_fg_frequency[27:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86182:4:86182:9|Found counter in view:work.motor_drive_uniq_2(verilog) instance r_speed_overcnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85916:4:85916:9|Found counter in view:work.motor_drive_uniq_2(verilog) instance r_delay_ns_cnt[15:0] 
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":85948:21:85948:49|Found 16 by 16 bit equality operator ('==') un1_i_freq_motor_1 (in view: work.motor_drive_uniq_2(verilog))
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86594:4:86594:9|Found counter in view:work.divider_32_16bit_uniq_3(verilog) instance r_count[4:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86716:4:86716:9|Found counter in view:work.divider_32_16bit_uniq_4(verilog) instance r_count[4:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87898:4:87898:9|Found counter in view:work.opto_signal_dejitter_uniq_1(verilog) instance r_opto_cnt[6:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":87968:4:87968:9|Found counter in view:work.opto_signal_dejitter_uniq_2(verilog) instance r_opto_cnt[6:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88352:4:88352:9|Found counter in view:work.opto_switch_uniq_1_1000000000s_10s_71s_100_200_196_7042_14084_Z16(verilog) instance r_code_cnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88331:4:88331:9|Found counter in view:work.opto_switch_uniq_1_1000000000s_10s_71s_100_200_196_7042_14084_Z16(verilog) instance r_clk_cnt[13:0] 
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88587:4:88587:9|Removing instance u_rotate_control.u3_encoder_control.u2_encoder_calculate.r_pulse_time_avecnt[31] because it is equivalent to instance u_rotate_control.u3_encoder_control.u2_encoder_calculate.r_pulse_time_avecnt[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88587:4:88587:9|Removing instance u_rotate_control.u3_encoder_control.u2_encoder_calculate.r_pulse_time_avecnt[30] because it is equivalent to instance u_rotate_control.u3_encoder_control.u2_encoder_calculate.r_pulse_time_avecnt[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88587:4:88587:9|Removing instance u_rotate_control.u3_encoder_control.u2_encoder_calculate.r_pulse_time_avecnt[29] because it is equivalent to instance u_rotate_control.u3_encoder_control.u2_encoder_calculate.r_pulse_time_avecnt[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88608:4:88608:9|Found counter in view:work.encoder_calculate_uniq_1(verilog) instance r_pulsetime_actcnt[31:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88576:4:88576:9|Found counter in view:work.encoder_calculate_uniq_1(verilog) instance r_time_sumcnt[31:0] 
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88587:4:88587:9|Removing sequential instance r_pulse_time_avecnt[28] (in view: work.encoder_calculate_uniq_1(verilog)) because it does not drive other instances.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88853:4:88853:9|Found counter in view:work.code_angle_uniq_1_Z17(verilog) instance r_cycle_clkcnt[23:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88817:4:88817:9|Found counter in view:work.code_angle_uniq_1_Z17(verilog) instance r_code_clkcnt[15:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88980:4:88980:9|Found counter in view:work.code_angle_uniq_1_Z17(verilog) instance r_dly_clkcnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88798:4:88798:9|Found counter in view:work.code_angle_uniq_1_Z17(verilog) instance r_code_sernum[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86838:4:86838:9|Found counter in view:work.divider_32_16bit_uniq_5(verilog) instance r_count[4:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92053:4:92053:9|Found counter in view:work.code_cnt_uniq_1(verilog) instance r_code_clkcnt[31:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92053:4:92053:9|Found counter in view:work.code_cnt_uniq_1(verilog) instance r_code_wraddr[6:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88471:4:88471:9|Found counter in view:work.opto_switch_uniq_2_1000000000s_10s_60s_100_200_196_8333_16666_Z18(verilog) instance r_code_cnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88450:4:88450:9|Found counter in view:work.opto_switch_uniq_2_1000000000s_10s_60s_100_200_196_8333_16666_Z18(verilog) instance r_clk_cnt[14:0] 
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88696:4:88696:9|Removing instance u_rotate_control.u4_encoder_control.u2_encoder_calculate.r_pulse_time_avecnt[31] because it is equivalent to instance u_rotate_control.u4_encoder_control.u2_encoder_calculate.r_pulse_time_avecnt[30]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88696:4:88696:9|Removing instance u_rotate_control.u4_encoder_control.u2_encoder_calculate.r_pulse_time_avecnt[30] because it is equivalent to instance u_rotate_control.u4_encoder_control.u2_encoder_calculate.r_pulse_time_avecnt[29]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88696:4:88696:9|Removing instance u_rotate_control.u4_encoder_control.u2_encoder_calculate.r_pulse_time_avecnt[29] because it is equivalent to instance u_rotate_control.u4_encoder_control.u2_encoder_calculate.r_pulse_time_avecnt[28]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88717:4:88717:9|Found counter in view:work.encoder_calculate_uniq_2(verilog) instance r_pulsetime_actcnt[31:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88685:4:88685:9|Found counter in view:work.encoder_calculate_uniq_2(verilog) instance r_time_sumcnt[31:0] 
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":88696:4:88696:9|Removing sequential instance r_pulse_time_avecnt[28] (in view: work.encoder_calculate_uniq_2(verilog)) because it does not drive other instances.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89152:4:89152:9|Found counter in view:work.code_angle_uniq_2_Z19(verilog) instance r_cycle_clkcnt[23:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89116:4:89116:9|Found counter in view:work.code_angle_uniq_2_Z19(verilog) instance r_code_clkcnt[15:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89279:4:89279:9|Found counter in view:work.code_angle_uniq_2_Z19(verilog) instance r_dly_clkcnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":89097:4:89097:9|Found counter in view:work.code_angle_uniq_2_Z19(verilog) instance r_code_sernum[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":86960:4:86960:9|Found counter in view:work.divider_32_16bit_uniq_6(verilog) instance r_count[4:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92188:4:92188:9|Found counter in view:work.code_cnt_uniq_2(verilog) instance r_code_clkcnt[31:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92188:4:92188:9|Found counter in view:work.code_cnt_uniq_2(verilog) instance r_code_wraddr[6:0] 
@W: BN132 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92415:4:92415:9|Removing instance u_laser_control.r_laser_sernum[7] because it is equivalent to instance u_laser_control.r_laser_sernum[6]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: FX493 |Applying initial value "0" on instance r_laser_cnt[0].
@N: FX493 |Applying initial value "0" on instance r_laser_cnt[1].
@N: FX493 |Applying initial value "0" on instance r_laser_cnt[2].

Only the first 100 messages of id 'BN132' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_fpga_mapper.srr -id BN132' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN132} -count unlimited' in the Tcl shell.
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92491:4:92491:9|Found counter in view:work.iddr_init_uniq_1(verilog) instance r_init_cnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92606:4:92606:9|Found counter in view:work.iddr_init_uniq_2(verilog) instance r_init_cnt[7:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94166:4:94166:9|Found counter in view:work.mpt2042_cfg_uniq_1(verilog) instance r_cnt_byte[5:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94166:4:94166:9|Found counter in view:work.mpt2042_cfg_uniq_1(verilog) instance r_dly_clkcnt[3:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94033:4:94033:9|Found counter in view:work.mpt2042_cfg_uniq_1(verilog) instance r_sec_mscnt[9:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94018:4:94018:9|Found counter in view:work.mpt2042_cfg_uniq_1(verilog) instance r_1ms_uscnt[9:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94006:4:94006:9|Found counter in view:work.mpt2042_cfg_uniq_1(verilog) instance r_1us_clkcnt[6:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94340:4:94340:9|Found counter in view:work.mpt2042_cfg_uniq_1(verilog) instance r_cfgreg_cnt[3:0] 
@N: FX493 |Applying initial value "0" on instance r_cfgreg_cnt[0].
@N: FX493 |Applying initial value "0" on instance r_cfgreg_cnt[1].
@N: FX493 |Applying initial value "0" on instance r_cfgreg_cnt[2].
@N: FX493 |Applying initial value "0" on instance r_cfgreg_cnt[3].
@N: FX493 |Applying initial value "0" on instance r_dly_clkcnt[0].
@N: FX493 |Applying initial value "0" on instance r_dly_clkcnt[1].
@N: FX493 |Applying initial value "0" on instance r_dly_clkcnt[2].
@N: FX493 |Applying initial value "0" on instance r_dly_clkcnt[3].
@N: FX493 |Applying initial value "0" on instance r_1sec_dlycnt[0].
@N: FX493 |Applying initial value "0" on instance r_1sec_dlycnt[1].
@N: FX493 |Applying initial value "0" on instance r_1sec_dlycnt[2].
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94365:50:94365:79|Found 8 by 8 bit equality operator ('==') un2_r_regcfg_verify (in view: work.mpt2042_cfg_uniq_1(verilog))
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95580:4:95580:9|Found counter in view:work.mpt2042_spi_master_uniq_1_Z20(verilog) instance r_bit_cnt[3:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95580:4:95580:9|Found counter in view:work.mpt2042_spi_master_uniq_1_Z20(verilog) instance r_clk_cnt[7:0] 
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[0].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[1].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[2].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[3].
@N: FX493 |Applying initial value "0" on instance r_cs_dlycnt[0].
@N: FX493 |Applying initial value "0" on instance r_cs_dlycnt[1].
@N: FX493 |Applying initial value "0" on instance r_cs_dlycnt[2].
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94722:4:94722:9|Found counter in view:work.mpt2042_cfg_uniq_2(verilog) instance r_cnt_byte[5:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94722:4:94722:9|Found counter in view:work.mpt2042_cfg_uniq_2(verilog) instance r_dly_clkcnt[3:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94589:4:94589:9|Found counter in view:work.mpt2042_cfg_uniq_2(verilog) instance r_sec_mscnt[9:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94574:4:94574:9|Found counter in view:work.mpt2042_cfg_uniq_2(verilog) instance r_1ms_uscnt[9:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94562:4:94562:9|Found counter in view:work.mpt2042_cfg_uniq_2(verilog) instance r_1us_clkcnt[6:0] 
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94896:4:94896:9|Found counter in view:work.mpt2042_cfg_uniq_2(verilog) instance r_cfgreg_cnt[3:0] 
@N: FX493 |Applying initial value "0" on instance r_cfgreg_cnt[0].
@N: FX493 |Applying initial value "0" on instance r_cfgreg_cnt[1].
@N: FX493 |Applying initial value "0" on instance r_cfgreg_cnt[2].
@N: FX493 |Applying initial value "0" on instance r_cfgreg_cnt[3].
@N: FX493 |Applying initial value "0" on instance r_dly_clkcnt[0].
@N: FX493 |Applying initial value "0" on instance r_dly_clkcnt[1].
@N: FX493 |Applying initial value "0" on instance r_dly_clkcnt[2].
@N: FX493 |Applying initial value "0" on instance r_dly_clkcnt[3].
@N: FX493 |Applying initial value "0" on instance r_1sec_dlycnt[0].
@N: FX493 |Applying initial value "0" on instance r_1sec_dlycnt[1].
@N: FX493 |Applying initial value "0" on instance r_1sec_dlycnt[2].
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":94921:50:94921:79|Found 8 by 8 bit equality operator ('==') un2_r_regcfg_verify (in view: work.mpt2042_cfg_uniq_2(verilog))
@N: MO231 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":95808:4:95808:9|Found counter in view:work.mpt2042_spi_master_uniq_2_Z21(verilog) instance r_bit_cnt[3:0] 

Only the first 100 messages of id 'MO231' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_fpga_mapper.srr -id MO231' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {MO231} -count unlimited' in the Tcl shell.
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[0].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[1].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[2].
@N: FX493 |Applying initial value "0" on instance r_bit_cnt[3].
@N: FX493 |Applying initial value "0" on instance r_cs_dlycnt[0].
@N: FX493 |Applying initial value "0" on instance r_cs_dlycnt[1].
@N: FX493 |Applying initial value "0" on instance r_cs_dlycnt[2].
@N: FX493 |Applying initial value "0" on instance r_comma_clkcnt[0].
@N: FX493 |Applying initial value "0" on instance r_comma_clkcnt[1].
@N: FX493 |Applying initial value "0" on instance r_comma_clkcnt[2].
@N: FX493 |Applying initial value "0" on instance r_lvds_clkcnt[0].
@N: FX493 |Applying initial value "0" on instance r_lvds_clkcnt[1].
@N: FX493 |Applying initial value "0" on instance r_lvds_clkcnt[2].
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":96319:41:96319:70|Found 8 by 8 bit equality operator ('==') r_lvdsfifo_wdata22 (in view: work.lvds_ddrdata_top_uniq_1(verilog))
@N: FX493 |Applying initial value "0" on instance r_data_bytecnt[0].
@N: FX493 |Applying initial value "0" on instance r_data_bytecnt[1].
@N: FX493 |Applying initial value "0" on instance r_comma_clkcnt[0].
@N: FX493 |Applying initial value "0" on instance r_comma_clkcnt[1].
@N: FX493 |Applying initial value "0" on instance r_comma_clkcnt[2].
@N: FX493 |Applying initial value "0" on instance r_lvds_clkcnt[0].
@N: FX493 |Applying initial value "0" on instance r_lvds_clkcnt[1].
@N: FX493 |Applying initial value "0" on instance r_lvds_clkcnt[2].
@N: MF179 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":96798:41:96798:70|Found 8 by 8 bit equality operator ('==') r_lvdsfifo_wdata22 (in view: work.lvds_ddrdata_top_uniq_2(verilog))
@N: FX493 |Applying initial value "0" on instance r_data_bytecnt[0].
@N: FX493 |Applying initial value "0" on instance r_data_bytecnt[1].
@N: FX493 |Applying initial value "0" on instance r_cali_pointnum[0].
@N: FX493 |Applying initial value "0" on instance r_cali_pointnum[1].
@N: FX493 |Applying initial value "0" on instance r_cali_pointnum[2].
@N: FX493 |Applying initial value "0" on instance r_cali_pointnum[3].
@N: FX493 |Applying initial value "0" on instance r_cali_pointnum[4].
@N: FX493 |Applying initial value "0" on instance r_cali_pointnum[5].

Only the first 100 messages of id 'FX493' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_fpga_mapper.srr -id FX493' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {FX493} -count unlimited' in the Tcl shell.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106463:4:106463:9|Removing sequential instance u5.r_pulse_value1[15] (in view: work.HV_control_uniq_1(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106463:4:106463:9|Removing sequential instance u5.r_pulse_value1[14] (in view: work.HV_control_uniq_1(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106463:4:106463:9|Removing sequential instance u5.r_pulse_value1[13] (in view: work.HV_control_uniq_1(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106463:4:106463:9|Removing sequential instance u5.r_pulse_value1[12] (in view: work.HV_control_uniq_1(verilog)) because it does not drive other instances.
@N: BN362 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106463:4:106463:9|Removing sequential instance u5.r_pulse_value1[11] (in view: work.HV_control_uniq_1(verilog)) because it does not drive other instances.

Only the first 100 messages of id 'BN362' are reported. To see all messages use 'report_messages -log D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synlog\df1_lidar_top_impl1_fpga_mapper.srr -id BN362' in the Tcl shell. To see all messages in future runs, use the command 'message_override -limit {BN362} -count unlimited' in the Tcl shell.
@N: MF794 |RAM r_pulse_value3_CR15[9:0] required 2 registers during mapping 

Starting factoring (Real Time elapsed 0h:00m:16s; CPU Time elapsed 0h:00m:16s; Memory used current: 323MB peak: 323MB)


Finished factoring (Real Time elapsed 0h:00m:21s; CPU Time elapsed 0h:00m:20s; Memory used current: 364MB peak: 364MB)


Available hyper_sources - for debug and ip models
	None Found

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:25s; CPU Time elapsed 0h:00m:25s; Memory used current: 368MB peak: 414MB)

@N: FA113 :|Pipelining module NoName. For more information, search for "pipelining" in Online Help.
@N: MF169 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Pushed in register r_check_buffer[31:0].
@N: MF169 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Pushed in register r_ip_head\\\[2\\\].
@N: FA113 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74056:20:74056:23|Pipelining module un1_r_check_buffer_icmp_1[31:0]. For more information, search for "pipelining" in Online Help.
@N: MF169 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":74004:4:74004:9|Pushed in register r_check_buffer_icmp[31:0].
@N: FA113 :|Pipelining module NoName. For more information, search for "pipelining" in Online Help.
@N: MF169 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":76404:4:76404:9|Pushed in register r_check_buffer[31:0].
@N: FA113 :|Pipelining module NoName. For more information, search for "pipelining" in Online Help.
@N: MF169 :|Pushed in register NoName.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:32s; CPU Time elapsed 0h:00m:32s; Memory used current: 382MB peak: 414MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:50s; CPU Time elapsed 0h:00m:50s; Memory used current: 390MB peak: 414MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:51s; CPU Time elapsed 0h:00m:51s; Memory used current: 390MB peak: 414MB)


Finished preparing to map (Real Time elapsed 0h:00m:57s; CPU Time elapsed 0h:00m:56s; Memory used current: 393MB peak: 414MB)


Finished technology mapping (Real Time elapsed 0h:01m:01s; CPU Time elapsed 0h:01m:01s; Memory used current: 411MB peak: 470MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:01m:02s		    -4.42ns		10084 /      8958
   2		0h:01m:02s		    -4.42ns		10006 /      8958
   3		0h:01m:02s		    -4.10ns		10001 /      8958
   4		0h:01m:02s		    -4.23ns		10004 /      8958
   5		0h:01m:03s		    -4.23ns		10000 /      8958
@N: FX271 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Replicating instance u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt[1] (in view: work.df1_lidar_top(verilog)) with 90 loads 2 times to improve timing.
@N: FX271 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Replicating instance u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt[2] (in view: work.df1_lidar_top(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Replicating instance u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt[3] (in view: work.df1_lidar_top(verilog)) with 33 loads 1 time to improve timing.
@N: FX271 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Replicating instance u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt[0] (in view: work.df1_lidar_top(verilog)) with 195 loads 3 times to improve timing.
@N: FX271 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Replicating instance u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt[4] (in view: work.df1_lidar_top(verilog)) with 17 loads 1 time to improve timing.
@N: FX271 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Replicating instance u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt[5] (in view: work.df1_lidar_top(verilog)) with 13 loads 1 time to improve timing.
@N: FX271 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Replicating instance u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt[7] (in view: work.df1_lidar_top(verilog)) with 15 loads 1 time to improve timing.
@N: FX271 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Replicating instance u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt[6] (in view: work.df1_lidar_top(verilog)) with 11 loads 1 time to improve timing.
@N: FX271 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Replicating instance u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt[8] (in view: work.df1_lidar_top(verilog)) with 14 loads 1 time to improve timing.
@N: FX271 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":77990:4:77990:9|Replicating instance u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt[9] (in view: work.df1_lidar_top(verilog)) with 11 loads 1 time to improve timing.
Timing driven replication report
Added 13 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   6		0h:01m:10s		    -3.41ns		10018 /      8971
   7		0h:01m:10s		    -3.41ns		10017 /      8971
   8		0h:01m:10s		    -3.41ns		10018 /      8971
   9		0h:01m:10s		    -3.41ns		10019 /      8971
  10		0h:01m:10s		    -3.41ns		10019 /      8971


  11		0h:01m:12s		    -3.42ns		10020 /      8971
  12		0h:01m:12s		    -3.42ns		10023 /      8971
  13		0h:01m:12s		    -3.42ns		10023 /      8971
  14		0h:01m:12s		    -3.42ns		10023 /      8971
  15		0h:01m:12s		    -3.42ns		10024 /      8971

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:01m:14s; CPU Time elapsed 0h:01m:13s; Memory used current: 417MB peak: 470MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  
@N: FO126 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":106554:4:106554:9|Generating RAM u_HV_control.u6.r_pulse_value3_CR15[9:0]

Finished restoring hierarchy (Real Time elapsed 0h:01m:27s; CPU Time elapsed 0h:01m:27s; Memory used current: 430MB peak: 470MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:01m:27s; Memory used current: 430MB peak: 470MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:01m:28s; CPU Time elapsed 0h:01m:27s; Memory used current: 430MB peak: 470MB)


Start Writing Netlists (Real Time elapsed 0h:01m:29s; CPU Time elapsed 0h:01m:29s; Memory used current: 283MB peak: 470MB)

Writing Analyst data base D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\synwork\df1_lidar_top_impl1_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:01m:36s; CPU Time elapsed 0h:01m:35s; Memory used current: 395MB peak: 470MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1\df1_lidar_top_impl1.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 
@W: BW150 :"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":18:0:18:0|Clock w_pll_100m in set_clock_groups command cannot be found and will not be forward annotated
@W: BW150 :"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":18:0:18:0|Clock w_sclk in set_clock_groups command cannot be found and will not be forward annotated

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:01m:41s; CPU Time elapsed 0h:01m:40s; Memory used current: 412MB peak: 470MB)


Finished Writing Netlists (Real Time elapsed 0h:01m:41s; CPU Time elapsed 0h:01m:40s; Memory used current: 412MB peak: 470MB)


Start final timing analysis (Real Time elapsed 0h:01m:43s; CPU Time elapsed 0h:01m:42s; Memory used current: 384MB peak: 470MB)

@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92901:11:92901:23|Blackbox DELAYG is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92889:12:92889:25|Blackbox IDDRX2F is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92881:12:92881:24|Blackbox DLLDELD is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92866:12:92866:24|Blackbox DDRDLLA is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92848:14:92848:28|Blackbox ECLKSYNCB is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":92843:12:92843:24|Blackbox CLKDIVF is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":84013:12:84013:13|Blackbox USRMCLK is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":64515:12:64515:20|Blackbox EHXPLLL is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":14298:25:14298:35|Blackbox ddr_clks_ddr3_ipcore is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":14255:16:14255:29|Blackbox ddr3_ipcore is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\freework\df1_second_round\df1_3dprj_dev\prj\impl1\reveal_workspace\tmpreveal\df1_lidar_top_rvl.v":136:15:136:31|Blackbox jtagconn16 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\tool\latticediamond\diamond\3.13\module\reveal\src\ertl\ertl.v":1192:8:1192:20|Blackbox pmi_ram_dp_Z23 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@W: MT246 :"d:\tool\latticediamond\diamond\3.13\module\reveal\src\ertl\ertl.v":2162:8:2162:13|Blackbox pmi_ram_dp_Z25 is missing a user supplied timing model. This may have a negative effect on timing analysis and optimizations (Quality of Results)
@N: MT615 |Found clock i_clk_50m with period 20.00ns 
@N: MT615 |Found clock i_ethphy_refclk with period 20.00ns 
@N: MT615 |Found clock i_ddrclk_100m with period 10.00ns 
@N: MT615 |Found clock w_pll_50m with period 20.00ns 
@N: MT615 |Found clock i_tdc1_lvds_serclk with period 3.33ns 
@N: MT615 |Found clock i_tdc2_lvds_serclk with period 3.33ns 
@W: MT420 |Found inferred clock pll_uniq_1|CLKOS2_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u_pll.w_pll_150m.
@W: MT420 |Found inferred clock df1_lidar_top|w_pll_100m with period 5.00ns. Please declare a user-defined clock on net w_pll_100m.
@W: MT420 |Found inferred clock reveal_coretop|jtck_inferred_clock[0] with period 5.00ns. Please declare a user-defined clock on net df1_lidar_top_reveal_coretop_instance.jtck[0].
@W: MT420 |Found inferred clock iddrx2f_uniq_2|sclk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u2_iddr_tdc2.w_iddr_sclk2.
@W: MT420 |Found inferred clock iddrx2f_uniq_1|sclk_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u1_iddr_tdc1.w_iddr_sclk1.
@W: MT420 |Found inferred clock eth_pll_uniq_1|CLKOS_inferred_clock with period 5.00ns. Please declare a user-defined clock on net u_eth_top.u_eth_pll.w_ethphy_refclk_90.
@W: MT420 |Found inferred clock ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk with period 5.00ns. Please declare a user-defined clock on net u_ddr3.ddr3_ipcore_inst.w_sclk.


##### START OF TIMING REPORT #####[
# Timing report written on Wed May 21 20:05:12 2025
#


Top view:               df1_lidar_top
Requested Frequency:    50.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\df1_lidar_top.sdc
                       
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -4.062

                                               Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock                                 Frequency     Frequency     Period        Period        Slack      Type         Group                
----------------------------------------------------------------------------------------------------------------------------------------------------
ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     200.0 MHz     235.4 MHz     5.000         4.248         0.751      inferred     Inferred_clkgroup_0_7
df1_lidar_top|w_pll_100m                       200.0 MHz     110.4 MHz     5.000         9.062         -4.062     inferred     Inferred_clkgroup_0_2
eth_pll_uniq_1|CLKOS_inferred_clock            200.0 MHz     226.0 MHz     5.000         4.425         0.576      inferred     Inferred_clkgroup_0_6
i_clk_50m                                      50.0 MHz      157.2 MHz     20.000        6.362         13.639     declared     default_clkgroup     
i_ddrclk_100m                                  100.0 MHz     NA            10.000        NA            NA         declared     default_clkgroup     
i_ethphy_refclk                                50.0 MHz      241.1 MHz     20.000        4.149         15.851     declared     default_clkgroup     
i_tdc1_lvds_serclk                             300.0 MHz     NA            3.333         NA            NA         declared     group_15_31          
i_tdc2_lvds_serclk                             300.0 MHz     NA            3.333         NA            NA         declared     group_15_54          
iddrx2f_uniq_1|sclk_inferred_clock             200.0 MHz     219.1 MHz     5.000         4.564         0.436      inferred     Inferred_clkgroup_0_5
iddrx2f_uniq_2|sclk_inferred_clock             200.0 MHz     240.5 MHz     5.000         4.157         0.843      inferred     Inferred_clkgroup_0_4
pll_uniq_1|CLKOS2_inferred_clock               200.0 MHz     267.3 MHz     5.000         3.740         1.260      inferred     Inferred_clkgroup_0_1
reveal_coretop|jtck_inferred_clock[0]          200.0 MHz     179.8 MHz     5.000         5.562         -0.562     inferred     Inferred_clkgroup_0_3
w_pll_50m                                      50.0 MHz      124.4 MHz     20.000        8.037         11.963     declared     default_clkgroup     
System                                         200.0 MHz     646.0 MHz     5.000         1.548         3.452      system       system_clkgroup      
====================================================================================================================================================
Estimated period and frequency reported as NA means no slack depends directly on the clock waveform





Clock Relationships
*******************

Clocks                                                                                  |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                                    Ending                                      |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
System                                      System                                      |  5.000       3.452   |  No paths    -       |  No paths    -      |  No paths    -    
System                                      i_ethphy_refclk                             |  20.000      18.066  |  No paths    -       |  No paths    -      |  No paths    -    
System                                      w_pll_50m                                   |  20.000      16.134  |  No paths    -       |  No paths    -      |  No paths    -    
System                                      pll_uniq_1|CLKOS2_inferred_clock            |  5.000       3.848   |  No paths    -       |  No paths    -      |  No paths    -    
System                                      df1_lidar_top|w_pll_100m                    |  5.000       2.317   |  No paths    -       |  No paths    -      |  No paths    -    
System                                      reveal_coretop|jtck_inferred_clock[0]       |  No paths    -       |  No paths    -       |  5.000       1.262  |  No paths    -    
System                                      iddrx2f_uniq_2|sclk_inferred_clock          |  5.000       3.105   |  No paths    -       |  No paths    -      |  No paths    -    
System                                      iddrx2f_uniq_1|sclk_inferred_clock          |  5.000       3.105   |  No paths    -       |  No paths    -      |  No paths    -    
System                                      eth_pll_uniq_1|CLKOS_inferred_clock         |  5.000       2.921   |  No paths    -       |  No paths    -      |  No paths    -    
System                                      ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk  |  5.000       3.044   |  No paths    -       |  No paths    -      |  No paths    -    
i_clk_50m                                   System                                      |  20.000      18.254  |  No paths    -       |  No paths    -      |  No paths    -    
i_clk_50m                                   i_clk_50m                                   |  20.000      13.639  |  No paths    -       |  No paths    -      |  No paths    -    
i_clk_50m                                   w_pll_50m                                   |  20.000      18.222  |  No paths    -       |  No paths    -      |  No paths    -    
i_clk_50m                                   df1_lidar_top|w_pll_100m                    |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
i_clk_50m                                   ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk  |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
i_ethphy_refclk                             System                                      |  20.000      18.721  |  No paths    -       |  No paths    -      |  No paths    -    
i_ethphy_refclk                             i_ethphy_refclk                             |  20.000      15.852  |  No paths    -       |  No paths    -      |  No paths    -    
i_ethphy_refclk                             df1_lidar_top|w_pll_100m                    |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
w_pll_50m                                   System                                      |  20.000      18.843  |  No paths    -       |  No paths    -      |  No paths    -    
w_pll_50m                                   w_pll_50m                                   |  20.000      11.963  |  No paths    -       |  No paths    -      |  No paths    -    
w_pll_50m                                   df1_lidar_top|w_pll_100m                    |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
pll_uniq_1|CLKOS2_inferred_clock            System                                      |  5.000       3.167   |  No paths    -       |  No paths    -      |  No paths    -    
pll_uniq_1|CLKOS2_inferred_clock            pll_uniq_1|CLKOS2_inferred_clock            |  5.000       1.260   |  No paths    -       |  No paths    -      |  No paths    -    
pll_uniq_1|CLKOS2_inferred_clock            df1_lidar_top|w_pll_100m                    |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
pll_uniq_1|CLKOS2_inferred_clock            iddrx2f_uniq_2|sclk_inferred_clock          |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
pll_uniq_1|CLKOS2_inferred_clock            iddrx2f_uniq_1|sclk_inferred_clock          |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
df1_lidar_top|w_pll_100m                    System                                      |  5.000       0.981   |  No paths    -       |  No paths    -      |  No paths    -    
df1_lidar_top|w_pll_100m                    i_ethphy_refclk                             |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
df1_lidar_top|w_pll_100m                    w_pll_50m                                   |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
df1_lidar_top|w_pll_100m                    pll_uniq_1|CLKOS2_inferred_clock            |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
df1_lidar_top|w_pll_100m                    df1_lidar_top|w_pll_100m                    |  5.000       -4.062  |  No paths    -       |  No paths    -      |  No paths    -    
df1_lidar_top|w_pll_100m                    reveal_coretop|jtck_inferred_clock[0]       |  No paths    -       |  No paths    -       |  Diff grp    -      |  No paths    -    
df1_lidar_top|w_pll_100m                    iddrx2f_uniq_2|sclk_inferred_clock          |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
df1_lidar_top|w_pll_100m                    iddrx2f_uniq_1|sclk_inferred_clock          |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
df1_lidar_top|w_pll_100m                    eth_pll_uniq_1|CLKOS_inferred_clock         |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
df1_lidar_top|w_pll_100m                    ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk  |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
reveal_coretop|jtck_inferred_clock[0]       System                                      |  No paths    -       |  No paths    -       |  No paths    -      |  5.000       0.432
reveal_coretop|jtck_inferred_clock[0]       df1_lidar_top|w_pll_100m                    |  No paths    -       |  No paths    -       |  No paths    -      |  Diff grp    -    
reveal_coretop|jtck_inferred_clock[0]       reveal_coretop|jtck_inferred_clock[0]       |  No paths    -       |  5.000       -0.562  |  No paths    -      |  No paths    -    
iddrx2f_uniq_2|sclk_inferred_clock          System                                      |  5.000       3.721   |  No paths    -       |  No paths    -      |  No paths    -    
iddrx2f_uniq_2|sclk_inferred_clock          df1_lidar_top|w_pll_100m                    |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
iddrx2f_uniq_2|sclk_inferred_clock          iddrx2f_uniq_2|sclk_inferred_clock          |  5.000       0.843   |  No paths    -       |  No paths    -      |  No paths    -    
iddrx2f_uniq_1|sclk_inferred_clock          System                                      |  5.000       3.721   |  No paths    -       |  No paths    -      |  No paths    -    
iddrx2f_uniq_1|sclk_inferred_clock          df1_lidar_top|w_pll_100m                    |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
iddrx2f_uniq_1|sclk_inferred_clock          iddrx2f_uniq_1|sclk_inferred_clock          |  5.000       0.436   |  No paths    -       |  No paths    -      |  No paths    -    
eth_pll_uniq_1|CLKOS_inferred_clock         System                                      |  5.000       3.613   |  No paths    -       |  No paths    -      |  No paths    -    
eth_pll_uniq_1|CLKOS_inferred_clock         df1_lidar_top|w_pll_100m                    |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
eth_pll_uniq_1|CLKOS_inferred_clock         eth_pll_uniq_1|CLKOS_inferred_clock         |  5.000       0.576   |  No paths    -       |  No paths    -      |  No paths    -    
ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk  System                                      |  5.000       3.589   |  No paths    -       |  No paths    -      |  No paths    -    
ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk  df1_lidar_top|w_pll_100m                    |  Diff grp    -       |  No paths    -       |  No paths    -      |  No paths    -    
ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk  ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk  |  5.000       0.752   |  No paths    -       |  No paths    -      |  No paths    -    
================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk
====================================



Starting Points with Worst Slack
********************************

                                                               Starting                                                                            Arrival          
Instance                                                       Reference                                      Type        Pin     Net              Time        Slack
                                                               Clock                                                                                                
--------------------------------------------------------------------------------------------------------------------------------------------------------------------
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.FF_2           ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3DX     Q       r_gcount_w28     1.009       0.751
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2flash.FF_2          ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3DX     Q       r_gcount_w28     1.009       0.751
u2_ddr3_interface.u2_ddr_round_robin.u_asfifo_256x96.FF_11     ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3DX     Q       w_gcount_r28     1.009       0.751
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.FF_3           ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3DX     Q       r_gcount_w27     0.955       0.805
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2flash.FF_3          ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3DX     Q       r_gcount_w27     0.955       0.805
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.FF_4           ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3DX     Q       r_gcount_w26     0.955       0.805
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2flash.FF_4          ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3DX     Q       r_gcount_w26     0.955       0.805
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.FF_5           ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3DX     Q       r_gcount_w25     0.955       0.805
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2flash.FF_5          ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3DX     Q       r_gcount_w25     0.955       0.805
u2_ddr3_interface.u2_ddr_round_robin.u_asfifo_256x96.FF_12     ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3DX     Q       w_gcount_r27     0.955       0.805
====================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                              Starting                                                                             Required          
Instance                                                      Reference                                      Type        Pin     Net               Time         Slack
                                                              Clock                                                                                                  
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2flash.FF_0         ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3DX     D       full_d            4.946        0.751
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.FF_0          ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3DX     D       full_d            4.946        0.751
u2_ddr3_interface.u2_ddr_round_robin.u_asfifo_256x96.FF_1     ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1S3BX     D       empty_d           4.946        0.751
u2_ddr3_interface.u1_ddr3_rw_ctrl.r_addr[0]                   ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1P3DX     D       N_555             4.946        1.971
u2_ddr3_interface.u1_ddr3_rw_ctrl.r_addr[1]                   ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1P3DX     D       N_568_i           4.946        1.971
u2_ddr3_interface.u1_ddr3_rw_ctrl.r_addr[2]                   ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1P3DX     D       r_addr_RNO[2]     4.946        1.971
u2_ddr3_interface.u1_ddr3_rw_ctrl.r_addr[3]                   ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1P3DX     D       N_596_i           4.946        1.971
u2_ddr3_interface.u1_ddr3_rw_ctrl.r_addr[4]                   ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1P3DX     D       r_addr_RNO[4]     4.946        1.971
u2_ddr3_interface.u1_ddr3_rw_ctrl.r_addr[5]                   ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1P3DX     D       N_624_i           4.946        1.971
u2_ddr3_interface.u1_ddr3_rw_ctrl.r_addr[6]                   ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk     FD1P3DX     D       N_636_i           4.946        1.971
=====================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      4.194
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.752

    Number of logic level(s):                8
    Starting point:                          u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.FF_2 / Q
    Ending point:                            u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.FF_0 / D
    The start point is clocked by            ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            ddr3_sdram_mem_top_ddr3_ipcore_uniq_1|sclk [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                              Pin      Pin               Arrival     No. of    
Name                                                           Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.FF_2           FD1S3DX      Q        Out     1.009     1.009 r     -         
r_gcount_w28                                                   Net          -        -       -         -           5         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.LUT4_12        ROM16X1A     AD0      In      0.000     1.009 r     -         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.LUT4_12        ROM16X1A     DO0      Out     0.738     1.747 r     -         
r_g2b_xor_cluster_0                                            Net          -        -       -         -           4         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.LUT4_4         ROM16X1A     AD3      In      0.000     1.747 r     -         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.LUT4_4         ROM16X1A     DO0      Out     0.606     2.353 r     -         
rcount_w0                                                      Net          -        -       -         -           1         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.full_cmp_0     CCU2C        B0       In      0.000     2.353 r     -         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.full_cmp_0     CCU2C        COUT     Out     0.900     3.253 r     -         
co0_3                                                          Net          -        -       -         -           1         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.full_cmp_1     CCU2C        CIN      In      0.000     3.253 r     -         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.full_cmp_1     CCU2C        COUT     Out     0.061     3.314 r     -         
co1_3                                                          Net          -        -       -         -           1         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.full_cmp_2     CCU2C        CIN      In      0.000     3.314 r     -         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.full_cmp_2     CCU2C        COUT     Out     0.061     3.375 r     -         
co2_3                                                          Net          -        -       -         -           1         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.full_cmp_3     CCU2C        CIN      In      0.000     3.375 r     -         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.full_cmp_3     CCU2C        COUT     Out     0.061     3.436 r     -         
co3_3                                                          Net          -        -       -         -           1         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.full_cmp_4     CCU2C        CIN      In      0.000     3.436 r     -         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.full_cmp_4     CCU2C        COUT     Out     0.061     3.497 r     -         
full_d_c                                                       Net          -        -       -         -           1         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.a1             CCU2C        CIN      In      0.000     3.497 r     -         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.a1             CCU2C        S0       Out     0.698     4.194 r     -         
full_d                                                         Net          -        -       -         -           1         
u2_ddr3_interface.u2_ddr_round_robin.u_ddr2para.FF_0           FD1S3DX      D        In      0.000     4.194 r     -         
=============================================================================================================================




====================================
Detailed Report for Clock: df1_lidar_top|w_pll_100m
====================================



Starting Points with Worst Slack
********************************

                                                                      Starting                                                                  Arrival           
Instance                                                              Reference                    Type        Pin     Net                      Time        Slack 
                                                                      Clock                                                                                       
------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[2]     df1_lidar_top|w_pll_100m     FD1P3DX     Q       r_byte_txcnt_fast[2]     1.027       -4.062
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[3]     df1_lidar_top|w_pll_100m     FD1P3DX     Q       r_byte_txcnt_fast[3]     1.027       -4.062
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[1]     df1_lidar_top|w_pll_100m     FD1P3DX     Q       r_byte_txcnt_fast[1]     0.955       -4.051
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[0]     df1_lidar_top|w_pll_100m     FD1P3DX     Q       r_byte_txcnt_fast[0]     1.027       -4.046
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[4]     df1_lidar_top|w_pll_100m     FD1P3DX     Q       r_byte_txcnt_fast[4]     0.907       -3.881
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[5]     df1_lidar_top|w_pll_100m     FD1P3DX     Q       r_byte_txcnt_fast[5]     0.907       -3.881
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[6]     df1_lidar_top|w_pll_100m     FD1P3DX     Q       r_byte_txcnt_fast[6]     0.907       -3.820
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[7]     df1_lidar_top|w_pll_100m     FD1P3DX     Q       r_byte_txcnt_fast[7]     0.907       -3.820
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt[10]         df1_lidar_top|w_pll_100m     FD1P3DX     Q       r_byte_txcnt[10]         1.051       -3.765
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[8]     df1_lidar_top|w_pll_100m     FD1P3DX     Q       r_byte_txcnt_fast[8]     0.907       -3.759
==================================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                       Starting                                                                          Required           
Instance                                                               Reference                    Type        Pin     Net                              Time         Slack 
                                                                       Clock                                                                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[6]     df1_lidar_top|w_pll_100m     FD1P3DX     D       r_udp_txram_wrdata_113[6]        4.946        -4.062
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[4]     df1_lidar_top|w_pll_100m     FD1P3DX     D       r_udp_txram_wrdata_113[4]        4.946        -3.924
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[5]     df1_lidar_top|w_pll_100m     FD1P3DX     D       r_udp_txram_wrdata_113[5]        4.946        -3.846
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[7]     df1_lidar_top|w_pll_100m     FD1P3DX     D       r_udp_txram_wrdata_113[7]        4.946        -3.846
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[1]     df1_lidar_top|w_pll_100m     FD1P3DX     D       r_udp_txram_wrdata_113[1]        5.372        -3.649
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[3]     df1_lidar_top|w_pll_100m     FD1P3DX     D       r_udp_txram_wrdata_113[3]        5.372        -3.571
u_eth_top.u_ip_top.u_icmp_top.u_icmp_tx.r_check_buffer_pipe_96         df1_lidar_top|w_pll_100m     FD1S3DX     D       un1_r_check_buffer_1_0_0[31]     4.946        -3.522
u_eth_top.u_ip_top.u_icmp_top.u_icmp_tx.r_check_buffer_pipe_94         df1_lidar_top|w_pll_100m     FD1S3DX     D       un1_r_check_buffer_1_0_0[29]     4.946        -3.462
u_eth_top.u_ip_top.u_icmp_top.u_icmp_tx.r_check_buffer_pipe_95         df1_lidar_top|w_pll_100m     FD1S3DX     D       un1_r_check_buffer_1_0_0[30]     4.946        -3.462
u_eth_top.u_ip_top.u_icmp_top.u_icmp_tx.r_check_buffer_pipe_92         df1_lidar_top|w_pll_100m     FD1S3DX     D       un1_r_check_buffer_1_0_0[27]     4.946        -3.401
============================================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      9.008
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.062

    Number of logic level(s):                15
    Starting point:                          u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[2] / Q
    Ending point:                            u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[6] / D
    The start point is clocked by            df1_lidar_top|w_pll_100m [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            df1_lidar_top|w_pll_100m [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[2]                            FD1P3DX      Q        Out     1.027     1.027 r     -         
r_byte_txcnt_fast[2]                                                                         Net          -        -       -         -           7         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_1_0                      CCU2C        A0       In      0.000     1.027 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_1_0                      CCU2C        COUT     Out     0.900     1.927 r     -         
un1_r_byte_txcnt_1_cry_2                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_3_0                      CCU2C        CIN      In      0.000     1.927 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_3_0                      CCU2C        COUT     Out     0.061     1.988 r     -         
un1_r_byte_txcnt_1_cry_4                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_5_0                      CCU2C        CIN      In      0.000     1.988 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_5_0                      CCU2C        COUT     Out     0.061     2.049 r     -         
un1_r_byte_txcnt_1_cry_6                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_7_0                      CCU2C        CIN      In      0.000     2.049 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_7_0                      CCU2C        S1       Out     0.799     2.849 r     -         
un1_r_udpcom_byte_size_5_9                                                                   Net          -        -       -         -           3         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_27_0               CCU2C        C1       In      0.000     2.849 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_27_0               CCU2C        COUT     Out     0.900     3.748 r     -         
un1_r_udpcom_byte_size_1_0_data_tmp[4]                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_33_0               CCU2C        CIN      In      0.000     3.748 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_33_0               CCU2C        COUT     Out     0.061     3.809 r     -         
un1_r_udpcom_byte_size_1_0_data_tmp[6]                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_21_0               CCU2C        CIN      In      0.000     3.809 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_21_0               CCU2C        S1       Out     0.872     4.681 r     -         
un1_r_udpcom_byte_size_1_0_I_21_0_S1                                                         Net          -        -       -         -           7         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_11                       ORCALUT4     D        In      0.000     4.681 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_11                       ORCALUT4     Z        Out     0.762     5.443 r     -         
un1_r_udpcom_byte_size_11                                                                    Net          -        -       -         -           5         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_14_sqmuxa_3_0_RNIT01D7_0     ORCALUT4     D        In      0.000     5.443 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_14_sqmuxa_3_0_RNIT01D7_0     ORCALUT4     Z        Out     0.816     6.259 r     -         
un1_N_5_mux_0                                                                                Net          -        -       -         -           13        
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_3[6]                     ORCALUT4     C        In      0.000     6.259 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_3[6]                     ORCALUT4     Z        Out     0.606     6.865 r     -         
N_676                                                                                        Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60_bm[6]                 ORCALUT4     A        In      0.000     6.865 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60_bm[6]                 ORCALUT4     Z        Out     0.606     7.471 r     -         
r_udp_txram_wrdata_113_60_bm[6]                                                              Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60[6]                    PFUMX        ALUT     In      0.000     7.471 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60[6]                    PFUMX        Z        Out     0.403     7.874 r     -         
N_1090                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_71[6]                    L6MUX21      D0       In      0.000     7.874 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_71[6]                    L6MUX21      Z        Out     0.138     8.012 r     -         
N_1182                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_77[6]                    ORCALUT4     B        In      0.000     8.012 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_77[6]                    ORCALUT4     Z        Out     0.606     8.618 r     -         
N_1242                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113[6]                       ORCALUT4     B        In      0.000     8.618 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113[6]                       ORCALUT4     Z        Out     0.390     9.008 r     -         
r_udp_txram_wrdata_113[6]                                                                    Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[6]                           FD1P3DX      D        In      0.000     9.008 r     -         
===========================================================================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      9.008
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.062

    Number of logic level(s):                15
    Starting point:                          u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[3] / Q
    Ending point:                            u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[6] / D
    The start point is clocked by            df1_lidar_top|w_pll_100m [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            df1_lidar_top|w_pll_100m [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[3]                            FD1P3DX      Q        Out     1.027     1.027 r     -         
r_byte_txcnt_fast[3]                                                                         Net          -        -       -         -           7         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_1_0                      CCU2C        A1       In      0.000     1.027 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_1_0                      CCU2C        COUT     Out     0.900     1.927 r     -         
un1_r_byte_txcnt_1_cry_2                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_3_0                      CCU2C        CIN      In      0.000     1.927 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_3_0                      CCU2C        COUT     Out     0.061     1.988 r     -         
un1_r_byte_txcnt_1_cry_4                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_5_0                      CCU2C        CIN      In      0.000     1.988 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_5_0                      CCU2C        COUT     Out     0.061     2.049 r     -         
un1_r_byte_txcnt_1_cry_6                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_7_0                      CCU2C        CIN      In      0.000     2.049 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_7_0                      CCU2C        S1       Out     0.799     2.849 r     -         
un1_r_udpcom_byte_size_5_9                                                                   Net          -        -       -         -           3         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_27_0               CCU2C        C1       In      0.000     2.849 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_27_0               CCU2C        COUT     Out     0.900     3.748 r     -         
un1_r_udpcom_byte_size_1_0_data_tmp[4]                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_33_0               CCU2C        CIN      In      0.000     3.748 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_33_0               CCU2C        COUT     Out     0.061     3.809 r     -         
un1_r_udpcom_byte_size_1_0_data_tmp[6]                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_21_0               CCU2C        CIN      In      0.000     3.809 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_21_0               CCU2C        S1       Out     0.872     4.681 r     -         
un1_r_udpcom_byte_size_1_0_I_21_0_S1                                                         Net          -        -       -         -           7         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_11                       ORCALUT4     D        In      0.000     4.681 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_11                       ORCALUT4     Z        Out     0.762     5.443 r     -         
un1_r_udpcom_byte_size_11                                                                    Net          -        -       -         -           5         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_14_sqmuxa_3_0_RNIT01D7_0     ORCALUT4     D        In      0.000     5.443 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_14_sqmuxa_3_0_RNIT01D7_0     ORCALUT4     Z        Out     0.816     6.259 r     -         
un1_N_5_mux_0                                                                                Net          -        -       -         -           13        
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_3[6]                     ORCALUT4     C        In      0.000     6.259 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_3[6]                     ORCALUT4     Z        Out     0.606     6.865 r     -         
N_676                                                                                        Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60_bm[6]                 ORCALUT4     A        In      0.000     6.865 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60_bm[6]                 ORCALUT4     Z        Out     0.606     7.471 r     -         
r_udp_txram_wrdata_113_60_bm[6]                                                              Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60[6]                    PFUMX        ALUT     In      0.000     7.471 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60[6]                    PFUMX        Z        Out     0.403     7.874 r     -         
N_1090                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_71[6]                    L6MUX21      D0       In      0.000     7.874 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_71[6]                    L6MUX21      Z        Out     0.138     8.012 r     -         
N_1182                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_77[6]                    ORCALUT4     B        In      0.000     8.012 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_77[6]                    ORCALUT4     Z        Out     0.606     8.618 r     -         
N_1242                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113[6]                       ORCALUT4     B        In      0.000     8.618 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113[6]                       ORCALUT4     Z        Out     0.390     9.008 r     -         
r_udp_txram_wrdata_113[6]                                                                    Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[6]                           FD1P3DX      D        In      0.000     9.008 r     -         
===========================================================================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      9.008
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.062

    Number of logic level(s):                15
    Starting point:                          u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[2] / Q
    Ending point:                            u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[6] / D
    The start point is clocked by            df1_lidar_top|w_pll_100m [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            df1_lidar_top|w_pll_100m [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[2]                            FD1P3DX      Q        Out     1.027     1.027 r     -         
r_byte_txcnt_fast[2]                                                                         Net          -        -       -         -           7         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_1_0                      CCU2C        A0       In      0.000     1.027 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_1_0                      CCU2C        COUT     Out     0.900     1.927 r     -         
un1_r_byte_txcnt_1_cry_2                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_3_0                      CCU2C        CIN      In      0.000     1.927 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_3_0                      CCU2C        COUT     Out     0.061     1.988 r     -         
un1_r_byte_txcnt_1_cry_4                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_5_0                      CCU2C        CIN      In      0.000     1.988 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_5_0                      CCU2C        COUT     Out     0.061     2.049 r     -         
un1_r_byte_txcnt_1_cry_6                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_7_0                      CCU2C        CIN      In      0.000     2.049 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_7_0                      CCU2C        COUT     Out     0.061     2.110 r     -         
un1_r_byte_txcnt_1_cry_8                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_9_0                      CCU2C        CIN      In      0.000     2.110 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_9_0                      CCU2C        S1       Out     0.799     2.909 r     -         
un1_r_byte_txcnt_1_cry_9                                                                     Net          -        -       -         -           3         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_33_0               CCU2C        C0       In      0.000     2.909 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_33_0               CCU2C        COUT     Out     0.900     3.809 r     -         
un1_r_udpcom_byte_size_1_0_data_tmp[6]                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_21_0               CCU2C        CIN      In      0.000     3.809 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_21_0               CCU2C        S1       Out     0.872     4.681 r     -         
un1_r_udpcom_byte_size_1_0_I_21_0_S1                                                         Net          -        -       -         -           7         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_11                       ORCALUT4     D        In      0.000     4.681 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_11                       ORCALUT4     Z        Out     0.762     5.443 r     -         
un1_r_udpcom_byte_size_11                                                                    Net          -        -       -         -           5         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_14_sqmuxa_3_0_RNIT01D7_0     ORCALUT4     D        In      0.000     5.443 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_14_sqmuxa_3_0_RNIT01D7_0     ORCALUT4     Z        Out     0.816     6.259 r     -         
un1_N_5_mux_0                                                                                Net          -        -       -         -           13        
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_3[6]                     ORCALUT4     C        In      0.000     6.259 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_3[6]                     ORCALUT4     Z        Out     0.606     6.865 r     -         
N_676                                                                                        Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60_bm[6]                 ORCALUT4     A        In      0.000     6.865 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60_bm[6]                 ORCALUT4     Z        Out     0.606     7.471 r     -         
r_udp_txram_wrdata_113_60_bm[6]                                                              Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60[6]                    PFUMX        ALUT     In      0.000     7.471 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60[6]                    PFUMX        Z        Out     0.403     7.874 r     -         
N_1090                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_71[6]                    L6MUX21      D0       In      0.000     7.874 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_71[6]                    L6MUX21      Z        Out     0.138     8.012 r     -         
N_1182                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_77[6]                    ORCALUT4     B        In      0.000     8.012 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_77[6]                    ORCALUT4     Z        Out     0.606     8.618 r     -         
N_1242                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113[6]                       ORCALUT4     B        In      0.000     8.618 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113[6]                       ORCALUT4     Z        Out     0.390     9.008 r     -         
r_udp_txram_wrdata_113[6]                                                                    Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[6]                           FD1P3DX      D        In      0.000     9.008 r     -         
===========================================================================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      9.008
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.062

    Number of logic level(s):                15
    Starting point:                          u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[2] / Q
    Ending point:                            u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[6] / D
    The start point is clocked by            df1_lidar_top|w_pll_100m [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            df1_lidar_top|w_pll_100m [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[2]                            FD1P3DX      Q        Out     1.027     1.027 r     -         
r_byte_txcnt_fast[2]                                                                         Net          -        -       -         -           7         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_1_0                      CCU2C        A0       In      0.000     1.027 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_1_0                      CCU2C        COUT     Out     0.900     1.927 r     -         
un1_r_byte_txcnt_1_cry_2                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_3_0                      CCU2C        CIN      In      0.000     1.927 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_3_0                      CCU2C        COUT     Out     0.061     1.988 r     -         
un1_r_byte_txcnt_1_cry_4                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_5_0                      CCU2C        CIN      In      0.000     1.988 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_5_0                      CCU2C        COUT     Out     0.061     2.049 r     -         
un1_r_byte_txcnt_1_cry_6                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_7_0                      CCU2C        CIN      In      0.000     2.049 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_7_0                      CCU2C        S0       Out     0.799     2.849 r     -         
un1_r_udpcom_byte_size_5_8                                                                   Net          -        -       -         -           3         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_27_0               CCU2C        A1       In      0.000     2.849 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_27_0               CCU2C        COUT     Out     0.900     3.748 r     -         
un1_r_udpcom_byte_size_1_0_data_tmp[4]                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_33_0               CCU2C        CIN      In      0.000     3.748 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_33_0               CCU2C        COUT     Out     0.061     3.809 r     -         
un1_r_udpcom_byte_size_1_0_data_tmp[6]                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_21_0               CCU2C        CIN      In      0.000     3.809 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_21_0               CCU2C        S1       Out     0.872     4.681 r     -         
un1_r_udpcom_byte_size_1_0_I_21_0_S1                                                         Net          -        -       -         -           7         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_11                       ORCALUT4     D        In      0.000     4.681 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_11                       ORCALUT4     Z        Out     0.762     5.443 r     -         
un1_r_udpcom_byte_size_11                                                                    Net          -        -       -         -           5         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_14_sqmuxa_3_0_RNIT01D7_0     ORCALUT4     D        In      0.000     5.443 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_14_sqmuxa_3_0_RNIT01D7_0     ORCALUT4     Z        Out     0.816     6.259 r     -         
un1_N_5_mux_0                                                                                Net          -        -       -         -           13        
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_3[6]                     ORCALUT4     C        In      0.000     6.259 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_3[6]                     ORCALUT4     Z        Out     0.606     6.865 r     -         
N_676                                                                                        Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60_bm[6]                 ORCALUT4     A        In      0.000     6.865 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60_bm[6]                 ORCALUT4     Z        Out     0.606     7.471 r     -         
r_udp_txram_wrdata_113_60_bm[6]                                                              Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60[6]                    PFUMX        ALUT     In      0.000     7.471 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60[6]                    PFUMX        Z        Out     0.403     7.874 r     -         
N_1090                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_71[6]                    L6MUX21      D0       In      0.000     7.874 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_71[6]                    L6MUX21      Z        Out     0.138     8.012 r     -         
N_1182                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_77[6]                    ORCALUT4     B        In      0.000     8.012 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_77[6]                    ORCALUT4     Z        Out     0.606     8.618 r     -         
N_1242                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113[6]                       ORCALUT4     B        In      0.000     8.618 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113[6]                       ORCALUT4     Z        Out     0.390     9.008 r     -         
r_udp_txram_wrdata_113[6]                                                                    Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[6]                           FD1P3DX      D        In      0.000     9.008 r     -         
===========================================================================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      9.008
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -4.062

    Number of logic level(s):                15
    Starting point:                          u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[3] / Q
    Ending point:                            u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[6] / D
    The start point is clocked by            df1_lidar_top|w_pll_100m [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            df1_lidar_top|w_pll_100m [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                                            Pin      Pin               Arrival     No. of    
Name                                                                                         Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_udpcom_control.u_datagram_parser.r_byte_txcnt_fast[3]                            FD1P3DX      Q        Out     1.027     1.027 r     -         
r_byte_txcnt_fast[3]                                                                         Net          -        -       -         -           7         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_1_0                      CCU2C        A1       In      0.000     1.027 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_1_0                      CCU2C        COUT     Out     0.900     1.927 r     -         
un1_r_byte_txcnt_1_cry_2                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_3_0                      CCU2C        CIN      In      0.000     1.927 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_3_0                      CCU2C        COUT     Out     0.061     1.988 r     -         
un1_r_byte_txcnt_1_cry_4                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_5_0                      CCU2C        CIN      In      0.000     1.988 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_5_0                      CCU2C        COUT     Out     0.061     2.049 r     -         
un1_r_byte_txcnt_1_cry_6                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_7_0                      CCU2C        CIN      In      0.000     2.049 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_7_0                      CCU2C        COUT     Out     0.061     2.110 r     -         
un1_r_byte_txcnt_1_cry_8                                                                     Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_9_0                      CCU2C        CIN      In      0.000     2.110 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_byte_txcnt_1_cry_9_0                      CCU2C        S1       Out     0.799     2.909 r     -         
un1_r_byte_txcnt_1_cry_9                                                                     Net          -        -       -         -           3         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_33_0               CCU2C        C0       In      0.000     2.909 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_33_0               CCU2C        COUT     Out     0.900     3.809 r     -         
un1_r_udpcom_byte_size_1_0_data_tmp[6]                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_21_0               CCU2C        CIN      In      0.000     3.809 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_1_0_I_21_0               CCU2C        S1       Out     0.872     4.681 r     -         
un1_r_udpcom_byte_size_1_0_I_21_0_S1                                                         Net          -        -       -         -           7         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_11                       ORCALUT4     D        In      0.000     4.681 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.un1_r_udpcom_byte_size_11                       ORCALUT4     Z        Out     0.762     5.443 r     -         
un1_r_udpcom_byte_size_11                                                                    Net          -        -       -         -           5         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_14_sqmuxa_3_0_RNIT01D7_0     ORCALUT4     D        In      0.000     5.443 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_14_sqmuxa_3_0_RNIT01D7_0     ORCALUT4     Z        Out     0.816     6.259 r     -         
un1_N_5_mux_0                                                                                Net          -        -       -         -           13        
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_3[6]                     ORCALUT4     C        In      0.000     6.259 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_3[6]                     ORCALUT4     Z        Out     0.606     6.865 r     -         
N_676                                                                                        Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60_bm[6]                 ORCALUT4     A        In      0.000     6.865 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60_bm[6]                 ORCALUT4     Z        Out     0.606     7.471 r     -         
r_udp_txram_wrdata_113_60_bm[6]                                                              Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60[6]                    PFUMX        ALUT     In      0.000     7.471 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_60[6]                    PFUMX        Z        Out     0.403     7.874 r     -         
N_1090                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_71[6]                    L6MUX21      D0       In      0.000     7.874 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_71[6]                    L6MUX21      Z        Out     0.138     8.012 r     -         
N_1182                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_77[6]                    ORCALUT4     B        In      0.000     8.012 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113_77[6]                    ORCALUT4     Z        Out     0.606     8.618 r     -         
N_1242                                                                                       Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113[6]                       ORCALUT4     B        In      0.000     8.618 r     -         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata_113[6]                       ORCALUT4     Z        Out     0.390     9.008 r     -         
r_udp_txram_wrdata_113[6]                                                                    Net          -        -       -         -           1         
u_eth_top.u_udpcom_control.u_datagram_parser.r_udp_txram_wrdata[6]                           FD1P3DX      D        In      0.000     9.008 r     -         
===========================================================================================================================================================




====================================
Detailed Report for Clock: eth_pll_uniq_1|CLKOS_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                                Starting                                                                      Arrival          
Instance                                                        Reference                               Type        Pin     Net               Time        Slack
                                                                Clock                                                                                          
---------------------------------------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_15     eth_pll_uniq_1|CLKOS_inferred_clock     FD1S3DX     Q       w_gcount_r212     1.009       0.576
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_19     eth_pll_uniq_1|CLKOS_inferred_clock     FD1S3DX     Q       w_gcount_r28      0.985       0.624
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_16     eth_pll_uniq_1|CLKOS_inferred_clock     FD1S3DX     Q       w_gcount_r211     0.955       0.629
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_17     eth_pll_uniq_1|CLKOS_inferred_clock     FD1S3DX     Q       w_gcount_r210     0.955       0.629
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_18     eth_pll_uniq_1|CLKOS_inferred_clock     FD1S3DX     Q       w_gcount_r29      0.955       0.629
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_20     eth_pll_uniq_1|CLKOS_inferred_clock     FD1S3DX     Q       w_gcount_r27      0.955       0.653
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_21     eth_pll_uniq_1|CLKOS_inferred_clock     FD1S3DX     Q       w_gcount_r26      0.907       0.702
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_23     eth_pll_uniq_1|CLKOS_inferred_clock     FD1S3DX     Q       w_gcount_r24      0.985       0.732
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_22     eth_pll_uniq_1|CLKOS_inferred_clock     FD1S3DX     Q       w_gcount_r25      0.853       0.755
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_24     eth_pll_uniq_1|CLKOS_inferred_clock     FD1S3DX     Q       w_gcount_r23      0.955       0.761
===============================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                Starting                                                                   Required          
Instance                                                        Reference                               Type        Pin     Net            Time         Slack
                                                                Clock                                                                                        
-------------------------------------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_1      eth_pll_uniq_1|CLKOS_inferred_clock     FD1S3BX     D       empty_d        4.946        0.576
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_80     eth_pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     D       ircount_12     4.946        2.034
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_81     eth_pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     D       ircount_11     4.946        2.095
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_82     eth_pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     D       ircount_10     4.946        2.095
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_83     eth_pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     D       ircount_9      4.946        2.156
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_84     eth_pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     D       ircount_8      4.946        2.156
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_85     eth_pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     D       ircount_7      4.946        2.217
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_86     eth_pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     D       ircount_6      4.946        2.217
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_87     eth_pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     D       ircount_5      4.946        2.279
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_88     eth_pll_uniq_1|CLKOS_inferred_clock     FD1P3DX     D       ircount_4      4.946        2.279
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      4.370
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.575

    Number of logic level(s):                10
    Starting point:                          u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_15 / Q
    Ending point:                            u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_1 / D
    The start point is clocked by            eth_pll_uniq_1|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            eth_pll_uniq_1|CLKOS_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                     Pin      Pin               Arrival     No. of    
Name                                                                  Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_15           FD1S3DX      Q        Out     1.009     1.009 r     -         
w_gcount_r212                                                         Net          -        -       -         -           5         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.LUT4_33         ROM16X1A     AD0      In      0.000     1.009 r     -         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.LUT4_33         ROM16X1A     DO0      Out     0.792     1.801 r     -         
w_g2b_xor_cluster_0                                                   Net          -        -       -         -           8         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.LUT4_19         ROM16X1A     AD3      In      0.000     1.801 r     -         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.LUT4_19         ROM16X1A     DO0      Out     0.606     2.407 r     -         
wcount_r0                                                             Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_0     CCU2C        B0       In      0.000     2.407 r     -         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_0     CCU2C        COUT     Out     0.900     3.307 r     -         
co0_2                                                                 Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_1     CCU2C        CIN      In      0.000     3.307 r     -         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_1     CCU2C        COUT     Out     0.061     3.368 r     -         
co1_2                                                                 Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_2     CCU2C        CIN      In      0.000     3.368 r     -         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_2     CCU2C        COUT     Out     0.061     3.429 r     -         
co2_2                                                                 Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_3     CCU2C        CIN      In      0.000     3.429 r     -         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_3     CCU2C        COUT     Out     0.061     3.490 r     -         
co3_2                                                                 Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_4     CCU2C        CIN      In      0.000     3.490 r     -         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_4     CCU2C        COUT     Out     0.061     3.551 r     -         
co4_2                                                                 Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_5     CCU2C        CIN      In      0.000     3.551 r     -         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_5     CCU2C        COUT     Out     0.061     3.612 r     -         
co5_2                                                                 Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_6     CCU2C        CIN      In      0.000     3.612 r     -         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.empty_cmp_6     CCU2C        COUT     Out     0.061     3.673 r     -         
empty_d_c                                                             Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.a0              CCU2C        CIN      In      0.000     3.673 r     -         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.a0              CCU2C        S0       Out     0.698     4.370 r     -         
empty_d                                                               Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_tx.u_dcfifo_rmiitx_4096x2.FF_1            FD1S3BX      D        In      0.000     4.370 r     -         
====================================================================================================================================




====================================
Detailed Report for Clock: i_clk_50m
====================================



Starting Points with Worst Slack
********************************

                     Starting                                               Arrival           
Instance             Reference     Type        Pin     Net                  Time        Slack 
                     Clock                                                                    
----------------------------------------------------------------------------------------------
r_rst_dlycnt[7]      i_clk_50m     FD1S3IX     Q       r_rst_dlycnt[7]      0.955       13.639
r_rst_dlycnt[8]      i_clk_50m     FD1S3IX     Q       r_rst_dlycnt[8]      0.955       13.639
r_rst_dlycnt[9]      i_clk_50m     FD1S3IX     Q       r_rst_dlycnt[9]      0.955       13.639
r_rst_dlycnt[10]     i_clk_50m     FD1S3IX     Q       r_rst_dlycnt[10]     0.955       13.639
r_rst_dlycnt[11]     i_clk_50m     FD1S3IX     Q       r_rst_dlycnt[11]     0.955       14.245
r_rst_dlycnt[12]     i_clk_50m     FD1S3IX     Q       r_rst_dlycnt[12]     0.955       14.245
r_rst_dlycnt[13]     i_clk_50m     FD1S3IX     Q       r_rst_dlycnt[13]     0.955       14.851
r_rst_dlycnt[14]     i_clk_50m     FD1S3IX     Q       r_rst_dlycnt[14]     0.955       14.851
r_rst_dlycnt[15]     i_clk_50m     FD1S3IX     Q       r_rst_dlycnt[15]     0.955       14.851
r_rst_dlycnt[16]     i_clk_50m     FD1S3IX     Q       r_rst_dlycnt[16]     0.955       14.851
==============================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                             Required           
Instance             Reference     Type        Pin     Net                                Time         Slack 
                     Clock                                                                                   
-------------------------------------------------------------------------------------------------------------
r_rst_dlycnt[23]     i_clk_50m     FD1S3IX     D       un1_r_rst_dlycnt_4_s_23_0_S0       19.946       13.639
r_rst_dlycnt[21]     i_clk_50m     FD1S3IX     D       un1_r_rst_dlycnt_4_cry_21_0_S0     19.946       13.700
r_rst_dlycnt[22]     i_clk_50m     FD1S3IX     D       un1_r_rst_dlycnt_4_cry_21_0_S1     19.946       13.700
r_rst_dlycnt[19]     i_clk_50m     FD1S3IX     D       un1_r_rst_dlycnt_4_cry_19_0_S0     19.946       13.761
r_rst_dlycnt[20]     i_clk_50m     FD1S3IX     D       un1_r_rst_dlycnt_4_cry_19_0_S1     19.946       13.761
r_rst_dlycnt[17]     i_clk_50m     FD1S3IX     D       un1_r_rst_dlycnt_4_cry_17_0_S0     19.946       13.822
r_rst_dlycnt[18]     i_clk_50m     FD1S3IX     D       un1_r_rst_dlycnt_4_cry_17_0_S1     19.946       13.822
r_rst_dlycnt[15]     i_clk_50m     FD1S3IX     D       un1_r_rst_dlycnt_4_cry_15_0_S0     19.946       13.883
r_rst_dlycnt[16]     i_clk_50m     FD1S3IX     D       un1_r_rst_dlycnt_4_cry_15_0_S1     19.946       13.883
r_rst_dlycnt[13]     i_clk_50m     FD1S3IX     D       un1_r_rst_dlycnt_4_cry_13_0_S0     19.946       13.944
=============================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.946

    - Propagation time:                      6.308
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 13.639

    Number of logic level(s):                18
    Starting point:                          r_rst_dlycnt[7] / Q
    Ending point:                            r_rst_dlycnt[23] / D
    The start point is clocked by            i_clk_50m [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK
    The end   point is clocked by            i_clk_50m [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK

Instance / Net                                Pin      Pin               Arrival     No. of    
Name                             Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------------
r_rst_dlycnt[7]                  FD1S3IX      Q        Out     0.955     0.955 r     -         
r_rst_dlycnt[7]                  Net          -        -       -         -           3         
un1_r_rst_dlycntlto10            ORCALUT4     A        In      0.000     0.955 r     -         
un1_r_rst_dlycntlto10            ORCALUT4     Z        Out     0.606     1.561 f     -         
un1_r_rst_dlycntlt11             Net          -        -       -         -           1         
un1_r_rst_dlycntlto12            ORCALUT4     C        In      0.000     1.561 f     -         
un1_r_rst_dlycntlto12            ORCALUT4     Z        Out     0.606     2.167 f     -         
un1_r_rst_dlycntlt14             Net          -        -       -         -           1         
un1_r_rst_dlycntlto15            ORCALUT4     D        In      0.000     2.167 f     -         
un1_r_rst_dlycntlto15            ORCALUT4     Z        Out     0.606     2.773 f     -         
un1_r_rst_dlycntlt18             Net          -        -       -         -           1         
un1_r_rst_dlycntlto20            ORCALUT4     C        In      0.000     2.773 f     -         
un1_r_rst_dlycntlto20            ORCALUT4     Z        Out     0.606     3.379 f     -         
un1_r_rst_dlycntlt22             Net          -        -       -         -           1         
r_rst_dlycnt8                    ORCALUT4     C        In      0.000     3.379 f     -         
r_rst_dlycnt8                    ORCALUT4     Z        Out     0.660     4.039 r     -         
r_rst_dlycnt8                    Net          -        -       -         -           2         
un1_r_rst_dlycnt_4_cry_0_0       CCU2C        B0       In      0.000     4.039 r     -         
un1_r_rst_dlycnt_4_cry_0_0       CCU2C        COUT     Out     0.900     4.939 r     -         
un1_r_rst_dlycnt_4_cry_0         Net          -        -       -         -           1         
un1_r_rst_dlycnt_4_cry_1_0       CCU2C        CIN      In      0.000     4.939 r     -         
un1_r_rst_dlycnt_4_cry_1_0       CCU2C        COUT     Out     0.061     5.000 r     -         
un1_r_rst_dlycnt_4_cry_2         Net          -        -       -         -           1         
un1_r_rst_dlycnt_4_cry_3_0       CCU2C        CIN      In      0.000     5.000 r     -         
un1_r_rst_dlycnt_4_cry_3_0       CCU2C        COUT     Out     0.061     5.061 r     -         
un1_r_rst_dlycnt_4_cry_4         Net          -        -       -         -           1         
un1_r_rst_dlycnt_4_cry_5_0       CCU2C        CIN      In      0.000     5.061 r     -         
un1_r_rst_dlycnt_4_cry_5_0       CCU2C        COUT     Out     0.061     5.122 r     -         
un1_r_rst_dlycnt_4_cry_6         Net          -        -       -         -           1         
un1_r_rst_dlycnt_4_cry_7_0       CCU2C        CIN      In      0.000     5.122 r     -         
un1_r_rst_dlycnt_4_cry_7_0       CCU2C        COUT     Out     0.061     5.183 r     -         
un1_r_rst_dlycnt_4_cry_8         Net          -        -       -         -           1         
un1_r_rst_dlycnt_4_cry_9_0       CCU2C        CIN      In      0.000     5.183 r     -         
un1_r_rst_dlycnt_4_cry_9_0       CCU2C        COUT     Out     0.061     5.244 r     -         
un1_r_rst_dlycnt_4_cry_10        Net          -        -       -         -           1         
un1_r_rst_dlycnt_4_cry_11_0      CCU2C        CIN      In      0.000     5.244 r     -         
un1_r_rst_dlycnt_4_cry_11_0      CCU2C        COUT     Out     0.061     5.305 r     -         
un1_r_rst_dlycnt_4_cry_12        Net          -        -       -         -           1         
un1_r_rst_dlycnt_4_cry_13_0      CCU2C        CIN      In      0.000     5.305 r     -         
un1_r_rst_dlycnt_4_cry_13_0      CCU2C        COUT     Out     0.061     5.366 r     -         
un1_r_rst_dlycnt_4_cry_14        Net          -        -       -         -           1         
un1_r_rst_dlycnt_4_cry_15_0      CCU2C        CIN      In      0.000     5.366 r     -         
un1_r_rst_dlycnt_4_cry_15_0      CCU2C        COUT     Out     0.061     5.427 r     -         
un1_r_rst_dlycnt_4_cry_16        Net          -        -       -         -           1         
un1_r_rst_dlycnt_4_cry_17_0      CCU2C        CIN      In      0.000     5.427 r     -         
un1_r_rst_dlycnt_4_cry_17_0      CCU2C        COUT     Out     0.061     5.488 r     -         
un1_r_rst_dlycnt_4_cry_18        Net          -        -       -         -           1         
un1_r_rst_dlycnt_4_cry_19_0      CCU2C        CIN      In      0.000     5.488 r     -         
un1_r_rst_dlycnt_4_cry_19_0      CCU2C        COUT     Out     0.061     5.549 r     -         
un1_r_rst_dlycnt_4_cry_20        Net          -        -       -         -           1         
un1_r_rst_dlycnt_4_cry_21_0      CCU2C        CIN      In      0.000     5.549 r     -         
un1_r_rst_dlycnt_4_cry_21_0      CCU2C        COUT     Out     0.061     5.610 r     -         
un1_r_rst_dlycnt_4_cry_22        Net          -        -       -         -           1         
un1_r_rst_dlycnt_4_s_23_0        CCU2C        CIN      In      0.000     5.610 r     -         
un1_r_rst_dlycnt_4_s_23_0        CCU2C        S0       Out     0.698     6.308 r     -         
un1_r_rst_dlycnt_4_s_23_0_S0     Net          -        -       -         -           1         
r_rst_dlycnt[23]                 FD1S3IX      D        In      0.000     6.308 r     -         
===============================================================================================




====================================
Detailed Report for Clock: i_ethphy_refclk
====================================



Starting Points with Worst Slack
********************************

                                                              Starting                                                 Arrival           
Instance                                                      Reference           Type        Pin     Net              Time        Slack 
                                                              Clock                                                                      
-----------------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_2      i_ethphy_refclk     FD1S3DX     Q       r_gcount_w25     1.009       15.851
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_3      i_ethphy_refclk     FD1S3DX     Q       r_gcount_w24     0.955       15.905
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_4      i_ethphy_refclk     FD1S3DX     Q       r_gcount_w23     0.955       15.905
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_5      i_ethphy_refclk     FD1S3DX     Q       r_gcount_w22     0.955       16.566
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_6      i_ethphy_refclk     FD1S3DX     Q       r_gcount_w21     0.907       16.613
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_56     i_ethphy_refclk     FD1P3DX     Q       wcount_5         1.015       16.628
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_7      i_ethphy_refclk     FD1S3DX     Q       r_gcount_w20     0.853       16.668
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_44     i_ethphy_refclk     FD1P3DX     Q       wptr_5           0.907       16.735
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_60     i_ethphy_refclk     FD1P3DX     Q       wcount_1         1.009       17.117
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_61     i_ethphy_refclk     FD1P3BX     Q       wcount_0         0.985       17.142
=========================================================================================================================================


Ending Points with Worst Slack
******************************

                                                                      Starting                                               Required           
Instance                                                              Reference           Type        Pin      Net           Time         Slack 
                                                                      Clock                                                                     
------------------------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_0              i_ethphy_refclk     FD1S3DX     D        full_d        19.846       15.851
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_56             i_ethphy_refclk     FD1P3DX     D        iwcount_5     19.846       17.178
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_57             i_ethphy_refclk     FD1P3DX     D        iwcount_4     19.846       17.178
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_58             i_ethphy_refclk     FD1P3DX     D        iwcount_3     19.846       17.239
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_59             i_ethphy_refclk     FD1P3DX     D        iwcount_2     19.846       17.239
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.pdp_ram_0_0_0     i_ethphy_refclk     DP16KD      ADA1     wptr_0        18.102       17.249
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.pdp_ram_0_0_0     i_ethphy_refclk     DP16KD      ADA2     wptr_1        18.102       17.249
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.pdp_ram_0_0_0     i_ethphy_refclk     DP16KD      ADA3     wptr_2        18.102       17.249
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.pdp_ram_0_0_0     i_ethphy_refclk     DP16KD      ADA4     wptr_3        18.102       17.249
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.pdp_ram_0_0_0     i_ethphy_refclk     DP16KD      ADA5     wptr_4        18.102       17.249
================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Clock uncertainty:   					 0.100
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.846

    - Propagation time:                      3.994
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 15.851

    Number of logic level(s):                6
    Starting point:                          u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_2 / Q
    Ending point:                            u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_0 / D
    The start point is clocked by            i_ethphy_refclk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK
    The end   point is clocked by            i_ethphy_refclk [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_2           FD1S3DX      Q        Out     1.009     1.009 r     -         
r_gcount_w25                                                       Net          -        -       -         -           5         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.LUT4_6         ROM16X1A     AD1      In      0.000     1.009 r     -         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.LUT4_6         ROM16X1A     DO0      Out     0.660     1.669 r     -         
rcount_w3                                                          Net          -        -       -         -           2         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.LUT4_4         ROM16X1A     AD0      In      0.000     1.669 r     -         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.LUT4_4         ROM16X1A     DO0      Out     0.606     2.275 r     -         
rcount_w0                                                          Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.full_cmp_0     CCU2C        B0       In      0.000     2.275 r     -         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.full_cmp_0     CCU2C        COUT     Out     0.900     3.175 r     -         
co0_3                                                              Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.full_cmp_1     CCU2C        CIN      In      0.000     3.175 r     -         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.full_cmp_1     CCU2C        COUT     Out     0.061     3.236 r     -         
co1_3                                                              Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.full_cmp_2     CCU2C        CIN      In      0.000     3.236 r     -         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.full_cmp_2     CCU2C        COUT     Out     0.061     3.297 r     -         
full_d_c                                                           Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.a1             CCU2C        CIN      In      0.000     3.297 r     -         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.a1             CCU2C        S0       Out     0.698     3.994 r     -         
full_d                                                             Net          -        -       -         -           1         
u_eth_top.u_rmii_top.u_rmii_rx.u_dcfifo_rmiirx_36x2.FF_0           FD1S3DX      D        In      0.000     3.994 r     -         
=================================================================================================================================




====================================
Detailed Report for Clock: iddrx2f_uniq_1|sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                  Starting                                                                           Arrival          
Instance                                          Reference                              Type        Pin     Net                     Time        Slack
                                                  Clock                                                                                               
------------------------------------------------------------------------------------------------------------------------------------------------------
u_mpt2042_top.u1_lvds_dec.u_dec_8b10b.AO          iddrx2f_uniq_1|sclk_inferred_clock     FD1P3DX     Q       w_decode_dataout[0]     1.009       0.436
u_mpt2042_top.u1_lvds_dec.u_dec_8b10b.BO          iddrx2f_uniq_1|sclk_inferred_clock     FD1P3DX     Q       w_decode_dataout[1]     1.009       0.436
u_mpt2042_top.u1_lvds_dec.u_crc8_d8.lfsr_q[1]     iddrx2f_uniq_1|sclk_inferred_clock     FD1P3DX     Q       w_crc_out[1]            0.985       0.461
u_mpt2042_top.u1_lvds_dec.u_dec_8b10b.CO          iddrx2f_uniq_1|sclk_inferred_clock     FD1P3DX     Q       w_decode_dataout[2]     1.009       0.497
u_mpt2042_top.u1_lvds_dec.u_dec_8b10b.DO          iddrx2f_uniq_1|sclk_inferred_clock     FD1P3DX     Q       w_decode_dataout[3]     1.009       0.497
u_mpt2042_top.u1_lvds_dec.u_dec_8b10b.EO          iddrx2f_uniq_1|sclk_inferred_clock     FD1P3DX     Q       w_decode_dataout[4]     1.009       0.497
u_mpt2042_top.u1_lvds_dec.u_dec_8b10b.FO          iddrx2f_uniq_1|sclk_inferred_clock     FD1P3DX     Q       w_decode_dataout[5]     1.009       0.497
u_mpt2042_top.u1_lvds_dec.u_crc8_d8.lfsr_q[4]     iddrx2f_uniq_1|sclk_inferred_clock     FD1P3DX     Q       w_crc_out[4]            0.985       0.521
u_mpt2042_top.u1_lvds_dec.u_crc8_d8.lfsr_q[5]     iddrx2f_uniq_1|sclk_inferred_clock     FD1P3DX     Q       w_crc_out[5]            0.985       0.521
u_mpt2042_top.u1_lvds_dec.u_crc8_d8.lfsr_q[0]     iddrx2f_uniq_1|sclk_inferred_clock     FD1P3DX     Q       w_crc_out[0]            0.907       0.538
======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                    Starting                                                                                Required          
Instance                                            Reference                              Type        Pin     Net                          Time         Slack
                                                    Clock                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata[2]       iddrx2f_uniq_1|sclk_inferred_clock     FD1P3AX     D       N_220_i                      4.946        0.436
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata[4]       iddrx2f_uniq_1|sclk_inferred_clock     FD1P3AX     D       N_219_i                      4.946        0.436
u_mpt2042_top.u1_lvds_dec.u_lasfifo_decode.FF_0     iddrx2f_uniq_1|sclk_inferred_clock     FD1S3DX     D       full_d                       4.946        0.843
u_mpt2042_top.u1_lvds_dec.r_comma_syncerr           iddrx2f_uniq_1|sclk_inferred_clock     FD1S3AX     D       r_comma_syncerr_1_sqmuxa     4.946        1.069
u_mpt2042_top.u1_lvds_dec.r_idlesig_k285            iddrx2f_uniq_1|sclk_inferred_clock     FD1S3AX     D       r_idlesig_k285_r             4.946        1.069
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata[0]       iddrx2f_uniq_1|sclk_inferred_clock     FD1P3AX     D       r_lvdsfifo_wdata_10[0]       4.946        1.097
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata[6]       iddrx2f_uniq_1|sclk_inferred_clock     FD1P3AX     D       r_lvdsfifo_wdata_10[6]       4.946        1.097
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata[9]       iddrx2f_uniq_1|sclk_inferred_clock     FD1P3AX     D       N_221_i                      4.946        1.097
u_mpt2042_top.u1_lvds_dec.u_dec_8b10b.AO            iddrx2f_uniq_1|sclk_inferred_clock     FD1P3DX     D       AO_2                         4.946        1.393
u_mpt2042_top.u1_lvds_dec.u_dec_8b10b.BO            iddrx2f_uniq_1|sclk_inferred_clock     FD1P3DX     D       BO_2                         4.946        1.393
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      4.510
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.436

    Number of logic level(s):                6
    Starting point:                          u_mpt2042_top.u1_lvds_dec.u_dec_8b10b.AO / Q
    Ending point:                            u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata[2] / D
    The start point is clocked by            iddrx2f_uniq_1|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            iddrx2f_uniq_1|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                                 Pin      Pin               Arrival     No. of    
Name                                                              Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------------
u_mpt2042_top.u1_lvds_dec.u_dec_8b10b.AO                          FD1P3DX      Q        Out     1.009     1.009 r     -         
w_decode_dataout[0]                                               Net          -        -       -         -           5         
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata22_0_I_1_0              CCU2C        B1       In      0.000     1.009 r     -         
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata22_0_I_1_0              CCU2C        COUT     Out     0.900     1.909 r     -         
r_lvdsfifo_wdata22_0_data_tmp[0]                                  Net          -        -       -         -           1         
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata22_0_I_9_0              CCU2C        CIN      In      0.000     1.909 r     -         
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata22_0_I_9_0              CCU2C        COUT     Out     0.061     1.970 r     -         
r_lvdsfifo_wdata22_0_data_tmp[2]                                  Net          -        -       -         -           1         
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata22_0_I_21_0             CCU2C        CIN      In      0.000     1.970 r     -         
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata22_0_I_21_0             CCU2C        S1       Out     0.751     2.721 r     -         
r_lvdsfifo_wdata22                                                Net          -        -       -         -           2         
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata22_0_I_21_0_RNI9E8P     ORCALUT4     A        In      0.000     2.721 r     -         
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata22_0_I_21_0_RNI9E8P     ORCALUT4     Z        Out     0.738     3.459 r     -         
N_238                                                             Net          -        -       -         -           4         
u_mpt2042_top.u1_lvds_dec.r_tdc_state_RNINCSU1[1]                 ORCALUT4     B        In      0.000     3.459 r     -         
u_mpt2042_top.u1_lvds_dec.r_tdc_state_RNINCSU1[1]                 ORCALUT4     Z        Out     0.660     4.120 r     -         
N_252                                                             Net          -        -       -         -           2         
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata_RNO[2]                 ORCALUT4     B        In      0.000     4.120 r     -         
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata_RNO[2]                 ORCALUT4     Z        Out     0.390     4.510 f     -         
N_220_i                                                           Net          -        -       -         -           1         
u_mpt2042_top.u1_lvds_dec.r_lvdsfifo_wdata[2]                     FD1P3AX      D        In      0.000     4.510 f     -         
================================================================================================================================




====================================
Detailed Report for Clock: iddrx2f_uniq_2|sclk_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                                    Starting                                                                          Arrival          
Instance                                            Reference                              Type        Pin     Net                    Time        Slack
                                                    Clock                                                                                              
-------------------------------------------------------------------------------------------------------------------------------------------------------
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_2     iddrx2f_uniq_2|sclk_inferred_clock     FD1S3DX     Q       r_gcount_w27           1.009       0.843
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_3     iddrx2f_uniq_2|sclk_inferred_clock     FD1S3DX     Q       r_gcount_w26           0.955       0.896
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_4     iddrx2f_uniq_2|sclk_inferred_clock     FD1S3DX     Q       r_gcount_w25           0.955       0.896
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_5     iddrx2f_uniq_2|sclk_inferred_clock     FD1S3DX     Q       r_gcount_w24           0.955       0.896
u_mpt2042_top.u2_lvds_dec.r_decode_datain[7]        iddrx2f_uniq_2|sclk_inferred_clock     FD1S3AX     Q       r_decode_datain[7]     1.063       0.913
u_mpt2042_top.u2_lvds_dec.r_decode_datain[6]        iddrx2f_uniq_2|sclk_inferred_clock     FD1S3AX     Q       r_decode_datain[6]     1.048       0.928
u_mpt2042_top.u2_lvds_dec.r_decode_datain[8]        iddrx2f_uniq_2|sclk_inferred_clock     FD1S3AX     Q       r_decode_datain[8]     1.048       0.928
u_mpt2042_top.u2_lvds_dec.r_decode_datain[9]        iddrx2f_uniq_2|sclk_inferred_clock     FD1S3AX     Q       r_decode_datain[9]     1.048       0.928
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_6     iddrx2f_uniq_2|sclk_inferred_clock     FD1S3DX     Q       r_gcount_w23           0.985       0.969
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_7     iddrx2f_uniq_2|sclk_inferred_clock     FD1S3DX     Q       r_gcount_w22           0.955       0.999
=======================================================================================================================================================


Ending Points with Worst Slack
******************************

                                                    Starting                                                                                Required          
Instance                                            Reference                              Type        Pin     Net                          Time         Slack
                                                    Clock                                                                                                     
--------------------------------------------------------------------------------------------------------------------------------------------------------------
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_0     iddrx2f_uniq_2|sclk_inferred_clock     FD1S3DX     D       full_d                       4.946        0.843
u_mpt2042_top.u2_lvds_dec.u_dec_8b10b.AO            iddrx2f_uniq_2|sclk_inferred_clock     FD1P3DX     D       AO_2                         4.946        0.913
u_mpt2042_top.u2_lvds_dec.u_dec_8b10b.EO            iddrx2f_uniq_2|sclk_inferred_clock     FD1P3DX     D       EO_2                         4.946        0.913
u_mpt2042_top.u2_lvds_dec.u_dec_8b10b.CO            iddrx2f_uniq_2|sclk_inferred_clock     FD1P3DX     D       CO_2                         4.946        0.961
u_mpt2042_top.u2_lvds_dec.r_comma_syncerr           iddrx2f_uniq_2|sclk_inferred_clock     FD1S3AX     D       r_comma_syncerr_1_sqmuxa     4.946        1.069
u_mpt2042_top.u2_lvds_dec.r_idlesig_k285            iddrx2f_uniq_2|sclk_inferred_clock     FD1S3AX     D       r_idlesig_k285_r_0           4.946        1.069
u_mpt2042_top.u2_lvds_dec.r_lvdsfifo_wdata[0]       iddrx2f_uniq_2|sclk_inferred_clock     FD1P3AX     D       r_lvdsfifo_wdata_10[0]       4.946        1.097
u_mpt2042_top.u2_lvds_dec.r_lvdsfifo_wdata[6]       iddrx2f_uniq_2|sclk_inferred_clock     FD1P3AX     D       r_lvdsfifo_wdata_10[6]       4.946        1.097
u_mpt2042_top.u2_lvds_dec.u_dec_8b10b.DO            iddrx2f_uniq_2|sclk_inferred_clock     FD1P3DX     D       DO_2                         4.946        1.519
u_mpt2042_top.u2_lvds_dec.u_dec_8b10b.BO            iddrx2f_uniq_2|sclk_inferred_clock     FD1P3DX     D       BO_2                         4.946        1.567
==============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      4.104
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 0.842

    Number of logic level(s):                7
    Starting point:                          u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_2 / Q
    Ending point:                            u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_0 / D
    The start point is clocked by            iddrx2f_uniq_2|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            iddrx2f_uniq_2|sclk_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                         Pin      Pin               Arrival     No. of    
Name                                                      Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------------------------
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_2           FD1S3DX      Q        Out     1.009     1.009 r     -         
r_gcount_w27                                              Net          -        -       -         -           5         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.LUT4_11        ROM16X1A     AD0      In      0.000     1.009 r     -         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.LUT4_11        ROM16X1A     DO0      Out     0.708     1.717 r     -         
r_g2b_xor_cluster_0                                       Net          -        -       -         -           3         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.LUT4_4         ROM16X1A     AD3      In      0.000     1.717 r     -         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.LUT4_4         ROM16X1A     DO0      Out     0.606     2.323 r     -         
rcount_w0                                                 Net          -        -       -         -           1         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.full_cmp_0     CCU2C        B0       In      0.000     2.323 r     -         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.full_cmp_0     CCU2C        COUT     Out     0.900     3.223 r     -         
co0_3                                                     Net          -        -       -         -           1         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.full_cmp_1     CCU2C        CIN      In      0.000     3.223 r     -         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.full_cmp_1     CCU2C        COUT     Out     0.061     3.284 r     -         
co1_3                                                     Net          -        -       -         -           1         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.full_cmp_2     CCU2C        CIN      In      0.000     3.284 r     -         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.full_cmp_2     CCU2C        COUT     Out     0.061     3.345 r     -         
co2_3                                                     Net          -        -       -         -           1         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.full_cmp_3     CCU2C        CIN      In      0.000     3.345 r     -         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.full_cmp_3     CCU2C        COUT     Out     0.061     3.406 r     -         
full_d_c                                                  Net          -        -       -         -           1         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.a1             CCU2C        CIN      In      0.000     3.406 r     -         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.a1             CCU2C        S0       Out     0.698     4.104 r     -         
full_d                                                    Net          -        -       -         -           1         
u_mpt2042_top.u2_lvds_dec.u_lasfifo_decode.FF_0           FD1S3DX      D        In      0.000     4.104 r     -         
========================================================================================================================




====================================
Detailed Report for Clock: pll_uniq_1|CLKOS2_inferred_clock
====================================



Starting Points with Worst Slack
********************************

                                               Starting                                                                   Arrival          
Instance                                       Reference                            Type        Pin     Net               Time        Slack
                                               Clock                                                                                       
-------------------------------------------------------------------------------------------------------------------------------------------
u1_iddr_tdc1.Inst_rxdll_sync.ctrl_cnt[2]       pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     Q       ctrl_cnt[2]       0.985       1.260
u2_iddr_tdc2.Inst_rxdll_sync.ctrl_cnt[2]       pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     Q       ctrl_cnt[2]       0.985       1.260
u1_iddr_tdc1.Inst_rxdll_sync.ctrl_cnt[0]       pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     Q       ctrl_cnt[0]       0.955       1.290
u2_iddr_tdc2.Inst_rxdll_sync.ctrl_cnt[0]       pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     Q       ctrl_cnt[0]       0.955       1.290
u1_iddr_tdc1.Inst_rxdll_sync.ctrl_cnt[1]       pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     Q       ctrl_cnt[1]       0.907       1.337
u2_iddr_tdc2.Inst_rxdll_sync.ctrl_cnt[1]       pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     Q       ctrl_cnt[1]       0.907       1.337
u1_iddr_tdc1.Inst_rxdll_sync.cs_rx_sync[0]     pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     Q       cs_rx_sync[0]     1.069       1.770
u2_iddr_tdc2.Inst_rxdll_sync.cs_rx_sync[0]     pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     Q       cs_rx_sync[0]     1.069       1.770
u2_iddr_tdc2.Inst_rxdll_sync.cs_rx_sync[2]     pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     Q       stop              1.063       1.776
u1_iddr_tdc1.Inst_rxdll_sync.cs_rx_sync[2]     pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     Q       stop              1.063       1.776
===========================================================================================================================================


Ending Points with Worst Slack
******************************

                                               Starting                                                                                    Required          
Instance                                       Reference                            Type        Pin     Net                                Time         Slack
                                               Clock                                                                                                         
-------------------------------------------------------------------------------------------------------------------------------------------------------------
u2_iddr_tdc2.Inst_rxdll_sync.assert_stop       pll_uniq_1|CLKOS2_inferred_clock     FD1P3AX     SP      un1_assert_stop_2_sqmuxa_0_0       4.806        1.260
u1_iddr_tdc1.Inst_rxdll_sync.assert_stop       pll_uniq_1|CLKOS2_inferred_clock     FD1P3AX     SP      un1_assert_stop_2_sqmuxa_0         4.806        1.260
u1_iddr_tdc1.Inst_rxdll_sync.cs_rx_sync[1]     pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     D       N_30_i                             4.946        1.453
u2_iddr_tdc2.Inst_rxdll_sync.cs_rx_sync[1]     pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     D       N_30_i                             4.946        1.453
u1_iddr_tdc1.Inst_rxdll_sync.not_freeze        pll_uniq_1|CLKOS2_inferred_clock     FD1P3AX     SP      un1_ns_rx_sync_0_sqmuxa_0_o3       4.806        1.649
u2_iddr_tdc2.Inst_rxdll_sync.not_freeze        pll_uniq_1|CLKOS2_inferred_clock     FD1P3AX     SP      un1_ns_rx_sync_0_sqmuxa_0_o3_0     4.806        1.649
u2_iddr_tdc2.Inst_rxdll_sync.cs_rx_sync[0]     pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     D       cs_rx_sync_ns[0]                   4.946        1.758
u1_iddr_tdc1.Inst_rxdll_sync.cs_rx_sync[0]     pll_uniq_1|CLKOS2_inferred_clock     FD1S3AX     D       cs_rx_sync_ns[0]                   4.946        1.758
u1_iddr_tdc1.Inst_rxdll_sync.get_ready         pll_uniq_1|CLKOS2_inferred_clock     FD1P3AX     SP      un1_get_ready_1_sqmuxa_0           4.806        1.770
u2_iddr_tdc2.Inst_rxdll_sync.get_ready         pll_uniq_1|CLKOS2_inferred_clock     FD1P3AX     SP      un1_get_ready_1_sqmuxa_0_0         4.806        1.770
=============================================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.194
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.806

    - Propagation time:                      3.547
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 1.259

    Number of logic level(s):                4
    Starting point:                          u1_iddr_tdc1.Inst_rxdll_sync.ctrl_cnt[2] / Q
    Ending point:                            u1_iddr_tdc1.Inst_rxdll_sync.assert_stop / SP
    The start point is clocked by            pll_uniq_1|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            pll_uniq_1|CLKOS2_inferred_clock [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                          Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
u1_iddr_tdc1.Inst_rxdll_sync.ctrl_cnt[2]                      FD1S3AX      Q        Out     0.985     0.985 r     -         
ctrl_cnt[2]                                                   Net          -        -       -         -           4         
u1_iddr_tdc1.Inst_rxdll_sync.cs_rx_sync_ns_2_0_.m12_e         ORCALUT4     C        In      0.000     0.985 r     -         
u1_iddr_tdc1.Inst_rxdll_sync.cs_rx_sync_ns_2_0_.m12_e         ORCALUT4     Z        Out     0.804     1.789 f     -         
N_37_mux                                                      Net          -        -       -         -           11        
u1_iddr_tdc1.Inst_rxdll_sync.ns_rx_sync_0_sqmuxa_5_0_a3       ORCALUT4     B        In      0.000     1.789 f     -         
u1_iddr_tdc1.Inst_rxdll_sync.ns_rx_sync_0_sqmuxa_5_0_a3       ORCALUT4     Z        Out     0.708     2.497 f     -         
ns_rx_sync_0_sqmuxa_5                                         Net          -        -       -         -           3         
u1_iddr_tdc1.Inst_rxdll_sync.un1_ns_rx_sync_0_sqmuxa_0_o3     ORCALUT4     A        In      0.000     2.497 f     -         
u1_iddr_tdc1.Inst_rxdll_sync.un1_ns_rx_sync_0_sqmuxa_0_o3     ORCALUT4     Z        Out     0.660     3.157 f     -         
un1_ns_rx_sync_0_sqmuxa_0_o3                                  Net          -        -       -         -           2         
u1_iddr_tdc1.Inst_rxdll_sync.un1_assert_stop_2_sqmuxa_0       ORCALUT4     A        In      0.000     3.157 f     -         
u1_iddr_tdc1.Inst_rxdll_sync.un1_assert_stop_2_sqmuxa_0       ORCALUT4     Z        Out     0.390     3.547 f     -         
un1_assert_stop_2_sqmuxa_0                                    Net          -        -       -         -           1         
u1_iddr_tdc1.Inst_rxdll_sync.assert_stop                      FD1P3AX      SP       In      0.000     3.547 f     -         
============================================================================================================================




====================================
Detailed Report for Clock: reveal_coretop|jtck_inferred_clock[0]
====================================



Starting Points with Worst Slack
********************************

              Starting                                                                            Arrival           
Instance      Reference                                 Type        Pin     Net                   Time        Slack 
              Clock                                                                                                 
--------------------------------------------------------------------------------------------------------------------
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       umDyvAemxn            1.137       -0.562
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       umDyvAem23            1.137       -0.562
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       umDyvAem7J            1.133       -0.558
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       JrykuKumiJldlLyI3     0.955       -0.556
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       JrykuKumiJldlLzbJ     0.955       -0.556
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       JrykuKumiJldlLzhn     0.955       -0.556
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       JrykuKumiJldlLzm3     0.955       -0.556
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       JrykuKumiJldlLzrJ     0.955       -0.556
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       JrykuKumiJldlLzxn     0.955       -0.556
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     Q       JrykuKumiJldlLz23     0.955       -0.556
====================================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                                                              Required           
Instance      Reference                                 Type        Pin     Net                                     Time         Slack 
              Clock                                                                                                                    
---------------------------------------------------------------------------------------------------------------------------------------
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       bHce7nass3oGr3x91i49E68L3tgf1aC4vmF     4.946        -0.562
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       cLrLye41nb21F68HzDza23                  4.946        -0.556
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       cLrLye41nb21F68HzDzarJ                  4.946        -0.495
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       cLrLye41nb21F68HzDzaxn                  4.946        -0.495
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3BX     D       pIFCqjGjnI0pGLoAGaqyyDz                 4.946        -0.438
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       cLrLye41nb21F68HzDzahn                  4.946        -0.434
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       cLrLye41nb21F68HzDzam3                  4.946        -0.434
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       0GrHyF9fvorkDg0hEu23                    4.946        -0.373
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       cLrLye41nb21F68HzDzabJ                  4.946        -0.373
encrypted     reveal_coretop|jtck_inferred_clock[0]     FD1P3DX     D       0GrHyF9fvorkDg0hEurJ                    4.946        -0.312
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      5.508
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.562

    Number of logic level(s):                7
    Starting point:                          encrypted / Q
    Ending point:                            encrypted / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
encrypted                                  FD1P3DX      Q        Out     1.137     1.137 r     -         
umDyvAemxn                                 Net          -        -       -         -           48        
encrypted                                  ORCALUT4     A        In      0.000     1.137 r     -         
encrypted                                  ORCALUT4     Z        Out     0.738     1.875 f     -         
c4JabtHxiyCv                               Net          -        -       -         -           4         
encrypted                                  ORCALUT4     B        In      0.000     1.875 f     -         
encrypted                                  ORCALUT4     Z        Out     0.819     2.694 f     -         
oeLF96B7FE1ni                              Net          -        -       -         -           14        
encrypted                                  ORCALUT4     C        In      0.000     2.694 f     -         
encrypted                                  ORCALUT4     Z        Out     0.606     3.300 r     -         
rdsGlvdvxxBJozv6e3A84g0Iy2ow0dkrc          Net          -        -       -         -           1         
encrypted                                  ORCALUT4     C        In      0.000     3.300 r     -         
encrypted                                  ORCALUT4     Z        Out     0.606     3.906 f     -         
rdsGlvdvxxBJozv6e3A84g0Iy2hee25H7          Net          -        -       -         -           1         
encrypted                                  ORCALUT4     B        In      0.000     3.906 f     -         
encrypted                                  ORCALUT4     Z        Out     0.606     4.512 r     -         
2C8Fno0Dm5hbvyJ1hCkKuFdvfxxJHA             Net          -        -       -         -           1         
encrypted                                  ORCALUT4     C        In      0.000     4.512 r     -         
encrypted                                  ORCALUT4     Z        Out     0.606     5.118 r     -         
bfJ7ah8albr7LBb3KpBBl5EnL4G9olgGI2JECr     Net          -        -       -         -           1         
encrypted                                  ORCALUT4     B        In      0.000     5.118 r     -         
encrypted                                  ORCALUT4     Z        Out     0.390     5.508 f     -         
bHce7nass3oGr3x91i49E68L3tgf1aC4vmF        Net          -        -       -         -           1         
encrypted                                  FD1P3DX      D        In      0.000     5.508 f     -         
=========================================================================================================


Path information for path number 2: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      5.508
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.562

    Number of logic level(s):                7
    Starting point:                          encrypted / Q
    Ending point:                            encrypted / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
encrypted                                  FD1P3DX      Q        Out     1.137     1.137 r     -         
umDyvAem23                                 Net          -        -       -         -           48        
encrypted                                  ORCALUT4     B        In      0.000     1.137 r     -         
encrypted                                  ORCALUT4     Z        Out     0.738     1.875 r     -         
c4JabtHxiyCv                               Net          -        -       -         -           4         
encrypted                                  ORCALUT4     B        In      0.000     1.875 r     -         
encrypted                                  ORCALUT4     Z        Out     0.819     2.694 r     -         
oeLF96B7FE1ni                              Net          -        -       -         -           14        
encrypted                                  ORCALUT4     C        In      0.000     2.694 r     -         
encrypted                                  ORCALUT4     Z        Out     0.606     3.300 r     -         
rdsGlvdvxxBJozv6e3A84g0Iy2ow0dkrc          Net          -        -       -         -           1         
encrypted                                  ORCALUT4     C        In      0.000     3.300 r     -         
encrypted                                  ORCALUT4     Z        Out     0.606     3.906 f     -         
rdsGlvdvxxBJozv6e3A84g0Iy2hee25H7          Net          -        -       -         -           1         
encrypted                                  ORCALUT4     B        In      0.000     3.906 f     -         
encrypted                                  ORCALUT4     Z        Out     0.606     4.512 r     -         
2C8Fno0Dm5hbvyJ1hCkKuFdvfxxJHA             Net          -        -       -         -           1         
encrypted                                  ORCALUT4     C        In      0.000     4.512 r     -         
encrypted                                  ORCALUT4     Z        Out     0.606     5.118 r     -         
bfJ7ah8albr7LBb3KpBBl5EnL4G9olgGI2JECr     Net          -        -       -         -           1         
encrypted                                  ORCALUT4     B        In      0.000     5.118 r     -         
encrypted                                  ORCALUT4     Z        Out     0.390     5.508 f     -         
bHce7nass3oGr3x91i49E68L3tgf1aC4vmF        Net          -        -       -         -           1         
encrypted                                  FD1P3DX      D        In      0.000     5.508 f     -         
=========================================================================================================


Path information for path number 3: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      5.504
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.558

    Number of logic level(s):                7
    Starting point:                          encrypted / Q
    Ending point:                            encrypted / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                          Pin      Pin               Arrival     No. of    
Name                                       Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
encrypted                                  FD1P3DX      Q        Out     1.133     1.133 r     -         
umDyvAem7J                                 Net          -        -       -         -           45        
encrypted                                  ORCALUT4     C        In      0.000     1.133 r     -         
encrypted                                  ORCALUT4     Z        Out     0.738     1.871 f     -         
c4JabtHxiyCv                               Net          -        -       -         -           4         
encrypted                                  ORCALUT4     B        In      0.000     1.871 f     -         
encrypted                                  ORCALUT4     Z        Out     0.819     2.690 f     -         
oeLF96B7FE1ni                              Net          -        -       -         -           14        
encrypted                                  ORCALUT4     C        In      0.000     2.690 f     -         
encrypted                                  ORCALUT4     Z        Out     0.606     3.296 r     -         
rdsGlvdvxxBJozv6e3A84g0Iy2ow0dkrc          Net          -        -       -         -           1         
encrypted                                  ORCALUT4     C        In      0.000     3.296 r     -         
encrypted                                  ORCALUT4     Z        Out     0.606     3.902 f     -         
rdsGlvdvxxBJozv6e3A84g0Iy2hee25H7          Net          -        -       -         -           1         
encrypted                                  ORCALUT4     B        In      0.000     3.902 f     -         
encrypted                                  ORCALUT4     Z        Out     0.606     4.508 r     -         
2C8Fno0Dm5hbvyJ1hCkKuFdvfxxJHA             Net          -        -       -         -           1         
encrypted                                  ORCALUT4     C        In      0.000     4.508 r     -         
encrypted                                  ORCALUT4     Z        Out     0.606     5.114 r     -         
bfJ7ah8albr7LBb3KpBBl5EnL4G9olgGI2JECr     Net          -        -       -         -           1         
encrypted                                  ORCALUT4     B        In      0.000     5.114 r     -         
encrypted                                  ORCALUT4     Z        Out     0.390     5.504 f     -         
bHce7nass3oGr3x91i49E68L3tgf1aC4vmF        Net          -        -       -         -           1         
encrypted                                  FD1P3DX      D        In      0.000     5.504 f     -         
=========================================================================================================


Path information for path number 4: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      5.502
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.556

    Number of logic level(s):                13
    Starting point:                          encrypted / Q
    Ending point:                            encrypted / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
encrypted                         FD1P3DX      Q        Out     0.955     0.955 r     -         
JrykuKumiJldlLyI3                 Net          -        -       -         -           3         
encrypted                         ORCALUT4     A        In      0.000     0.955 r     -         
encrypted                         ORCALUT4     Z        Out     0.606     1.561 f     -         
f2zixiAalAEKAc8JnjFspnFzrHKm3     Net          -        -       -         -           1         
encrypted                         ORCALUT4     D        In      0.000     1.561 f     -         
encrypted                         ORCALUT4     Z        Out     0.660     2.221 r     -         
f2zixiAalAEKAc8JnjFsexlcwdd23     Net          -        -       -         -           2         
encrypted                         ORCALUT4     C        In      0.000     2.221 r     -         
encrypted                         ORCALUT4     Z        Out     0.866     3.087 r     -         
dcBy46k2F                         Net          -        -       -         -           32        
encrypted                         CCU2C        A1       In      0.000     3.087 r     -         
encrypted                         CCU2C        COUT     Out     0.900     3.987 r     -         
bcq82q4AcjH6AAy22JfxFocm1Km3      Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     3.987 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.048 r     -         
bcq82q4AcjH6AAy22JfxFocm1Kxn      Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.048 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.109 r     -         
bcq82q4AcjH6AAy22JfxFocm1K7J      Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.109 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.170 r     -         
bcq82q4AcjH6AAy22JfxFocm1KI3      Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.170 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.231 r     -         
bcq82q4AcjH6AAy22JfxFocm1Lhn      Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.231 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.292 r     -         
f2zixiAalAEKAc9i0q3pmkIdfhk7J     Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.292 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.353 r     -         
f2zixiAalAEKAc9i0q3pmkIdfhkI3     Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.353 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.414 r     -         
f2zixiAalAEKAc9i0q3pmkIdfhlhn     Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.414 r     -         
encrypted                         CCU2C        S0       Out     0.698     5.112 r     -         
jvgxpfAAtFjgGE39eFC69yfvI3        Net          -        -       -         -           1         
encrypted                         ORCALUT4     B        In      0.000     5.112 r     -         
encrypted                         ORCALUT4     Z        Out     0.390     5.502 r     -         
cLrLye41nb21F68HzDza23            Net          -        -       -         -           1         
encrypted                         FD1P3DX      D        In      0.000     5.502 r     -         
================================================================================================


Path information for path number 5: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      5.502
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -0.556

    Number of logic level(s):                13
    Starting point:                          encrypted / Q
    Ending point:                            encrypted / D
    The start point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
encrypted                         FD1P3DX      Q        Out     0.955     0.955 r     -         
JrykuKumiJldlLzbJ                 Net          -        -       -         -           3         
encrypted                         ORCALUT4     A        In      0.000     0.955 r     -         
encrypted                         ORCALUT4     Z        Out     0.606     1.561 f     -         
f2zixiAalAEKAc8JnjFz270yBw4rJ     Net          -        -       -         -           1         
encrypted                         ORCALUT4     C        In      0.000     1.561 f     -         
encrypted                         ORCALUT4     Z        Out     0.660     2.221 r     -         
f2zixiAalAEKAc8JnjFsexlcwdd23     Net          -        -       -         -           2         
encrypted                         ORCALUT4     C        In      0.000     2.221 r     -         
encrypted                         ORCALUT4     Z        Out     0.866     3.087 r     -         
dcBy46k2F                         Net          -        -       -         -           32        
encrypted                         CCU2C        A1       In      0.000     3.087 r     -         
encrypted                         CCU2C        COUT     Out     0.900     3.987 r     -         
bcq82q4AcjH6AAy22JfxFocm1Km3      Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     3.987 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.048 r     -         
bcq82q4AcjH6AAy22JfxFocm1Kxn      Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.048 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.109 r     -         
bcq82q4AcjH6AAy22JfxFocm1K7J      Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.109 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.170 r     -         
bcq82q4AcjH6AAy22JfxFocm1KI3      Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.170 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.231 r     -         
bcq82q4AcjH6AAy22JfxFocm1Lhn      Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.231 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.292 r     -         
f2zixiAalAEKAc9i0q3pmkIdfhk7J     Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.292 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.353 r     -         
f2zixiAalAEKAc9i0q3pmkIdfhkI3     Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.353 r     -         
encrypted                         CCU2C        COUT     Out     0.061     4.414 r     -         
f2zixiAalAEKAc9i0q3pmkIdfhlhn     Net          -        -       -         -           1         
encrypted                         CCU2C        CIN      In      0.000     4.414 r     -         
encrypted                         CCU2C        S0       Out     0.698     5.112 r     -         
jvgxpfAAtFjgGE39eFC69yfvI3        Net          -        -       -         -           1         
encrypted                         ORCALUT4     B        In      0.000     5.112 r     -         
encrypted                         ORCALUT4     Z        Out     0.390     5.502 r     -         
cLrLye41nb21F68HzDza23            Net          -        -       -         -           1         
encrypted                         FD1P3DX      D        In      0.000     5.502 r     -         
================================================================================================




====================================
Detailed Report for Clock: w_pll_50m
====================================



Starting Points with Worst Slack
********************************

                                      Starting                                                Arrival           
Instance                              Reference     Type        Pin     Net                   Time        Slack 
                                      Clock                                                                     
----------------------------------------------------------------------------------------------------------------
u_HV_control.u5.r_pulse_valueA[1]     w_pll_50m     FD1P3DX     Q       r_pulse_valueA[1]     0.985       11.963
u_HV_control.u5.r_pulse_valueA[2]     w_pll_50m     FD1P3DX     Q       r_pulse_valueA[2]     0.985       11.963
u_HV_control.u5.r_pulse_valueB[1]     w_pll_50m     FD1P3DX     Q       r_pulse_valueB[1]     0.985       11.963
u_HV_control.u5.r_pulse_valueD[1]     w_pll_50m     FD1P3DX     Q       r_pulse_valueD[1]     0.985       11.963
u_HV_control.u5.r_pulse_valueD[2]     w_pll_50m     FD1P3DX     Q       r_pulse_valueD[2]     0.985       11.963
u_HV_control.u5.r_pulse_valueE[1]     w_pll_50m     FD1P3DX     Q       r_pulse_valueE[1]     0.985       11.963
u_HV_control.u5.r_pulse_value1[1]     w_pll_50m     FD1P3DX     Q       r_pulse_value1[1]     0.955       11.993
u_HV_control.u5.r_pulse_value1[2]     w_pll_50m     FD1P3DX     Q       r_pulse_value1[2]     0.955       11.993
u_HV_control.u5.r_pulse_valueC[1]     w_pll_50m     FD1P3DX     Q       r_pulse_valueC[1]     0.955       11.993
u_HV_control.u5.r_pulse_valueC[2]     w_pll_50m     FD1P3DX     Q       r_pulse_valueC[2]     0.955       11.993
================================================================================================================


Ending Points with Worst Slack
******************************

                                                      Starting                                                      Required           
Instance                                              Reference     Type        Pin     Net                         Time         Slack 
                                                      Clock                                                                            
---------------------------------------------------------------------------------------------------------------------------------------
u_HV_control.u5.r_pulse_average[13]                   w_pll_50m     FD1P3DX     D       un2_r_pulse_average[13]     19.946       11.963
u_HV_control.u5.r_pulse_average[11]                   w_pll_50m     FD1P3DX     D       un2_r_pulse_average[11]     19.946       12.024
u_HV_control.u5.r_pulse_average[12]                   w_pll_50m     FD1P3DX     D       un2_r_pulse_average[12]     19.946       12.024
u_HV_control.u5.r_pulse_average[9]                    w_pll_50m     FD1P3DX     D       un2_r_pulse_average[9]      19.946       12.085
u_HV_control.u5.r_pulse_average[10]                   w_pll_50m     FD1P3DX     D       un2_r_pulse_average[10]     19.946       12.085
u_HV_control.u5.r_pulse_average[7]                    w_pll_50m     FD1P3DX     D       un2_r_pulse_average[7]      19.946       12.146
u_HV_control.u5.r_pulse_average[8]                    w_pll_50m     FD1P3DX     D       un2_r_pulse_average[8]      19.946       12.146
u_HV_control.u3.U1.u_temp_division.r_dividend[31]     w_pll_50m     FD1P3DX     D       r_dividend_5[31]            19.946       12.526
u_HV_control.u3.U1.u_temp_division.r_dividend[29]     w_pll_50m     FD1P3DX     D       r_dividend_5[29]            19.946       12.587
u_HV_control.u3.U1.u_temp_division.r_dividend[30]     w_pll_50m     FD1P3DX     D       r_dividend_5[30]            19.946       12.587
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      20.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         19.946

    - Propagation time:                      7.982
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 11.964

    Number of logic level(s):                12
    Starting point:                          u_HV_control.u5.r_pulse_valueA[1] / Q
    Ending point:                            u_HV_control.u5.r_pulse_average[13] / D
    The start point is clocked by            w_pll_50m [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK
    The end   point is clocked by            w_pll_50m [rising] (rise=0.000 fall=10.000 period=20.000) on pin CK

Instance / Net                                                           Pin      Pin               Arrival     No. of    
Name                                                        Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------------------------
u_HV_control.u5.r_pulse_valueA[1]                           FD1P3DX      Q        Out     0.985     0.985 r     -         
r_pulse_valueA[1]                                           Net          -        -       -         -           4         
u_HV_control.u5.un2_r_pulse_average_0_0_0_0_cry_1_2_RNO     ORCALUT4     A        In      0.000     0.985 r     -         
u_HV_control.u5.un2_r_pulse_average_0_0_0_0_cry_1_2_RNO     ORCALUT4     Z        Out     0.606     1.591 r     -         
un2_r_pulse_average_0_0_0_2_12_0                            Net          -        -       -         -           1         
u_HV_control.u5.un2_r_pulse_average_0_0_0_0_cry_1_2         CCU2C        A0       In      0.000     1.591 r     -         
u_HV_control.u5.un2_r_pulse_average_0_0_0_0_cry_1_2         CCU2C        COUT     Out     0.900     2.491 r     -         
un2_r_pulse_average_0_0_0_12_0_cry_2                        Net          -        -       -         -           1         
u_HV_control.u5.un2_r_pulse_average_0_0_0_0_cry_3_2         CCU2C        CIN      In      0.000     2.491 r     -         
u_HV_control.u5.un2_r_pulse_average_0_0_0_0_cry_3_2         CCU2C        S1       Out     0.799     3.291 r     -         
un2_r_pulse_average_0_0_0_2_12[4]                           Net          -        -       -         -           3         
u_HV_control.u5.un2_r_pulse_average_0_0_0_cry_3_1_RNO_3     ORCALUT4     A        In      0.000     3.291 r     -         
u_HV_control.u5.un2_r_pulse_average_0_0_0_cry_3_1_RNO_3     ORCALUT4     Z        Out     0.606     3.897 r     -         
un2_r_pulse_average_0_0_0_6_14_0                            Net          -        -       -         -           1         
u_HV_control.u5.un2_r_pulse_average_0_0_0_0_cry_3_1         CCU2C        C1       In      0.000     3.897 r     -         
u_HV_control.u5.un2_r_pulse_average_0_0_0_0_cry_3_1         CCU2C        COUT     Out     0.900     4.796 r     -         
un2_r_pulse_average_0_0_0_6_0_cry_4                         Net          -        -       -         -           1         
u_HV_control.u5.un2_r_pulse_average_0_0_0_0_cry_5_1         CCU2C        CIN      In      0.000     4.796 r     -         
u_HV_control.u5.un2_r_pulse_average_0_0_0_0_cry_5_1         CCU2C        S0       Out     0.799     5.596 r     -         
un2_r_pulse_average_0_0_0_2_6[5]                            Net          -        -       -         -           3         
u_HV_control.u5.un2_r_pulse_average_0_0_0_cry_5_0_RNO_7     ORCALUT4     A        In      0.000     5.596 r     -         
u_HV_control.u5.un2_r_pulse_average_0_0_0_cry_5_0_RNO_7     ORCALUT4     Z        Out     0.606     6.202 r     -         
un2_r_pulse_average_0_0_0_11                                Net          -        -       -         -           1         
u_HV_control.u5.un2_r_pulse_average_0_0_0_cry_5_0           CCU2C        A1       In      0.000     6.202 r     -         
u_HV_control.u5.un2_r_pulse_average_0_0_0_cry_5_0           CCU2C        COUT     Out     0.900     7.102 r     -         
un2_r_pulse_average_0_0_0_0_cry_6                           Net          -        -       -         -           1         
u_HV_control.u5.un2_r_pulse_average_0_0_0_cry_7_0           CCU2C        CIN      In      0.000     7.102 r     -         
u_HV_control.u5.un2_r_pulse_average_0_0_0_cry_7_0           CCU2C        COUT     Out     0.061     7.163 r     -         
un2_r_pulse_average_0_0_0_0_cry_8                           Net          -        -       -         -           1         
u_HV_control.u5.un2_r_pulse_average_0_0_0_cry_9_0           CCU2C        CIN      In      0.000     7.163 r     -         
u_HV_control.u5.un2_r_pulse_average_0_0_0_cry_9_0           CCU2C        COUT     Out     0.061     7.224 r     -         
un2_r_pulse_average_0_0_0_0_cry_10                          Net          -        -       -         -           1         
u_HV_control.u5.un2_r_pulse_average_0_0_0_cry_11_0          CCU2C        CIN      In      0.000     7.224 r     -         
u_HV_control.u5.un2_r_pulse_average_0_0_0_cry_11_0          CCU2C        COUT     Out     0.061     7.285 r     -         
un2_r_pulse_average_0_0_0_0_cry_12                          Net          -        -       -         -           1         
u_HV_control.u5.un2_r_pulse_average_0_0_0_s_13_0            CCU2C        CIN      In      0.000     7.285 r     -         
u_HV_control.u5.un2_r_pulse_average_0_0_0_s_13_0            CCU2C        S0       Out     0.698     7.982 r     -         
un2_r_pulse_average[13]                                     Net          -        -       -         -           1         
u_HV_control.u5.r_pulse_average[13]                         FD1P3DX      D        In      0.000     7.982 r     -         
==========================================================================================================================




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                                                                       Starting                                                    Arrival          
Instance                                                               Reference     Type           Pin           Net              Time        Slack
                                                                       Clock                                                                        
----------------------------------------------------------------------------------------------------------------------------------------------------
df1_lidar_top_reveal_coretop_instance.jtagconn16_inst_0                System        jtagconn16     jce2          jce2[0]          0.000       1.262
df1_lidar_top_reveal_coretop_instance.jtagconn16_inst_0                System        jtagconn16     jshift        jshift[0]        0.000       1.262
df1_lidar_top_reveal_coretop_instance.jtagconn16_inst_0                System        jtagconn16     ip_enable     ip_enable[0]     0.000       2.132
u2_ddr3_interface.u2_ddr_round_robin.u0_udp2ddr.AND2_t3                System        AND2           Z             wren_i           0.000       2.317
u_eth_top.u_udpcom_control.u_parameter_init.u1_sfifo_64x48.AND2_t3     System        AND2           Z             wren_i           0.000       2.317
u2_ddr3_interface.u2_ddr_round_robin.u2_flash2ddr.AND2_t3              System        AND2           Z             wren_i           0.000       2.317
u2_ddr3_interface.u2_ddr_round_robin.u3_dist2ddr.AND2_t3               System        AND2           Z             wren_i           0.000       2.317
u_eth_top.u_mac_top.u_mac_tx.u_fifo_mac_frame_2048x10.AND2_t3          System        AND2           Z             wren_i           0.000       2.317
u2_ddr3_interface.u2_ddr_round_robin.u1_para2ddr.AND2_t3               System        AND2           Z             wren_i           0.000       2.317
u_eth_top.u_ip_top.u_icmp_top.icmp_synfifo_data_2048x8.AND2_t3         System        AND2           Z             wren_i           0.000       2.317
====================================================================================================================================================


Ending Points with Worst Slack
******************************

              Starting                                                                  Required          
Instance      Reference     Type        Pin     Net                                     Time         Slack
              Clock                                                                                       
----------------------------------------------------------------------------------------------------------
encrypted     System        FD1P3DX     D       bHce7nass3oGr3x91i49E68L3tgf1aC4vmF     4.946        1.262
encrypted     System        FD1P3DX     D       3Ey9gmsfLu9yA4Loyw5GAnrEmEHrI3          4.946        1.357
encrypted     System        FD1P3DX     D       f2242iptfGG54FCF82lLaCyq0t7bJ           4.946        1.419
encrypted     System        FD1P3DX     D       3Ey9gmsfLu9yA4Loyw5GAnrEmEHrDn          4.946        1.419
encrypted     System        FD1P3DX     D       f2242iptfGG54FCF82lLaCyq0t6Dn           4.946        1.480
encrypted     System        FD1P3DX     D       f2242iptfGG54FCF82lLaCyq0t6I3           4.946        1.480
encrypted     System        FD1P3DX     D       f2242iptfGG54FCF82lLaCyq0t623           4.946        1.540
encrypted     System        FD1P3DX     D       f2242iptfGG54FCF82lLaCyq0t67J           4.946        1.540
encrypted     System        FD1P3DX     D       f2242iptfGG54FCF82lLaCyq0t6rJ           4.946        1.601
encrypted     System        FD1P3DX     D       f2242iptfGG54FCF82lLaCyq0t6xn           4.946        1.601
==========================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      3.684
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 1.262

    Number of logic level(s):                6
    Starting point:                          df1_lidar_top_reveal_coretop_instance.jtagconn16_inst_0 / jce2
    Ending point:                            encrypted / D
    The start point is clocked by            System [rising]
    The end   point is clocked by            reveal_coretop|jtck_inferred_clock[0] [falling] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                                             Pin      Pin               Arrival     No. of    
Name                                                        Type           Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------------------------------
df1_lidar_top_reveal_coretop_instance.jtagconn16_inst_0     jtagconn16     jce2     Out     0.000     0.000 r     -         
jce2[0]                                                     Net            -        -       -         -           10        
encrypted                                                   ORCALUT4       C        In      0.000     0.000 r     -         
encrypted                                                   ORCALUT4       Z        Out     0.870     0.870 r     -         
brrsbLf6AoEnFss                                             Net            -        -       -         -           34        
encrypted                                                   ORCALUT4       A        In      0.000     0.870 r     -         
encrypted                                                   ORCALUT4       Z        Out     0.606     1.476 r     -         
rdsGlvdvxxBJozv6e3A84g0Iy2haeqkCs                           Net            -        -       -         -           1         
encrypted                                                   ORCALUT4       A        In      0.000     1.476 r     -         
encrypted                                                   ORCALUT4       Z        Out     0.606     2.082 f     -         
kf1jbvscdmprJJo36KdLiK03ICa4FFyfrtwq                        Net            -        -       -         -           1         
encrypted                                                   ORCALUT4       C        In      0.000     2.082 f     -         
encrypted                                                   ORCALUT4       Z        Out     0.606     2.688 f     -         
kf1jbvscdmprJJo36KdLiK03ICa4FFyfrtwr                        Net            -        -       -         -           1         
encrypted                                                   ORCALUT4       C        In      0.000     2.688 f     -         
encrypted                                                   ORCALUT4       Z        Out     0.606     3.294 f     -         
rdsGlvdvxxBJozv6e3A84g0Iy2hee5b7c                           Net            -        -       -         -           1         
encrypted                                                   ORCALUT4       C        In      0.000     3.294 f     -         
encrypted                                                   ORCALUT4       Z        Out     0.390     3.684 r     -         
bHce7nass3oGr3x91i49E68L3tgf1aC4vmF                         Net            -        -       -         -           1         
encrypted                                                   FD1P3DX        D        In      0.000     3.684 r     -         
============================================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
@W: MT446 :"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":43:0:43:0|Timing constraint (from [get_clocks i_tdc1_lvds_serclk] to [get_clocks w_iddr_sclk1]) (multi path 1) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
@W: MT446 :"d:/freework/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sdc":66:0:66:0|Timing constraint (from [get_clocks i_tdc2_lvds_serclk] to [get_clocks w_iddr_sclk2]) (multi path 1) was not applied to the design because none of the '-to' objects specified by the constraint exist in the design 
None

Finished final timing analysis (Real Time elapsed 0h:01m:44s; CPU Time elapsed 0h:01m:42s; Memory used current: 390MB peak: 470MB)


Finished timing report (Real Time elapsed 0h:01m:44s; CPU Time elapsed 0h:01m:43s; Memory used current: 390MB peak: 470MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_45f-7

Register bits: 9946 of 43848 (23%)
PIC Latch:       0
I/O cells:       56
Block Rams : 38 of 108 (35%)

DSP primitives:       9 of 108 (8%)

Details:
ALU54B:         2
AND2:           38
BB:             1
CCU2C:          2526
CLKDIVF:        2
DDRDLLA:        2
DELAYG:         2
DLLDELD:        2
DP16KD:         15
DPR16X4C:       51
ECLKSYNCB:      2
EHXPLLL:        2
FD1P3AX:        436
FD1P3BX:        520
FD1P3DX:        6001
FD1P3IX:        449
FD1S3AX:        165
FD1S3AY:        6
FD1S3BX:        139
FD1S3DX:        1933
FD1S3IX:        268
GSR:            1
IB:             18
IDDRX2F:        2
IFS1P3DX:       6
IFS1P3IX:       3
INV:            155
L6MUX21:        80
MULT18X18D:     7
MUX81:          20
OB:             35
OBZ:            2
OFS1P3BX:       10
OFS1P3DX:       7
OFS1P3IX:       3
OR2:            7
ORCALUT4:       9877
PDPW16KD:       23
PFUMX:          400
PUR:            1
ROM16X1A:       202
USRMCLK:        1
VHI:            140
VLO:            140
XOR2:           118
ddr3_ipcore:    1
ddr_clks_ddr3_ipcore: 1
jtagconn16:     1
pmi_ram_dp:     2
pmi_ram_dp:     1
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:01m:45s; CPU Time elapsed 0h:01m:44s; Memory used current: 170MB peak: 470MB)

Process took 0h:01m:45s realtime, 0h:01m:44s cputime
# Wed May 21 20:05:14 2025

###########################################################]


Synthesis exit by 0.

edif2ngd -ip "D:/TOOL/LatticeDiamond/diamond/3.13/module" -ic reveal -nopropwarn -l "ECP5U" -d LFE5U-45F -path "D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1" -path "D:/FreeWork/df1_second_round/df1_3dprj_dev/prj"   "D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/df1_lidar_top_impl1.edi" "df1_lidar_top_impl1.ngo"   
edif2ngd:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Writing the design to df1_lidar_top_impl1.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr124124p130655d1.edn


D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1>"D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 4 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -reset_rel async  -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr124124p130655d1 -pmi 
SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Wed May 21 20:05:24 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 4 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr124124p130655d1 -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr124124p130655d1
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[1:0], RdAddress[1:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr124124p130655d1.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr124124p130655d1.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr124124p130655d1.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr124124p130655d1_0.edn


D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1>"D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 4 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -reset_rel async  -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr124124p130655d1_0 -pmi 
SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Wed May 21 20:05:24 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00 -type bram -wp 10 -rp 0011 -data_width 1 -num_rows 4 -rdata_width 1 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr124124p130655d1_0 -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr124124p130655d1_0
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[1:0], RdAddress[1:0], Data[0:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[0:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr124124p130655d1_0.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr124124p130655d1_0.srp
    Estimated Resource Usage:
            EBR : 1

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr124124p130655d1_0.ngo...

Generating edif netlist for IP cell pmi_ram_dpebnonesadr8012409680124096p13a9735a.edn


D:\FreeWork\df1_second_round\df1_3dprj_dev\prj\impl1>"D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/bin/nt64/scuba" -w -bus_exp 7 -bb -arch sa5p00 -type bram -wp 10 -rp 0011 -data_width 80 -num_rows 4096 -rdata_width 80 -read_reg1 outreg -gsr DISABLED -reset_rel async  -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr8012409680124096p13a9735a -pmi 
SCUBA, Version Diamond (64-bit) 3.13.0.56.2
Wed May 21 20:05:25 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/bin/nt64/scuba -w -bus_exp 7 -bb -arch sa5p00 -type bram -wp 10 -rp 0011 -data_width 80 -num_rows 4096 -rdata_width 80 -read_reg1 outreg -gsr DISABLED -reset_rel async -memformat bin -cascade -1 -n pmi_ram_dpEbnonesadr8012409680124096p13a9735a -pmi 
    Circuit name     : pmi_ram_dpEbnonesadr8012409680124096p13a9735a
    Module type      : RAM_DP
    Module Version   : 6.5
    Ports            : 
	Inputs       : WrAddress[11:0], RdAddress[11:0], Data[79:0], WE, RdClock, RdClockEn, Reset, WrClock, WrClockEn
	Outputs      : Q[79:0]
    I/O buffer       : not inserted
    EDIF output      : pmi_ram_dpEbnonesadr8012409680124096p13a9735a.edn
    Bus notation     : big endian
    Report output    : pmi_ram_dpEbnonesadr8012409680124096p13a9735a.srp
    Estimated Resource Usage:
            LUT : 80
            EBR : 18
            Reg : 2

END   SCUBA Module Synthesis
Writing the design to pmi_ram_dpEbnonesadr8012409680124096p13a9735a.ngo...

Total CPU Time: 1 secs  
Total REAL Time: 3 secs  
Peak Memory Usage: 123 MB


ngdbuild  -a "ECP5U" -d LFE5U-45F  -p "D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/sa5p00/data"  -p "D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1" -p "D:/FreeWork/df1_second_round/df1_3dprj_dev/prj" -p "D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/reveal_workspace/debug" -p "D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore" -p "D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/divider_24bit" -p "D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/divider_32x24" -p "D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_lidar_ip/divider_34x16"  "df1_lidar_top_impl1.ngo" "df1_lidar_top_impl1.ngd"  	
ngdbuild:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Reading 'df1_lidar_top_impl1.ngo' ...
Loading NGL library 'D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/sa5p00/data/sa5plib.ngl'...
Loading NGL library 'D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/xo2c00/data/xo2clib.ngl'...
Loading NGL library 'D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/mg5g00/data/mg5glib.ngl'...
Loading NGL library 'D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGO design 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr3_ipcore.ngo'...
Loading NGO design 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/pmi_distributed_dpramebnonen14664pb76a61a.ngo'...
Loading NGO design 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/pmi_distributed_dpramebnonen14664pb76a61a_0.ngo'...
Loading NGO design 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/ddr_clks_ddr3_ipcore.ngo'...
Loading NGO design 'D:/FreeWork/df1_second_round/df1_3dprj_dev/src/ip/df1_ddr3_ip/ddr3_ipcore/pmi_pll_fp0o50e51331pedc31dc.ngo'...
Loading NGO design 'D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/pmi_ram_dpebnonesadr124124p130655d1.ngo'...
Loading NGO design 'D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/pmi_ram_dpebnonesadr124124p130655d1_0.ngo'...
Loading NGO design 'D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/pmi_ram_dpebnonesadr8012409680124096p13a9735a.ngo'...
Loading NGL library 'D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/data/neoprims.ngl'...
Loading NGL library 'D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/data/neomacro.ngl'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design 'D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga/sa5p00/data/sa5phub.ngl'...


Running DRC...

    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/VCC" arg2="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/GND" arg2="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/rd_dout_tcnt[4]" arg2="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/rd_dout_tcnt[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/rd_dout_tu[12]" arg2="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/rd_dout_tu[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/rd_dout_tu[3]" arg2="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/rd_dout_tu[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_HV_control/u6/r_pulse_value3_CR15_ram_1_DO2" arg2="u_HV_control/u6/r_pulse_value3_CR15_ram_1_DO2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_HV_control/u6/r_pulse_value3_CR15_ram_1_DO3" arg2="u_HV_control/u6/r_pulse_value3_CR15_ram_1_DO3"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/dcntl[0]" arg2="u_ddr3/ddr3_ipcore_inst/dcntl[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/dcntl[1]" arg2="u_ddr3/ddr3_ipcore_inst/dcntl[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/dcntl[2]" arg2="u_ddr3/ddr3_ipcore_inst/dcntl[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/dcntl[3]" arg2="u_ddr3/ddr3_ipcore_inst/dcntl[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/dcntl[4]" arg2="u_ddr3/ddr3_ipcore_inst/dcntl[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/dcntl[5]" arg2="u_ddr3/ddr3_ipcore_inst/dcntl[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/dcntl[6]" arg2="u_ddr3/ddr3_ipcore_inst/dcntl[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/dcntl[7]" arg2="u_ddr3/ddr3_ipcore_inst/dcntl[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/rt_err" arg2="u_ddr3/ddr3_ipcore_inst/rt_err"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/VCC" arg2="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/GND" arg2="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/rd_dout_tm[12]" arg2="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/rd_dout_tm[12]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/ren_jtck" arg2="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/ren_jtck"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_motor_rd1" arg2="i_motor_rd1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_motor_rd2" arg2="i_motor_rd2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_tdc_interrupt[0]" arg2="i_tdc_interrupt[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="i_tdc_interrupt[1]" arg2="i_tdc_interrupt[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/VCC" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/VCC"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/GND" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/GND"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/mirror_on" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/mirror_on"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/pio_read" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/pio_read"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/dqs_out_en_erly" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/dqs_out_en_erly"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[2]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[3]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[6]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[7]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/rt_dqs_read[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/rdcflag" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/rdcflag"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/wrcflag" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/wrcflag"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/rdcflag" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/rdcflag"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/wrcflag" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/wrcflag"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[10].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[10].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[4].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[4].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[11].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[11].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[3].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[3].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[7].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[7].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[5].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[5].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[13].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[13].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[15].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[15].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[14].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[14].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[9].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[9].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[1].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[1].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[8].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[8].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[12].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[12].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[0].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[0].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[2].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[2].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[6].bidi_cell/dqwl" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[6].bidi_cell/dqwl"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdclksel_rvl[5]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdclksel_rvl[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdclksel_rvl[4]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdclksel_rvl[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdclksel_rvl[3]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdclksel_rvl[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdclksel_rvl[2]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdclksel_rvl[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdclksel_rvl[1]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdclksel_rvl[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdclksel_rvl[0]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdclksel_rvl[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[7]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[7]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[6]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[6]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[5]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[5]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[4]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[4]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[3]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[3]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[2]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[2]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[1]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[1]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[0]" arg2="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_dqs_read_rvl[0]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_clocking/CLKOK2" arg2="u_ddr3/ddr3_ipcore_inst/U1_clocking/CLKOK2"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="u_ddr3/ddr3_ipcore_inst/U1_clocking/clkok" arg2="u_ddr3/ddr3_ipcore_inst/U1_clocking/clkok"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/tdoa" arg2="sa5phub/tdoa"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/cdn" arg2="sa5phub/cdn"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/ip_enable[15]" arg2="sa5phub/ip_enable[15]"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/genblk8.un1_jtagg_u_1" arg2="sa5phub/genblk8.un1_jtagg_u_1"  />
    <postMsg mid="1166052" type="Warning" dynamic="2" navigation="1" arg0="logical" arg1="sa5phub/genblk8.un1_jtagg_u" arg2="sa5phub/genblk8.un1_jtagg_u"  />
    <postMsg mid="1163101" type="Warning" dynamic="1" navigation="0" arg0="74"  />

Design Results:
  29708 blocks expanded
Complete the first expansion.
Writing 'df1_lidar_top_impl1.ngd' ...
Total CPU Time: 5 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 217 MB


map -a "ECP5U" -p LFE5U-45F -t CABGA256 -s 7 -oc Industrial   "df1_lidar_top_impl1.ngd" -o "df1_lidar_top_impl1_map.ncd" -pr "df1_lidar_top_impl1.prf" -mp "df1_lidar_top_impl1.mrp" -lpf "D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/df1_lidar_top_impl1_synplify.lpf" -lpf "D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.lpf"             
map:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
   Process the file: df1_lidar_top_impl1.ngd
   Picdevice="LFE5U-45F"

   Pictype="CABGA256"

   Picspeed=7

   Remove unused logic

   Do not produce over sized NCDs.

Part used: LFE5U-45FCABGA256, Performance used: 7.

    <postMsg mid="1100087" type="Warning" dynamic="2" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/df1_lidar_top_impl1_synplify.lpf(93): Semantic error in &quot;BLOCK PATH FROM CLKNET &quot;i_tdc2_lvds_serclk&quot; TO CLKNET &quot;i_tdc1_lvds_serclk&quot; ;&quot;: " arg1="i_tdc2_lvds_serclk matches no clock nets in the design. i_tdc1_lvds_serclk matches no clock nets in the design. " arg2="D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/df1_lidar_top_impl1_synplify.lpf" arg3="93"  />
    <postMsg mid="1100087" type="Warning" dynamic="2" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/df1_lidar_top_impl1_synplify.lpf(101): Semantic error in &quot;BLOCK PATH FROM CLKNET &quot;i_tdc1_lvds_serclk&quot; TO CLKNET &quot;i_tdc2_lvds_serclk&quot; ;&quot;: " arg1="i_tdc1_lvds_serclk matches no clock nets in the design. i_tdc2_lvds_serclk matches no clock nets in the design. " arg2="D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/impl1/df1_lidar_top_impl1_synplify.lpf" arg3="101"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.lpf(177): Semantic error in &quot;IOBUF PORT &quot;i_motor_rd1&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="i_motor_rd1" arg2="D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.lpf" arg3="177"  />
    <postMsg mid="1100644" type="Warning" dynamic="2" navigation="2" arg0="D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.lpf(178): Semantic error in &quot;IOBUF PORT &quot;i_motor_rd2&quot; IO_TYPE=LVCMOS33 ;&quot;: " arg1="i_motor_rd2" arg2="D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.lpf" arg3="178"  />
Loading device for application map from file 'sa5p45.nph' in environment: D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.50.

Running general design DRC...

Removing unused logic...

    <postMsg mid="52131473" type="Warning" dynamic="1" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0"  />
    <postMsg mid="52131473" type="Warning" dynamic="1" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0"  />
Optimizing...

612 CCU2 constant inputs absorbed.

    <postMsg mid="51001030" type="Warning" dynamic="1" navigation="0" arg0="w_rst_n_i"  />
    <postMsg mid="52101218" type="Warning" dynamic="3" navigation="0" arg0="u_phy_mdio_ctrl_u_phy_mdio_drive_phy_mdio_direc_iio" arg1="io_phy_mdio" arg2="io_phy_mdio_pad"  />
INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r0 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[10].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r1 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[4].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r2 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[11].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r3 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[3].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r4 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[7].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r5 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[5].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r6 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[13].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r7 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[15].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r8 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[14].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r9 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[9].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r10 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[1].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/U1_TSHX2DQA$r11 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[8].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r12 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[0].bidi_cell/bidiInst0.

INFO: Tristate DDR u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/U1_TSHX2DQA$r13 is replicated for u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_data_io/u[2].bidi_cell/bidiInst0.

    <postMsg mid="52131464" type="Warning" dynamic="1" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0"  />
    <postMsg mid="52131464" type="Warning" dynamic="1" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0"  />
    <postMsg mid="52131250" type="Warning" dynamic="1" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0"  />
    <postMsg mid="52131253" type="Warning" dynamic="1" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0"  />
    <postMsg mid="52131256" type="Warning" dynamic="1" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="51"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="50"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="49"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="48"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="47"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="46"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="45"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="44"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="43"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="42"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="41"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="40"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="39"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="38"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="37"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="36"  />
    <postMsg mid="52131464" type="Warning" dynamic="1" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0"  />
    <postMsg mid="52131464" type="Warning" dynamic="1" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0"  />
    <postMsg mid="52131250" type="Warning" dynamic="1" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0"  />
    <postMsg mid="52131253" type="Warning" dynamic="1" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0"  />
    <postMsg mid="52131256" type="Warning" dynamic="1" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="51"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="50"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="49"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="48"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="47"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="46"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="45"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="44"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="43"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="42"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="41"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="40"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="39"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="38"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="37"  />
    <postMsg mid="52131342" type="Warning" dynamic="2" navigation="0" arg0="u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0" arg1="36"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_motor_rd1"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_motor_rd2"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_tdc_interrupt[1:0](1)"  />
    <postMsg mid="51001046" type="Warning" dynamic="1" navigation="0" arg0="i_tdc_interrupt[1:0](0)"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="u_mpt2042_top/u2_mpt2042_cfg/u_mpt2042_rom/mpt2042_rom_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="u_mpt2042_top/u1_mpt2042_cfg/u_mpt2042_rom/mpt2042_rom_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="u_eth_top/u_udpcom_control/u_datagram_parser/code2_ram/code_ram128x32_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="u_eth_top/u_udpcom_control/u_datagram_parser/code1_ram/code_ram128x32_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="u_eth_top/u_udpcom_control/u_datagram_parser/u_calib_data2/dataram_1024x8_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="u_eth_top/u_udpcom_control/u_datagram_parser/u_calib_data1/dataram_1024x8_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="u_eth_top/u_udpcom_control/u_datagram_parser/u_loop_data2/dataram_1024x8_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="u_eth_top/u_udpcom_control/u_datagram_parser/u_loop_data1/dataram_1024x8_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="u_eth_top/u_udpcom_control/u_datagram_parser/u_cache_data/dataram_1024x8_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="u_eth_top/u_udpcom_control/u_datagram_parser/udprx_dataram/dataram_2048x8_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="u_eth_top/u_ip_top/u_udp_top/udprx_dataram/dataram_2048x8_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_0/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr124124p130655d1_0_0_0"  />
    <postMsg mid="51001051" type="Warning" dynamic="1" navigation="0" arg0="df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_1/genblk1.te_tt_ebr_ram/pmi_ram_dpEbnonesadr124124p130655d1_0_0_0_0"  />



Design Summary:
   Number of registers:  12252 out of 44439 (28%)
      PFU registers:        12224 out of 43848 (28%)
      PIO registers:           28 out of   591 (5%)
   Number of SLICEs:     12618 out of 21924 (58%)
      SLICEs as Logic/ROM:  12441 out of 21924 (57%)
      SLICEs as RAM:          177 out of 16443 (1%)
      SLICEs as Carry:       2637 out of 21924 (12%)
   Number of LUT4s:        18875 out of 43848 (43%)
      Number used as logic LUTs:        13247
      Number used as distributed RAM:   354
      Number used as ripple logic:      5274
      Number used as shift registers:     0
   Number of PIO sites used: 109 out of 197 (55%)
      Number of PIO sites used for single ended IOs: 93
      Number of PIO sites used for differential IOs: 16 (represented by 8 PIO comps in NCD)
   Number of IDDR/ODDR/TDDR cells used: 80 out of 591 (14%)
      Number of IDDR cells:  18
      Number of ODDR cells:  44
      Number of TDDR cells:  18
   Number of PIO using at least one IDDR/ODDR/TDDR: 46 (5 differential)
      Number of PIO using IDDR only:        2 (2 differential)
      Number of PIO using ODDR only:       26 (1 differential)
      Number of PIO using TDDR only:        0 (0 differential)
      Number of PIO using IDDR/ODDR:        0 (0 differential)
      Number of PIO using IDDR/TDDR:        0 (0 differential)
      Number of PIO using ODDR/TDDR:        2 (2 differential)
      Number of PIO using IDDR/ODDR/TDDR:  16 (0 differential)
   Number of block RAMs:  58 out of 108 (54%)
   Number of GSRs:  1 out of 1 (100%)
   JTAG used :      Yes
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   DTR used :   No
   Number of Dynamic Bank Controller (BCINRD):  0 out of 4 (0%)
   Number of Dynamic Bank Controller (BCLVDSOB):  0 out of 4 (0%)
   Number of DCC:  0 out of 60 (0%)
   Number of DCS:  0 out of 2 (0%)
   Number of PLLs:  3 out of 4 (75%)
   Number of DDRDLLs:  3 out of 4 (75%)
   Number of CLKDIV:  3 out of 4 (75%)
   Number of ECLKSYNC:  3 out of 10 (30%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and ripple logic.

   Number Of Mapped DSP Components:
   --------------------------------
   MULT18X18D          7
   MULT9X9D            0
   ALU54B              2
   ALU24B              0
   PRADD18A            0
   PRADD9A             0
   --------------------------------
   Number of Used DSP MULT Sites:  14 out of 144 (9 %)
   Number of Used DSP ALU Sites:  4 out of 72 (5 %)
   Number of Used DSP PRADD Sites:  0 out of 144 (0 %)
   Number of clocks:  24
     Net i_clk_50m_c: 16 loads, 16 rising, 0 falling (Driver: PIO i_clk_50m )
     Net w_pll_150m: 58 loads, 58 rising, 0 falling (Driver: u_pll/PLLInst_0 )
     Net w_pll_100m: 3930 loads, 3930 rising, 0 falling (Driver: u_pll/PLLInst_0 )
     Net u_eth_top.w_ethphy_refclk_90: 41 loads, 41 rising, 0 falling (Driver: u_eth_top/u_eth_pll/PLLInst_0 )
     Net i_ethphy_refclk_c: 21 loads, 21 rising, 0 falling (Driver: PIO i_ethphy_refclk )
     Net w_pll_50m: 879 loads, 879 rising, 0 falling (Driver: u_pll/PLLInst_0 )
     Net w_iddr_sclk2: 120 loads, 120 rising, 0 falling (Driver: u2_iddr_tdc2/Inst6_CLKDIVF )
     Net w_iddr_sclk1: 120 loads, 120 rising, 0 falling (Driver: u1_iddr_tdc1/Inst6_CLKDIVF )
     Net u2_iddr_tdc2/eclko: 3 loads, 3 rising, 0 falling (Driver: u2_iddr_tdc2/Inst5_ECLKSYNCB )
     Net u2_iddr_tdc2/eclki: 1 loads, 1 rising, 0 falling (Driver: u2_iddr_tdc2/Inst3_DLLDELD )
     Net u1_iddr_tdc1/eclko: 3 loads, 3 rising, 0 falling (Driver: u1_iddr_tdc1/Inst5_ECLKSYNCB )
     Net u1_iddr_tdc1/eclki: 1 loads, 1 rising, 0 falling (Driver: u1_iddr_tdc1/Inst3_DLLDELD )
     Net w_sclk: 1677 loads, 1676 rising, 1 falling (Driver: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF )
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[1]: 9 loads, 9 rising, 0 falling (Driver: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf )
     Net u_ddr3/ddr3_ipcore_inst/eclk: 26 loads, 26 rising, 0 falling (Driver: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_ECLKSYNCB )
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[1]: 8 loads, 8 rising, 0 falling (Driver: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf )
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/dqsw: 1 loads, 1 rising, 0 falling (Driver: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf )
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/dqsw: 1 loads, 1 rising, 0 falling (Driver: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf )
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsr90[0]: 8 loads, 8 rising, 0 falling (Driver: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf )
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/dqsw270[0]: 9 loads, 9 rising, 0 falling (Driver: u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf )
     Net u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c: 1 loads, 1 rising, 0 falling (Driver: PIO i_ddrclk_100m )
     Net u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos: 12 loads, 12 rising, 0 falling (Driver: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 )
     Net u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop: 2 loads, 2 rising, 0 falling (Driver: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0 )
     Net jtaghub16_jtck: 230 loads, 0 rising, 230 falling (Driver: sa5phub/genblk8.jtagg_u )
   Number of Clock Enables:  741
     Net r_ddrrst_n: 4 loads, 4 LSLICEs
     Net u_flash_control.u_spi_flash_top.u_spi_cmd.u_flashspi_master.N_94_i: 1 loads, 0 LSLICEs
     Net state_ns_0_o2_3_RNI4C101[2]: 1 loads, 0 LSLICEs
     Net u_phy_mdio_ctrl/w_exec_done: 7 loads, 7 LSLICEs
     Net u_phy_mdio_ctrl/u_phy_mdio_drive/phy_N_3_mux_0_0_i: 1 loads, 1 LSLICEs
     Net u_phy_mdio_ctrl/u_phy_mdio_drive/r_N_3_mux_0_i: 38 loads, 38 LSLICEs
     Net u_phy_mdio_ctrl/u_phy_mdio_drive/phy_smi_read_flag_eena: 1 loads, 1 LSLICEs
     Net u_phy_mdio_ctrl/u_phy_mdio_drive/r_mdio_rdata_eena: 2 loads, 2 LSLICEs
     Net u_phy_mdio_ctrl/u_phy_mdio_drive/r_mdio_com_flag_eena: 1 loads, 1 LSLICEs
     Net u_phy_mdio_ctrl/u_phy_mdio_drive/phy_mdc_eena: 1 loads, 1 LSLICEs
     Net u_phy_mdio_ctrl.u_phy_mdio_drive.phy_N_3_mux_i: 1 loads, 1 LSLICEs
     Net u_phy_mdio_ctrl/N_10: 11 loads, 11 LSLICEs
     Net u_phy_mdio_ctrl/N_235_i: 1 loads, 1 LSLICEs
     Net u_phy_mdio_ctrl/r_delay_ms_cnt: 9 loads, 9 LSLICEs
     Net u_phy_mdio_ctrl/r_delay_ms_cnte: 7 loads, 7 LSLICEs
     Net u_phy_mdio_ctrl/r_curr_state[17]: 1 loads, 1 LSLICEs
     Net u_phy_mdio_ctrl/N_123_i: 1 loads, 1 LSLICEs
     Net u_HV_control/r_sample_flag: 96 loads, 96 LSLICEs
     Net u_HV_control/u6/G_6_RNITKM3: 5 loads, 5 LSLICEs
     Net u_HV_control/r_temp_valid: 6 loads, 6 LSLICEs
     Net u_HV_control/u3/u2/r_apdhv_incv_RNO: 1 loads, 1 LSLICEs
     Net u_HV_control/u3/u2/r_table_state19: 2 loads, 2 LSLICEs
     Net u_HV_control/u3/u2/un10_0_a2: 2 loads, 2 LSLICEs
     Net u_HV_control/u3/u2/un12_0: 1 loads, 1 LSLICEs
     Net u_HV_control/u3/u2/N_8: 6 loads, 6 LSLICEs
     Net u_HV_control/u3/N_54_i: 4 loads, 4 LSLICEs
     Net u_HV_control/u3/r_dac_state_ns[6]: 5 loads, 5 LSLICEs
     Net u_HV_control/u3/U1/u_temp_division/r_cal_cnte: 26 loads, 26 LSLICEs
     Net u_HV_control/u3/U1/u_temp_division/r_cal_state_ns_i_0_i[0]: 1 loads, 1 LSLICEs
     Net u_HV_control/u3/U1/u_temp_division/un1_r_cal_state_4_0: 9 loads, 9 LSLICEs
     Net u_HV_control/u3/U1/u_temp_division/un1_r_cal_state_3_0: 7 loads, 7 LSLICEs
     Net u_HV_control/u3/U1/r_mult_en: 33 loads, 32 LSLICEs
     Net u_HV_control/u3/U1/r_temp_done_RNO: 1 loads, 1 LSLICEs
     Net u_HV_control/u3/U1/N_257_i: 2 loads, 2 LSLICEs
     Net u_HV_control/u3/U1/un1_r_temp_state_26_i: 8 loads, 8 LSLICEs
     Net u_HV_control/u3/U1/N_251_i: 16 loads, 16 LSLICEs
     Net u_HV_control/u3/U1/r_temp_nume: 3 loads, 3 LSLICEs
     Net u_HV_control/u3/U1/un1_r_temp_state_21_i: 1 loads, 1 LSLICEs
     Net u_HV_control/u3/U1/N_259_i: 8 loads, 8 LSLICEs
     Net u_HV_control/u3/U1/N_192_i: 24 loads, 24 LSLICEs
     Net u_HV_control/u3/U1/un1_r_temp_state_17_0_0: 5 loads, 5 LSLICEs
     Net u_HV_control/w_dac_start: 5 loads, 5 LSLICEs
     Net u_HV_control/u_adc_sample/u1_spi/o_adc_data_RNO[8]: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/u1_spi/o_adc_sclk_RNO_0: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/u1_spi/un1_o_adc_cs9_0_0: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/u1_spi/o_adc_datace[0]: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/u1_spi/o_adc_datace[1]: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/u1_spi/o_adc_datace[2]: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/u1_spi/o_adc_datace[3]: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/u1_spi/o_adc_datace[4]: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/u1_spi/o_adc_datace[5]: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/u1_spi/o_adc_datace[6]: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/u1_spi/o_adc_datace[7]: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/u1_spi/un1_next_state_0_sqmuxa_1_0_0: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/N_102_i: 1 loads, 1 LSLICEs
     Net u_HV_control/u_adc_sample/r_adc_state_0_sqmuxa: 5 loads, 5 LSLICEs
     Net u_HV_control/r_init_flag7: 15 loads, 15 LSLICEs
     Net u_dist/u_loop_packet/r_loop_wraddre: 6 loads, 6 LSLICEs
     Net u_dist/u_loop_packet/r_packet_nume: 9 loads, 9 LSLICEs
     Net w_loop_pingpang: 4 loads, 0 LSLICEs
     Net u_dist/u_loop_packet/N_113_i: 28 loads, 28 LSLICEs
     Net u_dist/u_loop_packet/r_loop_state[3]: 4 loads, 4 LSLICEs
     Net u_dist/u_loop_packet/N_114_i: 8 loads, 8 LSLICEs
     Net w_calib_pingpang: 4 loads, 0 LSLICEs
     Net u_dist/u_calib_data/r_packet_nume: 9 loads, 9 LSLICEs
     Net u_dist/u_calib_data/un1_i_newsig_sync_g: 28 loads, 28 LSLICEs
     Net u_dist/u_calib_data/r_calib_state65: 4 loads, 4 LSLICEs
     Net u_dist/u_calib_data/r_calib_wraddre: 6 loads, 6 LSLICEs
     Net u_dist/u_calib_data/r_calib_pingpang5: 7 loads, 7 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_dataprc/r_curr_state[2]: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_dataprc/N_240_i: 5 loads, 5 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_dataprc/N_238_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_dataprc/N_249_i: 2 loads, 2 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_dataprc/N_215_i: 8 loads, 8 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_dataprc/un1_r_curr_state_8_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_dataprc/un1_r_curr_state_7_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_dataprc/N_246_i: 16 loads, 16 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_dataprc/un1_r_delay_clkcnt19_3_i: 8 loads, 8 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_dataprc/un1_r_delay_clkcnt19_4_i: 8 loads, 8 LSLICEs
     Net u_mpt2042_top/un1_r_tdc_fdata_0_sqmuxa_g: 16 loads, 16 LSLICEs
     Net w_tdc_strdy: 18 loads, 18 LSLICEs
     Net u_mpt2042_top/un1_r_tdc_sig17_1_g: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/wren_i: 12 loads, 12 LSLICEs
     Net u_mpt2042_top/u2_lvds_dec/u_lasfifo_decode/rden_i: 22 loads, 22 LSLICEs
     Net u_mpt2042_top/u2_lvds_dec/u_crc8_d8/un1_i_crc_en_0: 4 loads, 4 LSLICEs
     Net u_mpt2042_top/u2_lvds_dec/r0_decode_en: 5 loads, 5 LSLICEs
     Net u_mpt2042_top/u2_lvds_dec/r_lvdsfifo_wdata_2_sqmuxa_i: 5 loads, 5 LSLICEs
     Net u_mpt2042_top/u2_lvds_dec/un1_r_idle_k285_cnt_1_i: 8 loads, 8 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_dataprc/r_curr_state[2]: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_dataprc/N_240_i: 5 loads, 5 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_dataprc/N_238_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_dataprc/N_249_i: 2 loads, 2 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_dataprc/N_215_i: 8 loads, 8 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_dataprc/un1_r_curr_state_8_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_dataprc/un1_r_curr_state_7_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_dataprc/N_246_i: 16 loads, 16 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_dataprc/un1_r_delay_clkcnt19_3_i: 8 loads, 8 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_dataprc/un1_r_delay_clkcnt19_4_i: 8 loads, 8 LSLICEs
     Net u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/wren_i: 12 loads, 12 LSLICEs
     Net u_mpt2042_top/u1_lvds_dec/u_lasfifo_decode/rden_i: 22 loads, 22 LSLICEs
     Net u_mpt2042_top/u1_lvds_dec/u_crc8_d8/un1_i_crc_en: 4 loads, 4 LSLICEs
     Net u_mpt2042_top/u1_lvds_dec/r0_decode_en: 5 loads, 5 LSLICEs
     Net u_mpt2042_top/u1_lvds_dec/r_lvdsfifo_wdata_2_sqmuxa_i_0: 5 loads, 5 LSLICEs
     Net u_mpt2042_top/u1_lvds_dec/un1_r_idle_k285_cnt_1_i: 8 loads, 8 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_spi_master/r_bit_cnte: 2 loads, 2 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_spi_master/r_spi_rdbyte_0_sqmuxa_0_o2_RNI6HKQ: 4 loads, 4 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_spi_master/N_273_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_spi_master/un13_i_a2_i_0: 1 loads, 1 LSLICEs
     Net u_mpt2042_top.u2_mpt2042_spi_master.r_spi_rdbyte_0_sqmuxa: 5 loads, 4 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_spi_master/N_280_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_spi_master/N_113_i: 5 loads, 5 LSLICEs
     Net un1_r_curr_state_6_i_0_0: 1 loads, 0 LSLICEs
     Net un1_r_curr_state_3_i_0_0: 1 loads, 0 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_cfg/r_cfgreg_cnte: 2 loads, 2 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_cfg/r_dly_clkcnte: 3 loads, 3 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_cfg/un1_r_curr_state_5_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_cfg/N_140_i: 4 loads, 4 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_cfg/un17_ac0_6: 1 loads, 1 LSLICEs
     Net w_tdc_module_en2: 5 loads, 5 LSLICEs
     Net u_mpt2042_top.u2_mpt2042_cfg.N_134_i: 1 loads, 0 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_cfg/N_139_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_cfg/un1_r_curr_state_7_i: 4 loads, 4 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_cfg/r_sec_mscnte: 6 loads, 6 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_cfg/N_131_i: 3 loads, 3 LSLICEs
     Net u_mpt2042_top/u2_mpt2042_cfg/r_1ms_uscnte: 6 loads, 6 LSLICEs
     Net u_mpt2042_top.u2_mpt2042_cfg.N_110_i: 2 loads, 0 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_spi_master/r_bit_cnte: 2 loads, 2 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_spi_master/r_spi_rdbyte_0_sqmuxa_0_o2_RNI2TEN1: 4 loads, 4 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_spi_master/N_317_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_spi_master/un13_i_a2_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top.u1_mpt2042_spi_master.r_spi_rdbyte_0_sqmuxa: 5 loads, 4 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_spi_master/N_327_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_spi_master/N_353_i: 5 loads, 5 LSLICEs
     Net un1_r_curr_state_6_i_0: 1 loads, 0 LSLICEs
     Net un1_r_curr_state_3_i_0: 1 loads, 0 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_cfg/r_cfgreg_cnte: 2 loads, 2 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_cfg/r_dly_clkcnte: 3 loads, 3 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_cfg/un1_r_curr_state_5_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_cfg/N_140_i: 4 loads, 4 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_cfg/un17_ac0_6: 1 loads, 1 LSLICEs
     Net w_tdc_module_en1: 5 loads, 5 LSLICEs
     Net u_mpt2042_top.u1_mpt2042_cfg.N_134_i: 1 loads, 0 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_cfg/N_139_i: 1 loads, 1 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_cfg/un1_r_curr_state_7_i: 4 loads, 4 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_cfg/r_sec_mscnte: 6 loads, 6 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_cfg/N_131_i: 3 loads, 3 LSLICEs
     Net u_mpt2042_top/u1_mpt2042_cfg/r_1ms_uscnte: 6 loads, 6 LSLICEs
     Net u_mpt2042_top.u1_mpt2042_cfg.N_110_i: 2 loads, 0 LSLICEs
     Net u2_iddr_tdc2/Inst_rxdll_sync/un1_not_uddcntln_1_sqmuxa_0_0: 1 loads, 1 LSLICEs
     Net u2_iddr_tdc2/Inst_rxdll_sync/un1_not_stop_1_sqmuxa_0_0: 1 loads, 1 LSLICEs
     Net u2_iddr_tdc2/Inst_rxdll_sync/un1_not_reset_1_sqmuxa_0_0: 1 loads, 1 LSLICEs
     Net u2_iddr_tdc2/Inst_rxdll_sync/un1_ns_rx_sync_0_sqmuxa_0_o3_0: 1 loads, 1 LSLICEs
     Net u2_iddr_tdc2/Inst_rxdll_sync/un1_get_ready_1_sqmuxa_0_0: 1 loads, 1 LSLICEs
     Net u2_iddr_tdc2/Inst_rxdll_sync/un1_assert_stop_2_sqmuxa_0_0: 1 loads, 1 LSLICEs
     Net u1_iddr_tdc1/Inst_rxdll_sync/un1_not_uddcntln_1_sqmuxa_0: 1 loads, 1 LSLICEs
     Net u1_iddr_tdc1/Inst_rxdll_sync/un1_not_stop_1_sqmuxa_0: 1 loads, 1 LSLICEs
     Net u1_iddr_tdc1/Inst_rxdll_sync/un1_not_reset_1_sqmuxa_0: 1 loads, 1 LSLICEs
     Net u1_iddr_tdc1/Inst_rxdll_sync/un1_ns_rx_sync_0_sqmuxa_0_o3: 1 loads, 1 LSLICEs
     Net u1_iddr_tdc1/Inst_rxdll_sync/un1_get_ready_1_sqmuxa_0: 1 loads, 1 LSLICEs
     Net u1_iddr_tdc1/Inst_rxdll_sync/un1_assert_stop_2_sqmuxa_0: 1 loads, 1 LSLICEs
     Net u2_iddr_init/r_iddr_update_0_sqmuxa_i: 1 loads, 1 LSLICEs
     Net u2_iddr_init/r_iddr_alignwd_0_sqmuxa_i: 1 loads, 1 LSLICEs
     Net u2_iddr_init/r_init_srvcd_0_sqmuxa: 1 loads, 1 LSLICEs
     Net u2_iddr_init/r_rst_srvcd_0_sqmuxa: 1 loads, 1 LSLICEs
     Net u1_iddr_init/r_iddr_update_0_sqmuxa_i: 1 loads, 1 LSLICEs
     Net u1_iddr_init/r_iddr_alignwd_0_sqmuxa_i: 1 loads, 1 LSLICEs
     Net u1_iddr_init/r_init_srvcd_0_sqmuxa: 1 loads, 1 LSLICEs
     Net u1_iddr_init/r_rst_srvcd_0_sqmuxa: 1 loads, 1 LSLICEs
     Net u_laser_control/un1_r_laser_sernum20_1_i_0: 4 loads, 4 LSLICEs
     Net w_angle_sync: 24 loads, 24 LSLICEs
     Net u_rotate_control/u4_encoder_control/u5_code_cnt/r_code_state[0]: 1 loads, 1 LSLICEs
     Net u_rotate_control/u4_encoder_control/r_opto_switch1: 4 loads, 4 LSLICEs
     Net u_rotate_control/u4_encoder_control/u5_code_cnt/un1_r_code_state_g[0]: 16 loads, 16 LSLICEs
     Net u_rotate_control/u4_encoder_control/u5_code_cnt/r_code_state_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net u_rotate_control/u4_encoder_control/w_opto_rise: 8 loads, 8 LSLICEs
     Net u_rotate_control/u4_encoder_control/u5_code_cnt/r_code_clkcnte: 17 loads, 17 LSLICEs
     Net w_code_wren2: 1 loads, 0 LSLICEs
     Net u_rotate_control/u4_encoder_control/u5_code_cnt/r_code_wraddre: 4 loads, 4 LSLICEs
     Net u_rotate_control/u4_encoder_control/u3_code_angle/u_divider_code/r_state[0]: 3 loads, 3 LSLICEs
     Net u_rotate_control/u4_encoder_control/u3_code_angle/u_divider_code/r_counte: 8 loads, 8 LSLICEs
     Net u_rotate_control/u4_encoder_control/u3_code_angle/u_divider_code/N_25: 24 loads, 24 LSLICEs
     Net u_rotate_control/u4_encoder_control/u3_code_angle/u_divider_code/r_state_1_sqmuxa: 8 loads, 8 LSLICEs
     Net u_rotate_control/u4_encoder_control/u3_code_angle/u_divider_code/N_35_i: 8 loads, 8 LSLICEs
     Net u_rotate_control/u4_encoder_control/u3_code_angle/u_divider_code/N_30_i_i: 1 loads, 1 LSLICEs
     Net u_rotate_control/u4_encoder_control/u3_code_angle/r_mult1_dataA12[2]: 22 loads, 22 LSLICEs
     Net u_rotate_control/u4_encoder_control/u3_code_angle/un11_g: 16 loads, 16 LSLICEs
     Net u_rotate_control/u4_encoder_control/u3_code_angle/N_68_g: 1 loads, 1 LSLICEs
     Net u_rotate_control/u4_encoder_control/u3_code_angle/un1_r_mult1_dataA12_4_g: 8 loads, 8 LSLICEs
     Net u_rotate_control/u4_encoder_control/u2_encoder_calculate/r_time_sumcnt9: 14 loads, 14 LSLICEs
     Net u_rotate_control/u4_encoder_control/u1_opto_switch/N_27_i: 5 loads, 5 LSLICEs
     Net u_rotate_control/u3_encoder_control/u5_code_cnt/r_code_state[0]: 1 loads, 1 LSLICEs
     Net u_rotate_control/u3_encoder_control/r_opto_switch1: 4 loads, 4 LSLICEs
     Net u_rotate_control/u3_encoder_control/u5_code_cnt/un1_r_code_state_g[0]: 16 loads, 16 LSLICEs
     Net u_rotate_control/u3_encoder_control/u5_code_cnt/r_code_state_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net u_rotate_control/u3_encoder_control/w_opto_rise: 8 loads, 8 LSLICEs
     Net u_rotate_control/u3_encoder_control/u5_code_cnt/r_code_clkcnte: 17 loads, 17 LSLICEs
     Net w_code_wren1: 1 loads, 0 LSLICEs
     Net u_rotate_control/u3_encoder_control/u5_code_cnt/r_code_wraddre: 4 loads, 4 LSLICEs
     Net u_rotate_control/u3_encoder_control/u3_code_angle/u_divider_code/r_counte: 11 loads, 11 LSLICEs
     Net u_rotate_control/u3_encoder_control/u3_code_angle/u_divider_code/r_state_1_sqmuxa: 8 loads, 8 LSLICEs
     Net u_rotate_control/u3_encoder_control/u3_code_angle/u_divider_code/N_25: 24 loads, 24 LSLICEs
     Net u_rotate_control/u3_encoder_control/u3_code_angle/u_divider_code/N_45_i: 8 loads, 8 LSLICEs
     Net u_rotate_control/u3_encoder_control/u3_code_angle/u_divider_code/N_137_i_i: 1 loads, 1 LSLICEs
     Net u_rotate_control/u3_encoder_control/u3_code_angle/r_mult1_dataA12[2]: 22 loads, 22 LSLICEs
     Net u_rotate_control/u3_encoder_control/u3_code_angle/un11_g: 16 loads, 16 LSLICEs
     Net u_rotate_control/u3_encoder_control/u3_code_angle/N_68_g: 1 loads, 1 LSLICEs
     Net u_rotate_control/u3_encoder_control/u3_code_angle/un1_r_mult1_dataA12_4_g: 8 loads, 8 LSLICEs
     Net u_rotate_control/u3_encoder_control/u2_encoder_calculate/r_time_sumcnt9: 14 loads, 14 LSLICEs
     Net u_rotate_control/u3_encoder_control/u1_opto_switch/un1_r_clk_cnt_2_i[0]: 5 loads, 5 LSLICEs
     Net u_rotate_control/u1_opto_signal_dejitter/r_opto_cnt11: 1 loads, 1 LSLICEs
     Net u_rotate_control/u0_opto_signal_dejitter/r_opto_cnt11: 1 loads, 1 LSLICEs
     Net u_motor_control/u2_motor_drive/u_divider2/r_counte: 11 loads, 11 LSLICEs
     Net u_motor_control/u2_motor_drive/u_divider2/r_state_1_sqmuxa: 8 loads, 8 LSLICEs
     Net u_motor_control/u2_motor_drive/u_divider2/N_441_i: 24 loads, 24 LSLICEs
     Net u_motor_control/u2_motor_drive/u_divider2/N_412_i: 8 loads, 8 LSLICEs
     Net u_motor_control/u2_motor_drive/u_divider1/N_104_i: 11 loads, 11 LSLICEs
     Net u_motor_control/u2_motor_drive/u_divider1/N_608_i: 8 loads, 8 LSLICEs
     Net u_motor_control/u2_motor_drive/u_divider1/N_554_i: 24 loads, 24 LSLICEs
     Net u_motor_control/u2_motor_drive/u_divider1/N_273: 8 loads, 8 LSLICEs
     Net u_motor_control/u2_motor_drive/r_state[4]: 1 loads, 1 LSLICEs
     Net u_motor_control/u2_motor_drive/r_delay_ns_cnt_i: 9 loads, 9 LSLICEs
     Net u_motor_control/u2_motor_drive/r_fg_cnt[4]: 12 loads, 12 LSLICEs
     Net u_motor_control/u2_motor_drive/N_447_i: 5 loads, 5 LSLICEs
     Net u_motor_control/u2_motor_drive/un1_r_speed_stable_flag_0: 1 loads, 1 LSLICEs
     Net u_motor_control/u2_motor_drive/N_453_i: 5 loads, 5 LSLICEs
     Net u_motor_control/u1_motor_drive/u_divider2/r_counte: 11 loads, 11 LSLICEs
     Net u_motor_control/u1_motor_drive/u_divider2/r_state_1_sqmuxa: 8 loads, 8 LSLICEs
     Net u_motor_control/u1_motor_drive/u_divider2/N_441_i: 24 loads, 24 LSLICEs
     Net u_motor_control/u1_motor_drive/u_divider2/N_412_i: 8 loads, 8 LSLICEs
     Net u_motor_control/u1_motor_drive/u_divider1/N_104_i: 11 loads, 11 LSLICEs
     Net u_motor_control/u1_motor_drive/u_divider1/N_608_i: 8 loads, 8 LSLICEs
     Net u_motor_control/u1_motor_drive/u_divider1/N_554_i: 24 loads, 24 LSLICEs
     Net u_motor_control/u1_motor_drive/u_divider1/N_273: 8 loads, 8 LSLICEs
     Net u_motor_control/u1_motor_drive/r_state[4]: 1 loads, 1 LSLICEs
     Net u_motor_control/u1_motor_drive/r_delay_ns_cnt_i: 9 loads, 9 LSLICEs
     Net u_motor_control/u1_motor_drive/r_fg_cnt[4]: 12 loads, 12 LSLICEs
     Net u_motor_control/u1_motor_drive/N_447_i: 5 loads, 5 LSLICEs
     Net u_motor_control/u1_motor_drive/un1_r_speed_stable_flag: 1 loads, 1 LSLICEs
     Net u_motor_control/u1_motor_drive/N_453_i: 5 loads, 5 LSLICEs
     Net u_motor_control/u1_signal_dejitter/r_opto_cnt11: 1 loads, 1 LSLICEs
     Net u_motor_control/u0_signal_dejitter/r_opto_cnt11: 1 loads, 1 LSLICEs
     Net u_flash_control/N_342_i: 2 loads, 2 LSLICEs
     Net u_flash_control/u_spi_flash_top/u_spi_cmd/u_flashspi_master/N_292: 1 loads, 1 LSLICEs
     Net u_flash_control/u_spi_flash_top/u_spi_cmd/u_flashspi_master/r_clk_cnt9_NE_i: 1 loads, 1 LSLICEs
     Net u_flash_control/u_spi_flash_top/u_spi_cmd/u_flashspi_master/un1_r_state_2_g: 4 loads, 4 LSLICEs
     Net u_flash_control/u_spi_flash_top/u_spi_cmd/u_flashspi_master/N_1505_i: 9 loads, 9 LSLICEs
     Net u_flash_control/u_spi_flash_top/u_spi_cmd/u_flashspi_master/r_bit_cnte: 2 loads, 2 LSLICEs
     Net u_flash_control/u_spi_flash_top/u_spi_cmd/u_flashspi_master/un1_o_spi_dclk7_1_i_i: 1 loads, 1 LSLICEs
     Net u_flash_control/u_spi_flash_top/u_spi_cmd/u_flashspi_master/o_data_outce[1]: 4 loads, 4 LSLICEs
     Net u_flash_control/u_spi_flash_top/u_spi_cmd/r_state[1]: 2 loads, 2 LSLICEs
     Net u_flash_control/u_spi_flash_top/u_spi_cmd/N_1956_i: 4 loads, 4 LSLICEs
     Net u_flash_control/u_spi_flash_top/u_spi_cmd/N_2031_i: 5 loads, 5 LSLICEs
     Net u_flash_control/o_data_req: 8 loads, 8 LSLICEs
     Net u_flash_control.u_spi_flash_top.u_spi_cmd.N_230_i: 1 loads, 0 LSLICEs
     Net u_flash_control/u_spi_flash_top/N_1957_i: 1 loads, 1 LSLICEs
     Net u_flash_control/u_spi_flash_top/r_cmd_dlycnt_3_i_0_o2[3]: 3 loads, 3 LSLICEs
     Net u_flash_control/N_1461_i: 2 loads, 2 LSLICEs
     Net u_flash_control/N_421_i: 2 loads, 2 LSLICEs
     Net u_flash_control/r_write_cnte: 5 loads, 5 LSLICEs
     Net u_flash_control/r_shift_cnte: 2 loads, 2 LSLICEs
     Net u_flash_control/N_416_i: 8 loads, 8 LSLICEs
     Net u_flash_control/N_415_i: 2 loads, 2 LSLICEs
     Net u_flash_control/N_375_i: 32 loads, 32 LSLICEs
     Net u_flash_control/r_flash2ddr_addre: 13 loads, 13 LSLICEs
     Net u_flash_control/N_373_i: 1 loads, 1 LSLICEs
     Net u_flash_control/r_ddren_cnt_flashe: 5 loads, 5 LSLICEs
     Net u_flash_control/un1_r_ddr2flash_fifo_rden_1_sqmuxa_0_o3_i_o2: 1 loads, 1 LSLICEs
     Net u_flash_control/N_413_i: 1 loads, 1 LSLICEs
     Net u_eth_top/u_eth_ctrl/un1_i_udp_rxdone_1_g: 1 loads, 1 LSLICEs
     Net u_eth_top/u_eth_ctrl/un1_i_udp_rxdone_2_i: 2 loads, 2 LSLICEs
     Net u_eth_top/u_eth_ctrl/un1_r_mac_packet_txvld8_g: 5 loads, 5 LSLICEs
     Net u_eth_top/u_eth_ctrl/un1_i_icmp_rxdone_1_g: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_udp_broadcast/r_sec_mscnte: 6 loads, 6 LSLICEs
     Net u_eth_top/u_udpcom_control/u_udp_broadcast/r_1ms_uscnte: 6 loads, 6 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/u1_sfifo_64x48/wren_i: 5 loads, 3 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/u1_sfifo_64x48/rden_i: 7 loads, 3 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/u1_sfifo_64x48/fcnt_en: 4 loads, 4 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/N_451_i: 32 loads, 32 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/N_424_i: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/r_udpfifo_wren_2: 14 loads, 14 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/r_write_cnte: 9 loads, 9 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_temp_apdhv_base7_g: 25 loads, 25 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_start_angle7: 32 loads, 32 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/r_set_cmd_id5: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_angle_reso7: 16 loads, 16 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_serial_num13_g: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/r_read_cnte: 15 loads, 15 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_pulse_start7: 32 loads, 32 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_para_state_13_g: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_motor_switch7_g: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_loopdata_flag16_i_a2_0_a3: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_login_state_0215_i_0_0: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_login_state_0215_1_i_0: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_motor_switch7_1: 24 loads, 24 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_lidar_initip5: 16 loads, 16 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/r_motor_switch7: 24 loads, 24 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/r_lidar_initip5: 16 loads, 16 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_freq_motor112_i_0_0: 16 loads, 16 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_distance_min7: 32 loads, 32 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_ddr_addr_base50_i: 9 loads, 9 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_i_calib_cycle_done_g: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/r_cali_pointnum6: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/r_cache_rdaddre: 5 loads, 5 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_angle_reso7_1_0: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_parameter_init/un1_r_angle_offset18_g: 16 loads, 16 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_i_calib_wren: 2 loads, 0 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_i_calib_pingpang: 2 loads, 0 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_i_loop_wren: 2 loads, 0 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_i_loop_pingpang: 2 loads, 0 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_cacheram_wren: 2 loads, 0 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wren: 2 loads, 0 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_byte_txcnte: 13 loads, 13 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_parse_start8_1_g: 10 loads, 10 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_waitddr_delaye: 17 loads, 17 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_cacheram_wren_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_parse_start9_i: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/N_336_i: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_tx_state[3]: 24 loads, 24 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/N_319_i: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_udp_txram_wrdata305_i: 6 loads, 6 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_txram_wraddre: 6 loads, 6 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_udp_rxram_rdaddre: 6 loads, 6 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_seq_num7: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_rx_state[5]: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_recsum_header7: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_recsum_data7: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_rddr_state10_g: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/N_457_g: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/N_376_g: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_loop_rdaddre: 6 loads, 6 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_tx_state_11_g: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_rx_state_4_g: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_get_para2ce[0]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_get_para0137_2_i: 4 loads, 4 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_get_para0137_5_i: 16 loads, 16 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_get_para0137_8_i: 20 loads, 20 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_get_cmd_id6: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_rddr_state_7_i_a2_i: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/N_455_g: 1 loads, 1 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_tx_state_13_g: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/un1_r_rx_state_5_g: 8 loads, 8 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_coe_sernumce[0]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_coe_sernumce[10]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_code_rdaddr2e: 5 loads, 5 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_code_rdaddr1e: 5 loads, 5 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_calib_rdaddre: 6 loads, 6 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_cacheram_wraddre: 6 loads, 6 LSLICEs
     Net u_eth_top/u_udpcom_control/u_datagram_parser/r_byte_rxcnte: 6 loads, 6 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_crc32_d8/un1_i_crc_en_g: 16 loads, 16 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/w_udp_recram_wren: 2 loads, 0 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/r_ip_head[1]e: 24 loads, 24 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/r_eth_head[0]_0_sqmuxa_0_RNIIQTC: 56 loads, 56 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/r_trig_tx_en: 9 loads, 9 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/r_eth_head[0]_0_sqmuxa: 24 loads, 24 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/N_54_i: 1 loads, 1 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/r_udp_txvld_1: 8 loads, 8 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/r_udp_txram_rdaddre: 6 loads, 6 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/r_tx_data_num4: 24 loads, 24 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/r_skip_en: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/un1_r_ip_head[2]_1_sqmuxa_2_i: 8 loads, 8 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/r_data_cnte: 8 loads, 8 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/r_data_cnt11: 3 loads, 3 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_rx/r_next_state[3]: 8 loads, 8 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_rx/r_skip_en34_m: 8 loads, 8 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_rx/r_rec_byte_num_0_sqmuxa_1: 12 loads, 12 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_rx/N_417_i: 6 loads, 6 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_rx/r_udp_byte_numce[0]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_rx/r_udp_byte_numce[8]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_rx/un1_r_next_state_13_i_0: 8 loads, 8 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_rx/un1_r_next_state_17_i: 24 loads, 24 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_rx/un1_r_next_state_19_i: 12 loads, 12 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_rx/r_eth_type_1_sqmuxa: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_rx/r_cnt_1_sqmuxa_1: 9 loads, 9 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_rx/r_cnte: 5 loads, 5 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_crc32_d8/un1_i_crc_en_g: 16 loads, 16 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/icmp_synfifo_data_2048x8/wren_i: 8 loads, 6 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/icmp_synfifo_data_2048x8/rden_i: 8 loads, 6 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/icmp_synfifo_data_2048x8/fcnt_en: 6 loads, 6 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_tx/un1_N_3_mux_0_0: 8 loads, 8 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_tx/r_skip_en: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_tx/r_ip_head[1]e: 33 loads, 33 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_tx/r_ip_head[2]_0_sqmuxa: 58 loads, 58 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_tx/r_eth_head[0]_0_sqmuxa: 24 loads, 24 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_tx/r_txdata_num4: 16 loads, 16 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_tx/un1_r_tx_req_1_sqmuxa_g: 1 loads, 1 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_tx/r_real_add_cnte: 3 loads, 3 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_tx/un1_r_ip_head[2]_1_sqmuxa_2_i: 8 loads, 8 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_tx/N_71_i: 8 loads, 8 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_tx/r_data_cnte: 8 loads, 8 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/un1_r0_icmp_rxdata7_1_RNI2G061: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/r_total_lengthce[0]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/r_total_lengthce[8]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/r_cur_state_ns[6]: 16 loads, 16 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/un1_r_next_state_20_i: 16 loads, 16 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/un1_r_next_state_14_i: 24 loads, 24 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/un1_r_next_state_16_i: 12 loads, 12 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/N_179_1: 12 loads, 12 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/r_rec_byte_num_0_sqmuxa: 8 loads, 8 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/r_icmp_type_0_sqmuxa: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/r_icmp_seqce[0]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/r_icmp_seqce[10]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/r_icmp_idce[0]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/r_icmp_idce[10]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/r_icmp_data_length_1_sqmuxa_1: 9 loads, 9 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/r_eth_type_1_sqmuxa: 4 loads, 4 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_rx/r_cnte: 5 loads, 5 LSLICEs
     Net u_eth_top/u_arp_ctrl/utx_crc32_d8/un1_i_crc_en_g: 16 loads, 16 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_tx/r_skip_en: 3 loads, 3 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_tx/r_arp_data[8]_0_sqmuxa: 80 loads, 80 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_tx/un1_r_next_state_1_i: 3 loads, 3 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_tx/un1_r_next_state_3_i: 4 loads, 4 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_tx/r_arp_data[7]_0_sqmuxa: 2 loads, 2 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_rx/r_cnt_RNI7ROR1_0[0]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_rx/r_cnt_RNI7ROR1[0]: 4 loads, 4 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_rx/r_arp_rxtype_1_sqmuxa: 41 loads, 41 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_rx/N_29: 24 loads, 24 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_rx/N_27: 16 loads, 16 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_rx/un1_r_next_state_6_i: 24 loads, 24 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_rx/r_eth_type_1_sqmuxa: 4 loads, 4 LSLICEs
     Net u_eth_top/u_arp_ctrl/u_arp_rx/r_cnte: 4 loads, 4 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_tx/u_fifo_mac_frame_2048x10/wren_i: 8 loads, 6 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_tx/u_fifo_mac_frame_2048x10/rden_i: 8 loads, 6 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_tx/u_fifo_mac_frame_2048x10/fcnt_en: 6 loads, 6 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_tx/r_N_3_mux_0_i: 4 loads, 4 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_tx/r_rmii_txen_eena: 1 loads, 1 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_rx/u_fifo_mac_frame_2048x10/w_fifo_empty: 10 loads, 6 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_rx/u_fifo_mac_frame_2048x10/wren_i: 10 loads, 6 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_rx/u_fifo_mac_frame_2048x10/fcnt_en: 6 loads, 6 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_rx/r_N_3_mux_0_1_i: 32 loads, 32 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_rx/r_mac_frame_sop_eena: 1 loads, 1 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_rx/r_N_3_mux_0_2_i: 4 loads, 4 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_rx/N_509_i: 5 loads, 5 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_rx/r_N_3_mux_i: 1 loads, 1 LSLICEs
     Net u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/wren_i: 23 loads, 21 LSLICEs
     Net u_eth_top/u_rmii_top/u_rmii_tx/u_dcfifo_rmiitx_4096x2/w_dcfifo_empty: 22 loads, 21 LSLICEs
     Net u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/wren_i: 11 loads, 9 LSLICEs
     Net u_eth_top/u_rmii_top/u_rmii_rx/u_dcfifo_rmiirx_36x2/w_fifo_dc_empty: 10 loads, 9 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/r_arbfifo_wrdata_eena: 48 loads, 48 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/wren_i: 17 loads, 15 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u_ddr2flash/rden_i: 15 loads, 15 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/wren_i: 17 loads, 15 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u_ddr2para/rden_i: 15 loads, 15 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/wren_i: 18 loads, 15 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u_asfifo_256x96/rden_i: 21 loads, 15 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/rden_i: 14 loads, 8 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/wren_i: 7 loads, 4 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/rden_i: 10 loads, 4 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u2_flash2ddr/fcnt_en: 4 loads, 4 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/wren_i: 7 loads, 4 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/rden_i: 10 loads, 4 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u1_para2ddr/fcnt_en: 4 loads, 4 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/rden_i: 14 loads, 8 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/r_wfifo_data2_eena: 47 loads, 47 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/r_wfifo_data1_eena: 47 loads, 47 LSLICEs
     Net u2_ddr3_interface/u1_ddr3_rw_ctrl/r_ddr3_wdata_1_sqmuxa: 32 loads, 32 LSLICEs
     Net u2_ddr3_interface/u1_ddr3_rw_ctrl/N_160_i: 2 loads, 2 LSLICEs
     Net u2_ddr3_interface/u1_ddr3_rw_ctrl/w_cmd_gone: 2 loads, 2 LSLICEs
     Net u2_ddr3_interface/u1_ddr3_rw_ctrl/un1_r_curr_state_8_0_a2: 1 loads, 1 LSLICEs
     Net u2_ddr3_interface/u1_ddr3_rw_ctrl/N_157_i: 2 loads, 2 LSLICEs
     Net u2_ddr3_interface/u1_ddr3_rw_ctrl/N_155_i: 1 loads, 1 LSLICEs
     Net u2_ddr3_interface/u1_ddr3_rw_ctrl/un1_r_curr_state_9_0_a2: 14 loads, 14 LSLICEs
     Net u1_ddr3_init_ctrl/r_init_cnt[7]: 1 loads, 1 LSLICEs
     Net u1_ddr3_init_ctrl/un1_r1_init_start_hit: 1 loads, 1 LSLICEs
     Net u1_ddr3_init_ctrl/un1_r0_init_start_hit_1_i: 1 loads, 1 LSLICEs
     Net u1_ddr3_init_ctrl/r_init_srvcd5: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/odt_0/un1_cal_wr_2: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/mirror_info_1_sqmuxa_i: 19 loads, 19 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_queue1_valid10_3_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_queue1_valid10_4_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/un1_queue1_valid13_i_0: 20 loads, 20 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_907_i: 19 loads, 19 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/N_908_i: 16 loads, 16 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/back2back_cnt_add: 3 loads, 3 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_cut_in_line_release_r_2: 9 loads, 9 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/queue_ctrl_0/act_back2back_cnt_add: 3 loads, 3 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/last_ba_adr5: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cdl_init_done_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/N_34: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/init_start_d_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_active_016_3_i: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/mode_reg_adr6: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/sref_acpt: 4 loads, 4 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/spcmd1_valid_RNO_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/N_918_i: 11 loads, 11 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cmd_queue0: 11 loads, 11 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cas_latency1_1_sqmuxa_i: 7 loads, 7 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/tmp_burst_len_1_sqmuxa_i_0: 6 loads, 6 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/tmp_cas_wr_latency_1_sqmuxa_i_0: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/tmp_ad_latency_1_sqmuxa_i_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_sref_pdn_cmd8_0_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_sref_cmd_d8_0_a3_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/N_1205_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_spcmd1_valid_tmp: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un3_spcmd0_valid_tmp: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_spcmd0_acpt_d_1: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/same_bank_1_int12: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_cmd1_acpt_2: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/same_bank_0_int11: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_cmd0_acpt_2: 4 loads, 4 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/N_1292_i: 21 loads, 21 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/col_ad_05: 21 loads, 21 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_pd_cmd_d8_0_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_cmd1_acpt_1: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_cmd0_acpt_1: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/cas_wr_latency1_1_sqmuxa_i: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/N_184_i: 4 loads, 4 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/ar_burst_cnt_o5: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_auto_ref_done: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_auto_ref_acpt: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/un1_auto_ref_acpt_5: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cdl_0/ad_latency_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/wr_dn0_erly_r5: 10 loads, 10 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/tm_wr4e: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/tm_wr3e: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/tm_wr2e: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/tm_wr1e: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/tm_wr0e: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/ddr_cs_0_n_d13_2_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/N_1072_i: 36 loads, 36 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/dpath_0/CO3: 3 loads, 3 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/ddr_cke_RNO_0[0]: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/act: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/un1_open_page_done: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/un1_lst_brst_cnt_rw_5: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/un1_lst_brst_cnt_rw_4: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/un1_lst_brst_cnt_rw_3: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/N_17: 9 loads, 9 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/un1_ddr_cs_0_n_d15_1: 14 loads, 14 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/burst_col_addr_1: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_truth_tble_0/un1_burst_col_addr50_i: 5 loads, 5 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/q1_RNIEIS9: 14 loads, 14 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_state_14_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/user_active: 9 loads, 9 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_state_21: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_state_20: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_state_17: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_state_18: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_cmd1_acpt8: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_cmd0_acpt6: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_spcmd0_valid: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_pre: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_hold_brst_cnt07: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_intrfce_0/un1_cs_n6_3_i: 8 loads, 8 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/un1_act2act_k: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/rd2wre: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/wr2rd_ok_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/un1_tm_twr_4_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/un1_act_16_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/tm_twtre: 3 loads, 3 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/tm_N_9_mux_i: 4 loads, 4 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/tm_trtpe: 4 loads, 4 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/tm_trce: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/tm_trase: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/tm_N_5_mux_i: 3 loads, 3 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/un1_rd2wr_done_1: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/un1_trtp_done_2_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/N_1007_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/N_1011_i: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/act_r: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/flow_ctrl_tmrs_0/act2wr_rd_ok_2_sqmuxa_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/same_bnk_r5: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/early_pre_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/N_196_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_cmd_flow_fsm_14_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_nop_d_1_sqmuxa: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_prev_wr_d: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_open_page_2: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_cmd_flow_fsm_22_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_cmd_flow_fsm_18_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_cmd_flow_fsm_25_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_hold_wr2pre7: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_hold_rd2pre8: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_pre2next_k: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_act2pre_ok: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_cmd_flow_fsm_33_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_write: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_read: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cmd_flow_top_0/cmd_flow_ctrl_0/un1_active_2_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_intrfce_0/un1_state_5: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_intrfce_0/un1_state_6: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_intrfce_0/un1_q0_d_0_sqmuxa_2_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_intrfce_0/un1_state_7_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_intrfce_0/un1_q0_acpt: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_intrfce_0/un1_zq_short_3_i: 3 loads, 3 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_intrfce_0/un1_state_9_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_ctrl_tmrs_0/tm_tzqse: 4 loads, 4 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_ctrl_tmrs_0/tm_tzqopere: 5 loads, 5 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/N_114_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/pwr_wait_RNO_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/sref_done_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/auto_ref_done_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/t512_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/cmd_spcial_fsm_RNIEBI21[15]: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/N_269_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/pre_wait_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/N_100_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_73_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_63_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_42_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/N_263_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/N_264_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_txpdll_d_1_sqmuxa_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_67_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/N_262_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_68_0_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_self_ref_exit: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_51_0_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_46_0_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_33_0_o3: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_73_0_o3_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_63_0_o3_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_59_0_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_75_0_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_50_0_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cmd_spcial_fsm_67_0_o3: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_pwrdwn_exit: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/N_1103_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/un1_cke_low_d_0_sqmuxa_2_0_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/spcial_cmd_top_0/spcial_cmd_ctrl_0/ar_cnte: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/main_ctrl_0/un1_main_5_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/main_ctrl_0/N_55_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/main_ctrl_0/un1_special_done: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/main_ctrl_0/N_58_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/main_ctrl_0/un1_main_d_1_sqmuxa_1_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_queue2_info20_4_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_act_queue2_info20_5_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_queue2_info20_5_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_queue2_info23_i: 23 loads, 23 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_queue2_info20_6_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_queue2_info20_10: 19 loads, 19 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_queue0_valid_0_sqmuxa: 19 loads, 19 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/cut_in_line_wr18: 14 loads, 14 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_act_queue2_info20_4_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_act_queue2_info23_i: 12 loads, 12 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_act_queue2_info20_10: 12 loads, 12 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_act_queue2_info20_6_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/cal_0/un1_act_queue0_valid_0_sqmuxa: 12 loads, 12 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/un1_user_active_1_d8_1: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/un1_user_active_0_d8_1: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/int_ar_burst_cnte: 3 loads, 3 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/N_1117_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_core/U1_LSC_IP_ddr_core/intfc_cdl_cal_0/un1_active_0_d6_1: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/un1_CAS_L13: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[1].gen_data/N_112_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/u2[0].gen_data/N_113_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/phy_cmd_truth_tble_0/un1_nop_init: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/phy_cmd_truth_tble_0/un1_phy_cs_1_n_d56_1_i: 5 loads, 5 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/un1_CAS_L14: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/un1_phy_init_done: 3 loads, 3 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/mac_bc4_r5: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/un1_rt_done: 6 loads, 6 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_tmrs_inst/tm_16e: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_tmrs_inst/tm_tzqinite: 5 loads, 5 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_tmrs_inst/tm_txpre: 4 loads, 4 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_tmrs_inst/tm_40ke: 5 loads, 5 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_fsm_inst/tzqinit_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_fsm_inst/zq_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_fsm_inst/tmod_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_fsm_inst/nxt_mrs1_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_fsm_inst/nxt_mrs3_RNO: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_fsm_inst/un1_init_fsm_23_0_o4: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_fsm_inst/un1_init_fsm_23_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_fsm_inst/un1_init_fsm_34_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_fsm_inst/un1_init_fsm_33_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_fsm_inst/N_103_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_fsm_inst/un1_init_fsm_d328_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/un1_ns_rt_sm_1_sqmuxa_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/genblk1.u1[1].store_rdclksel/un1_rt_st_1_0: 4 loads, 4 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/genblk1.u1[0].store_rdclksel/un1_rt_st_1: 4 loads, 4 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/ns_rt_sm_RNIGHA71[12]: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/N_133_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/ns_rt_sm_RNI4D371[7]: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/rt_rdcksel_cnte: 2 loads, 2 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/un1_ns_rt_sm_28_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/un1_rt_rd_a3_0_sqmuxa_1_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/un1_ns_rt_sm_30_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/un1_ns_rt_sm_32_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/un1_ns_rt_sm_25_i_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/N_328_i: 5 loads, 5 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/un1_rt_rd: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/un1_ns_rt_sm_21_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/N_337_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/un1_rt_rdcksel_cnt6_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/read_training_0/un1_rt_rdcksel_cnt6_1_i_0: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/un1_read_enb_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_dll_upd/N_79_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_dll_upd/N_80_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_dll_upd/N_23: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_dll_upd/N_22_i: 1 loads, 1 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_mem_sync/un1_ns_memsync105_1_i: 6 loads, 6 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/tu_0/op_code7: 2 loads, 2 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/tu_0/mask_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/tu_0/compare_reg[0]_0_sqmuxa: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/tu_1/op_code18: 2 loads, 2 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/tu_1/mask_reg[0]_0_sqmuxa: 6 loads, 6 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/tu_1/compare_reg[0]_0_sqmuxa: 6 loads, 6 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_0/te_precnte: 8 loads, 8 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_0/un1_tt_end_1: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_0/tt_prog_active_1_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa: 8 loads, 8 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_0/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_0/num_then_wen_1: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_0/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net jtaghub16_ip_enable0: 26 loads, 26 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_1/un1_tt_end_1: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_1/tt_prog_active_1_sqmuxa_1_i: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_1/N_67_i: 9 loads, 9 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_1/cnt_contig_reg_wen_1: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_1/num_then_wen_1: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/te_1/next_then_reg_wen_1: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/tcnt_0/reg2_0_sqmuxa: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/tcnt_0/reg1_0_sqmuxa: 2 loads, 2 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/tcnt_0/reg0_read11: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/trig_u/tcnt_0/reg0_0_sqmuxa: 2 loads, 2 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/jtag_int_u/jtdo_iv_0_m2_i_a3_0: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/jtag_int_u/addr_15_0_sqmuxa: 2 loads, 2 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/jtag_int_u/un3_jupdate_early_i_o2_RNIBL8B1: 11 loads, 11 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/jtag_int_u/N_28: 8 loads, 8 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/jtag_int_u/tr_dout_bit_cnte: 4 loads, 4 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/jtag_int_u/un1_jtdo_4_i_0: 8 loads, 8 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/jtag_int_u/N_1787_i: 45 loads, 45 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/jtag_int_u/parity_err_lat_0_sqmuxa: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/jtag_int_u/N_44: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/jtag_int_u/capture_dr_d4_0_sqmuxa: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/N_558_i: 6 loads, 6 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/sample_en_d: 11 loads, 11 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/tm_wr_addr_cntre: 7 loads, 7 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/N_711_i: 6 loads, 6 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/trig_enbl_0_sqmuxa: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/trace_dout_1_sqmuxa_i: 40 loads, 40 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/N_679_i: 7 loads, 7 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/force_trig_0_sqmuxa_1: 1 loads, 1 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/un1_rd_dout_tm51_i: 7 loads, 7 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/mem_full_cntr_6_i_0_a2_RNIR6AN7[0]: 7 loads, 7 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/trig_ptr_reg_0_sqmuxa_0_a2_i_o2_RNIDH161: 7 loads, 7 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/num_pre_trig_frm_0_sqmuxa: 6 loads, 6 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/num_post_trig_frm_0_sqmuxa: 6 loads, 6 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/tm_u/force_trig_2_sqmuxa_i_0_0: 1 loads, 1 LSLICEs
     Net jtaghub16_jupdate: 7 loads, 7 LSLICEs
     Net sa5phub/id_enable_0_sqmuxa: 1 loads, 1 LSLICEs
     Net sa5phub/N_5_i: 10 loads, 10 LSLICEs
   Number of local set/reset loads for net w_rst_n_i merged into GSR:  6429
   Number of LSRs:  38
     Net r_ddrrst_n: 1803 loads, 1784 LSLICEs
     Net r_initload_done: 140 loads, 140 LSLICEs
     Net w_rst_n_i: 43 loads, 23 LSLICEs
     Net w_pll_locked: 5 loads, 5 LSLICEs
     Net r_rst_n: 2 loads, 2 LSLICEs
     Net u_phy_mdio_ctrl/u_phy_mdio_drive/phy_N_3_mux_0_0_i: 3 loads, 3 LSLICEs
     Net u_phy_mdio_ctrl/u_phy_mdio_drive/r_N_3_mux_0_0_i: 6 loads, 6 LSLICEs
     Net u_phy_mdio_ctrl.wait_m1_e_0_0_i: 14 loads, 14 LSLICEs
     Net u_phy_mdio_ctrl/u_phy_mdio_drive/N_1306: 5 loads, 5 LSLICEs
     Net u_phy_mdio_ctrl/N_5: 4 loads, 4 LSLICEs
     Net u_phy_mdio_ctrl/N_23: 6 loads, 6 LSLICEs
     Net u_HV_control/u6/G_3: 5 loads, 5 LSLICEs
     Net u_mpt2042_top/u2_lvds_dec/r_decode_reset: 9 loads, 9 LSLICEs
     Net r2_150mrst_sync: 439 loads, 427 LSLICEs
     Net u_mpt2042_top/u2_lvds_dec/r_comma_syncerr_RNI3BAC: 9 loads, 9 LSLICEs
     Net u_mpt2042_top/u1_lvds_dec/r_decode_reset: 9 loads, 9 LSLICEs
     Net u_mpt2042_top/u1_lvds_dec/r_comma_syncerr_RNI2ITM: 9 loads, 9 LSLICEs
     Net u2_iddr_tdc2/reset: 2 loads, 0 LSLICEs
     Net u2_iddr_tdc2/Inst_rxdll_sync/ns_rx_sync_0_sqmuxa_4: 4 loads, 4 LSLICEs
     Net u2_iddr_tdc2.Inst_rxdll_sync.N_135: 1 loads, 1 LSLICEs
     Net u2_iddr_tdc2/dll_reset: 1 loads, 0 LSLICEs
     Net u1_iddr_tdc1/reset: 2 loads, 0 LSLICEs
     Net u1_iddr_tdc1/Inst_rxdll_sync/ns_rx_sync_0_sqmuxa_4: 4 loads, 4 LSLICEs
     Net u1_iddr_tdc1.Inst_rxdll_sync.N_135: 1 loads, 1 LSLICEs
     Net u1_iddr_tdc1/dll_reset: 1 loads, 0 LSLICEs
     Net u_eth_top/u_ip_top/u_udp_top/u_udp_tx/r_eth_head[0]_0_sqmuxa_0_RNIIQTC_0: 8 loads, 8 LSLICEs
     Net u_eth_top/r_m3_i_0: 35 loads, 35 LSLICEs
     Net u_eth_top/u_ip_top/u_icmp_top/u_icmp_tx/r_N_7_i: 8 loads, 8 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_rx/r_N_3_mux_1_i: 4 loads, 4 LSLICEs
     Net u_eth_top/u_mac_top/u_mac_rx/r_mac_frame_length_rst0_1_i: 7 loads, 7 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/un1_i_req_type_1_2_RNIKO131: 33 loads, 33 LSLICEs
     Net u2_ddr3_interface/u2_ddr_round_robin/un1_i_req_type_1_2_RNIKO131_0: 33 loads, 33 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/ddr_rst: 47 loads, 0 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/init_top_0/init_fsm_inst/init_fsm_35: 7 loads, 7 LSLICEs
     Net u_ddr3/ddr3_ipcore_inst/U1_clocking/dll_rst: 1 loads, 0 LSLICEs
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/reset_rvl_n: 205 loads, 169 LSLICEs
     Net jtaghub16_jrstn: 209 loads, 209 LSLICEs
     Net i_rst_n_c: 14 loads, 14 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net r_ddrrst_n: 1822 loads
     Net r2_150mrst_sync: 577 loads
     Net u_flash_control.r_flash_state[0]: 292 loads
     Net jtaghub16_jrstn: 213 loads
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/reset_rvl_n: 205 loads
     Net u_eth_top/w_mac_packet_rxsop: 157 loads
     Net r_initload_done: 141 loads
     Net w_tdc_sig: 118 loads
     Net df1_lidar_top_reveal_coretop_instance/df1_lidar_top_la0_inst_0/jshift_d1: 110 loads
     Net u_HV_control/u3/U1/r_temp_state[0]: 110 loads
 

   Number of warnings:  67
   Number of errors:    0


. MULT18X18D  u_HV_control/u3/U1/U1/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		CLK0	CE0	RST0
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		CLK0	CE0	RST0	A Data In
		B		CLK0	CE0	RST0	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		CLK0	CE0	RST0
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. ALU54B  u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0:

54-Bit ALU
	Opcode  0		1
	Opcode  1		0
	Opcode  2		0
	Opcode  3		0
	Opcode  4		0
	Opcode  5		0
	Opcode  6		0
	Opcode  7		0
	Opcode  8		0
	Opcode  9		1
	Opcode 10		0

	OpcodeOP0 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	OpcodeOP1 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	--	--
		Pipeline	    	--	--

	OpcodeIN Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST
	--------------------------------------------
		C0		    	   	    
		C1		    	   	    
		CFB		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output0		CLK0	CE0	RST0
		Output1		CLK0	CE0	RST0

	Flag Register		CLK	CE	RST
	--------------------------------------------
		Flag		    	   	    
Other
	MCPAT_SOURCE	STATIC
	MASKPAT_SOURCE	STATIC
	MASK01		0x00000000000000
	MCPAT		0x00000000000000
	MASKPAT		0x00000000000000
	RNDPAT		0x00000000000000
	PSE17		0b00000000000000000
	PSE44		0b00000000000000000000000000
	PSE53		0b00000000
	GSR		DISABLED
	RESETMODE	ASYNC
	MULT9_MODE	DISABLED

	LEGACY  	DISABLED

	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED

. MULT18X18D  u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_mult_1:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. ALU54B  u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0:

54-Bit ALU
	Opcode  0		1
	Opcode  1		0
	Opcode  2		0
	Opcode  3		0
	Opcode  4		0
	Opcode  5		0
	Opcode  6		0
	Opcode  7		0
	Opcode  8		0
	Opcode  9		1
	Opcode 10		0

	OpcodeOP0 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    

	OpcodeOP1 Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	--	--
		Pipeline	    	--	--

	OpcodeIN Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	    	   	    
Data
	Input Registers		CLK	CE	RST
	--------------------------------------------
		C0		    	   	    
		C1		    	   	    
		CFB		    	   	    

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output0		CLK0	CE0	RST0
		Output1		CLK0	CE0	RST0

	Flag Register		CLK	CE	RST
	--------------------------------------------
		Flag		    	   	    
Other
	MCPAT_SOURCE	STATIC
	MASKPAT_SOURCE	STATIC
	MASK01		0x00000000000000
	MCPAT		0x00000000000000
	MASKPAT		0x00000000000000
	RNDPAT		0x00000000000000
	PSE17		0b00000000000000000
	PSE44		0b00000000000000000000000000
	PSE53		0b00000000
	GSR		DISABLED
	RESETMODE	ASYNC
	MULT9_MODE	DISABLED

	LEGACY  	DISABLED

	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED

. MULT18X18D  u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_mult_1:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  u_motor_control/u2_motor_drive/u_multiplier_16x8/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000

. MULT18X18D  u_motor_control/u1_motor_drive/u_multiplier_16x8/dsp_mult_0:

Multiplier
	Operation A		Unsigned
	Operation A Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	CLK0	CE0	RST0

	Operation B		Unsigned
	Operation B Registers	CLK	CE	RST
	--------------------------------------------
		Input		    	   	    
		Pipeline	CLK0	CE0	RST0
Data
	Input Registers		CLK	CE	RST	Source
	-------------------------------------------------------
		A		    	   	    	A Data In
		B		    	   	    	B Data In
		C		    	   	    	N/A
	Cascaded Match

	Pipeline Registers	CLK	CE	RST
	--------------------------------------------
		Pipe		CLK0	CE0	RST0

	Output Register		CLK	CE	RST
	--------------------------------------------
		Output		    	   	    
Other
	SOURCEB_MODE	B_SHIFT
	MULT_BYPASS	DISABLED
	CAS_MATCH_REG	FALSE
	GSR		DISABLED
	RESETMODE	ASYNC
	CLK0_DIV	ENABLED
	CLK1_DIV	ENABLED
	CLK2_DIV	ENABLED
	CLK3_DIV	ENABLED
	HIGHSPEED_CLK	NONE
	PSE17		0b00000000000000000
	PSE35		0b00000000000000000

	C_PSE17		0b00000000000000000


Total CPU Time: 22 secs  
Total REAL Time: 23 secs  
Peak Memory Usage: 352 MB

Dumping design to file df1_lidar_top_impl1_map.ncd.

trce -f "df1_lidar_top_impl1.mt" -o "df1_lidar_top_impl1.tw1" "df1_lidar_top_impl1_map.ncd" "df1_lidar_top_impl1.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file df1_lidar_top_impl1_map.ncd.
Design name: df1_lidar_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA256
Performance: 7
Loading device for application trce from file 'sa5p45.nph' in environment: D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Wed May 21 20:05:57 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o df1_lidar_top_impl1.tw1 -gui -msgset D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/promote.xml df1_lidar_top_impl1_map.ncd df1_lidar_top_impl1.prf 
Design file:     df1_lidar_top_impl1_map.ncd
Preference file: df1_lidar_top_impl1.prf
Device,speed:    LFE5U-45F,7
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

9 potential circuit loops found in timing analysis.
Based on the preference: FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;
Based on the preference: FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;
Based on the preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
A new generated preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2326355 paths, 122 nets, and 78053 connections (90.56% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Wed May 21 20:05:58 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o df1_lidar_top_impl1.tw1 -gui -msgset D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/promote.xml df1_lidar_top_impl1_map.ncd df1_lidar_top_impl1.prf 
Design file:     df1_lidar_top_impl1_map.ncd
Preference file: df1_lidar_top_impl1.prf
Device,speed:    LFE5U-45F,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

9 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 33  Score: 33359
Cumulative negative slack: 33359

Constraints cover 2326355 paths, 27 nets, and 82245 connections (95.42% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 0 (setup), 33 (hold)
Score: 0 (setup), 33359 (hold)
Cumulative negative slack: 33359 (0+33359)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 5 secs 
Total REAL Time: 5 secs 
Peak Memory Usage: 388 MB


mpartrce -p "df1_lidar_top_impl1.p2t" -f "df1_lidar_top_impl1.p3t" -tf "df1_lidar_top_impl1.pt" "df1_lidar_top_impl1_map.ncd" "df1_lidar_top_impl1.ncd"

---- MParTrce Tool ----
Removing old design directory at request of -rem command line option to this program.
Running par. Please wait . . .

Lattice Place and Route Report for Design "df1_lidar_top_impl1_map.ncd"
Wed May 21 20:06:01 2025

PAR: Place And Route Diamond (64-bit) 3.13.0.56.2.
Command Line: par -w -l 5 -i 6 -t 1 -c 0 -e 0 -gui -msgset D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/promote.xml -exp WARNING_ON_PCLKPLC1=1:parUseNBR=1:parCDP=auto:parCDR=1:parPathBased=OFF:parASE=1:par_low_skew_clock_net=0 df1_lidar_top_impl1_map.ncd df1_lidar_top_impl1.dir/5_1.ncd df1_lidar_top_impl1.prf
Preference file: df1_lidar_top_impl1.prf.
Placement level-cost: 5-1.
Routing Iterations: 6

Loading design for application par from file df1_lidar_top_impl1_map.ncd.
Design name: df1_lidar_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA256
Performance: 7
Loading device for application par from file 'sa5p45.nph' in environment: D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
License checked out.


Ignore Preference Error(s):  True
Device utilization summary:

   PIO (prelim)     109/245          44% used
                    109/197          55% bonded
   IOLOGIC           74/245          30% used

   SLICE          12618/21924        57% used

   GSR                1/1           100% used
   DQS                2/10           20% used
   CLKDIV             3/4            75% used
   JTAG               1/1           100% used
   EBR               58/108          53% used
   PLL                3/4            75% used
   DDRDLL             3/4            75% used
   DLLDEL             2/12           16% used
   ECLKSYNC           3/10           30% used
   MULT18             7/72            9% used
   ALU54              2/36            5% used
   CCLK               1/1           100% used


9 potential circuit loops found in timing analysis.
Based on the preference: FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;
Based on the preference: FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;
Based on the preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
A new generated preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
Number of Signals: 32933
Number of Connections: 86194

Pin Constraint Summary:
   99 out of 101 pins locked (98% locked).


..
    <postMsg mid="61121181" type="Warning" dynamic="1" navigation="0" arg0="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[1].bidi_dqs/inst_dqsbuf"  />
    <postMsg mid="61121181" type="Warning" dynamic="1" navigation="0" arg0="u_ddr3/ddr3_ipcore_inst/U1_ddr3_ipcore/U1_ddr3_sdram_phy/U1_ddr3_dqs_io/u[0].bidi_dqs/inst_dqsbuf"  />
INFO: CLKI 'i_ddrclk_100m' at J1 driving 'u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0' must use PCLK.
The following 17 signals are selected to use the primary clock routing resources:
    u_eth_top/u_eth_pll/CLKOP (driver: u_eth_top/u_eth_pll/PLLInst_0, clk/ce/sr load #: 1/0/0)
    u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop (driver: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0, clk/ce/sr load #: 1/0/0)
    w_pll_50m (driver: u_pll/PLLInst_0, clk/ce/sr load #: 879/0/0)
    jtaghub16_jtck (driver: sa5phub/genblk8.jtagg_u, clk/ce/sr load #: 230/0/0)
    w_pll_100m (driver: u_pll/PLLInst_0, clk/ce/sr load #: 3930/0/0)
    w_sclk (driver: u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF, clk/ce/sr load #: 1677/0/0)
    w_iddr_sclk2 (driver: u2_iddr_tdc2/Inst6_CLKDIVF, clk/ce/sr load #: 120/0/0)
    w_iddr_sclk1 (driver: u1_iddr_tdc1/Inst6_CLKDIVF, clk/ce/sr load #: 120/0/0)
    u_eth_top.w_ethphy_refclk_90 (driver: u_eth_top/u_eth_pll/PLLInst_0, clk/ce/sr load #: 41/0/0)
    u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos (driver: u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0, clk/ce/sr load #: 12/0/0)
    w_pll_150m (driver: u_pll/PLLInst_0, clk/ce/sr load #: 58/0/0)
    i_ethphy_refclk_c (driver: i_ethphy_refclk, clk/ce/sr load #: 21/0/0)
    i_clk_50m_c (driver: i_clk_50m, clk/ce/sr load #: 16/0/0)
    r_ddrrst_n (driver: SLICE_3141, clk/ce/sr load #: 0/4/1822)
    r2_150mrst_sync (driver: SLICE_11254, clk/ce/sr load #: 0/0/439)
    jtaghub16_jrstn (driver: sa5phub/genblk8.jtagg_u, clk/ce/sr load #: 0/0/209)
    u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c (driver: i_ddrclk_100m, clk/ce/sr load #: 1/0/0)


Signal w_rst_n_i is selected as Global Set/Reset.
.
Starting Placer Phase 0.
............
Finished Placer Phase 0.  REAL time: 17 secs 


Starting Placer Phase 1.
........................................
Placer score = 7261618.
Finished Placer Phase 1.  REAL time: 1 mins 6 secs 

Starting Placer Phase 2.
..
Placer score =  6796618
Finished Placer Phase 2.  REAL time: 1 mins 19 secs 


------------------ Clock Report ------------------

Global Clock Resources:
  CLK_PIN    : 3 out of 12 (25%)
  GR_PCLK    : 0 out of 12 (0%)
  PLL        : 3 out of 4 (75%)
  DCS        : 0 out of 2 (0%)
  DCC        : 0 out of 60 (0%)
  CLKDIV     : 3 out of 4 (75%)

Quadrant TL Clocks:
  PRIMARY "u_eth_top/u_eth_pll/CLKOP" from CLKOP on comp "u_eth_top/u_eth_pll/PLLInst_0" on PLL site "PLL_TL0", CLK/CE/SR load = 1
  PRIMARY "w_pll_50m" from CLKOP on comp "u_pll/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 19
  PRIMARY "w_pll_100m" from CLKOS on comp "u_pll/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 933
  PRIMARY "w_sclk" from comp "u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF" on CLKDIV site "CLKDIV_L1", CLK/CE/SR load = 244
  PRIMARY "u_eth_top.w_ethphy_refclk_90" from CLKOS on comp "u_eth_top/u_eth_pll/PLLInst_0" on PLL site "PLL_TL0", CLK/CE/SR load = 3
  PRIMARY "w_pll_150m" from CLKOS2 on comp "u_pll/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 27
  PRIMARY "i_ethphy_refclk_c" from comp "i_ethphy_refclk" on CLK_PIN site "C7 (PT36A)", CLK/CE/SR load = 4
  PRIMARY "r_ddrrst_n" from Q0 on comp "SLICE_3141" on site "R56C38D", CLK/CE/SR load = 366
  PRIMARY "r2_150mrst_sync" from Q0 on comp "SLICE_11254" on site "R33C54A", CLK/CE/SR load = 39

  PRIMARY  : 9 out of 16 (56%)

Quadrant TR Clocks:
  PRIMARY "w_pll_50m" from CLKOP on comp "u_pll/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 147
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 4
  PRIMARY "w_pll_100m" from CLKOS on comp "u_pll/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 1359
  PRIMARY "w_iddr_sclk2" from comp "u2_iddr_tdc2/Inst6_CLKDIVF" on CLKDIV site "CLKDIV_R0", CLK/CE/SR load = 1
  PRIMARY "w_iddr_sclk1" from comp "u1_iddr_tdc1/Inst6_CLKDIVF" on CLKDIV site "CLKDIV_R1", CLK/CE/SR load = 1
  PRIMARY "w_pll_150m" from CLKOS2 on comp "u_pll/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 2
  PRIMARY "i_clk_50m_c" from comp "i_clk_50m" on CLK_PIN site "A7 (PT38A)", CLK/CE/SR load = 1
  PRIMARY "r_ddrrst_n" from Q0 on comp "SLICE_3141" on site "R56C38D", CLK/CE/SR load = 4
  PRIMARY "r2_150mrst_sync" from Q0 on comp "SLICE_11254" on site "R33C54A", CLK/CE/SR load = 101

  PRIMARY  : 9 out of 16 (56%)

Quadrant BL Clocks:
  PRIMARY "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" from CLKOP on comp "u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 1
  PRIMARY "w_pll_50m" from CLKOP on comp "u_pll/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 115
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 7
  PRIMARY "w_pll_100m" from CLKOS on comp "u_pll/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 763
  PRIMARY "w_sclk" from comp "u_ddr3/ddr3_ipcore_inst/U1_clocking/U1_CLKDIVF" on CLKDIV site "CLKDIV_L1", CLK/CE/SR load = 1433
  PRIMARY "w_iddr_sclk2" from comp "u2_iddr_tdc2/Inst6_CLKDIVF" on CLKDIV site "CLKDIV_R0", CLK/CE/SR load = 14
  PRIMARY "w_iddr_sclk1" from comp "u1_iddr_tdc1/Inst6_CLKDIVF" on CLKDIV site "CLKDIV_R1", CLK/CE/SR load = 105
  PRIMARY "u_eth_top.w_ethphy_refclk_90" from CLKOS on comp "u_eth_top/u_eth_pll/PLLInst_0" on PLL site "PLL_TL0", CLK/CE/SR load = 38
  PRIMARY "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" from CLKOS on comp "u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0" on PLL site "PLL_BL0", CLK/CE/SR load = 12
  PRIMARY "w_pll_150m" from CLKOS2 on comp "u_pll/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 28
  PRIMARY "i_ethphy_refclk_c" from comp "i_ethphy_refclk" on CLK_PIN site "C7 (PT36A)", CLK/CE/SR load = 17
  PRIMARY "i_clk_50m_c" from comp "i_clk_50m" on CLK_PIN site "A7 (PT38A)", CLK/CE/SR load = 15
  PRIMARY "r_ddrrst_n" from Q0 on comp "SLICE_3141" on site "R56C38D", CLK/CE/SR load = 1456
  PRIMARY "r2_150mrst_sync" from Q0 on comp "SLICE_11254" on site "R33C54A", CLK/CE/SR load = 63
  PRIMARY "jtaghub16_jrstn" from JRSTN on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 7
  PRIMARY "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" from comp "i_ddrclk_100m" on CLK_PIN site "J1 (PL32A)", CLK/CE/SR load = 1

  PRIMARY  : 16 out of 16 (100%)

Quadrant BR Clocks:
  PRIMARY "w_pll_50m" from CLKOP on comp "u_pll/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 598
  PRIMARY "jtaghub16_jtck" from JTCK on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 219
  PRIMARY "w_pll_100m" from CLKOS on comp "u_pll/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 875
  PRIMARY "w_iddr_sclk2" from comp "u2_iddr_tdc2/Inst6_CLKDIVF" on CLKDIV site "CLKDIV_R0", CLK/CE/SR load = 105
  PRIMARY "w_iddr_sclk1" from comp "u1_iddr_tdc1/Inst6_CLKDIVF" on CLKDIV site "CLKDIV_R1", CLK/CE/SR load = 14
  PRIMARY "w_pll_150m" from CLKOS2 on comp "u_pll/PLLInst_0" on PLL site "PLL_TR0", CLK/CE/SR load = 1
  PRIMARY "r2_150mrst_sync" from Q0 on comp "SLICE_11254" on site "R33C54A", CLK/CE/SR load = 236
  PRIMARY "jtaghub16_jrstn" from JRSTN on comp "sa5phub/genblk8.jtagg_u" on site "JTAG", CLK/CE/SR load = 202

  PRIMARY  : 8 out of 16 (50%)

Edge Clocks:

  ECLK "u2_iddr_tdc2/eclko": BANK2_ECLK0
    - From CLK_PIN "J16", driver "i_tdc2_lvds_serclk".
  ECLK "u1_iddr_tdc1/eclko": BANK2_ECLK1
    - From CLK_PIN "K16", driver "i_tdc1_lvds_serclk".
  ECLK "u1_iddr_tdc1/eclko": BANK3_ECLK1
    - From CLK_PIN "K16", driver "i_tdc1_lvds_serclk".
  ECLK "u_ddr3/ddr3_ipcore_inst/eclk": BANK6_ECLK1
    - From GPLL_CLKOP "PLL_BL0".CLKOP, driver "u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0".
  ECLK "u_ddr3/ddr3_ipcore_inst/eclk": BANK7_ECLK1
    - From GPLL_CLKOP "PLL_BL0".CLKOP, driver "u_ddr3/ddr3_ipcore_inst/U1_clocking/pmi_pll/PLLInst_0".

--------------- End of Clock Report ---------------


+

#####################################
# :::'###:::::'######:::::'###:::::::
# ::'## ##:::'##... ##:::'## ##::::::
#  '##:. ##:: ##:::..:::'##:. ##:::::
#  ##:::. ##: ##:::::::'##:::. ##::::
#  #########: ##::::::: #########::::
#  ##.... ##: ##::: ##: ##.... ##::::
#  ##:::: ##:. ######:: ##:::: ##::::
#..:::::..:::......:::..:::::..::::::
#####################################
#
USE PRIMARY NET "u_eth_top/u_eth_pll/CLKOP" QUADRANT_TL ;
USE PRIMARY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkop" QUADRANT_BL ;
USE PRIMARY NET "w_pll_50m" ;
USE PRIMARY NET "jtaghub16_jtck" ;
USE PRIMARY NET "w_pll_100m" ;
USE PRIMARY NET "w_sclk" QUADRANT_TL QUADRANT_BL ;
USE PRIMARY NET "w_iddr_sclk2" ;
USE PRIMARY NET "w_iddr_sclk1" ;
USE PRIMARY NET "u_eth_top.w_ethphy_refclk_90" QUADRANT_TL QUADRANT_BL ;
USE PRIMARY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clkos" QUADRANT_BL ;
USE PRIMARY NET "w_pll_150m" ;
USE PRIMARY NET "i_ethphy_refclk_c" QUADRANT_TL QUADRANT_BL ;
USE PRIMARY NET "i_clk_50m_c" ;
USE PRIMARY NET "r_ddrrst_n" ;
USE PRIMARY NET "r2_150mrst_sync" ;
USE PRIMARY NET "jtaghub16_jrstn" QUADRANT_BL QUADRANT_BR ;
USE PRIMARY NET "u_ddr3/ddr3_ipcore_inst/U1_clocking/clk_in_c" QUADRANT_BL ;
############################################ 


DQSDLL Usage Summary:
   Number of DQSDLL used: 3.
   DQSDLL used: Both Top & Bottom.

I/O Usage Summary (final):
   110 out of 245 (44.9%) PIO sites used.
   110 out of 197 (55.8%) bonded PIO sites used.
   Number of PIO comps: 101; differential: 8.
   Number of Vref pins used: 1.

I/O Bank Usage Summary:
+----------+----------------+------------+--------------+------------+
| I/O Bank | Usage          | Bank Vccio | Bank Vref1   | Bank Vref2 |
+----------+----------------+------------+--------------+------------+
| 0        | 11 / 24 ( 45%) | 3.3V       | -            | -          |
| 1        | 18 / 32 ( 56%) | 3.3V       | -            | -          |
| 2        | 8 / 32 ( 25%)  | 1.2V       | -            | -          |
| 3        | 16 / 32 ( 50%) | 3.3V       | -            | -          |
| 6        | 25 / 32 ( 78%) | 1.35V      | 0.675V@VREF1 | -          |
| 7        | 26 / 32 ( 81%) | 1.35V      | -            | -          |
| 8        | 6 / 13 ( 46%)  | 2.5V       | -            | -          |
+----------+----------------+------------+--------------+------------+

---------------------------------- DSP Report ----------------------------------

DSP Slice #:           1  2  3  4  5  6  7  8  9 10 11 12 13 14 15 16 17 18
# of MULT9                                                                 
# of MULT18                        2                    1                  
# of ALU24                                                                 
# of ALU54                         1                                       
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice #:          19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36
# of MULT9                                                                 
# of MULT18                              2                 2               
# of ALU24                                                                 
# of ALU54                               1                                 
# of PRADD9                                                                
# of PRADD18                                                               

DSP Slice  5         Component_Type       Physical_Type                                        Instance_Name                                      
 MULT18_R22C22         MULT18X18D             MULT18          u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_mult_1    
 MULT18_R22C23         MULT18X18D             MULT18          u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_mult_0    
  ALU54_R22C25           ALU54B               ALU54           u_rotate_control/u4_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0     

DSP Slice 12         Component_Type       Physical_Type                                        Instance_Name                                      
 MULT18_R22C55         MULT18X18D             MULT18                    u_motor_control/u1_motor_drive/u_multiplier_16x8/dsp_mult_0               

DSP Slice 25         Component_Type       Physical_Type                                        Instance_Name                                      
 MULT18_R46C31         MULT18X18D             MULT18          u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_mult_1    
 MULT18_R46C32         MULT18X18D             MULT18          u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_mult_0    
  ALU54_R46C34           ALU54B               ALU54           u_rotate_control/u3_encoder_control/u3_code_angle/u1_multiplier_10x32/dsp_alu_0     

DSP Slice 31         Component_Type       Physical_Type                                        Instance_Name                                      
 MULT18_R46C60         MULT18X18D             MULT18                                  u_HV_control/u3/U1/U1/dsp_mult_0                            
 MULT18_R46C61         MULT18X18D             MULT18                    u_motor_control/u2_motor_drive/u_multiplier_16x8/dsp_mult_0               

------------------------------ End of DSP Report -------------------------------
Total placer CPU time: 1 mins 18 secs 

Dumping design to file df1_lidar_top_impl1.dir/5_1.ncd.

9 potential circuit loops found in timing analysis.
0 connections routed; 86194 unrouted.
Starting router resource preassignment
DSP info: Total 2 dsp pins have been swapped.

Completed router resource preassignment. Real time: 1 mins 32 secs 

Start NBR router at 20:07:35 05/21/25

*****************************************************************
Info: NBR allows conflicts(one node used by more than one signal)
      in the earlier iterations. In each iteration, it tries to  
      solve the conflicts while keeping the critical connections 
      routed as short as possible. The routing process is said to
      be completed when no conflicts exist and all connections   
      are routed.                                                
Note: NBR uses a different method to calculate timing slacks. The
      worst slack and total negative slack may not be the same as
      that in TRCE report. You should always run TRCE to verify  
      your design.                                               
*****************************************************************

9 potential circuit loops found in timing analysis.
Start NBR special constraint process at 20:07:38 05/21/25

Start NBR section for initial routing at 20:07:42 05/21/25
Level 1, iteration 1
176(0.01%) conflicts; 64534(74.87%) untouched conns; 1686595 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.497ns/-1686.595ns; real time: 1 mins 46 secs 
Level 2, iteration 1
51(0.00%) conflicts; 63859(74.09%) untouched conns; 1708419 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.497ns/-1708.419ns; real time: 1 mins 49 secs 
Level 3, iteration 1
765(0.04%) conflicts; 51569(59.83%) untouched conns; 802463 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -3.258ns/-802.464ns; real time: 2 mins 9 secs 
Level 4, iteration 1
3851(0.18%) conflicts; 0(0.00%) untouched conn; 1124632 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.926ns/-1124.633ns; real time: 2 mins 47 secs 

Info: Initial congestion level at 75% usage is 0
Info: Initial congestion area  at 75% usage is 11 (0.18%)

Start NBR section for normal routing at 20:08:49 05/21/25
Level 1, iteration 1
158(0.01%) conflicts; 5339(6.19%) untouched conns; 1075771 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.791ns/-1075.771ns; real time: 2 mins 55 secs 
Level 4, iteration 1
2491(0.12%) conflicts; 0(0.00%) untouched conn; 1079276 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.791ns/-1079.276ns; real time: 3 mins 1 secs 
Level 4, iteration 2
1308(0.06%) conflicts; 0(0.00%) untouched conn; 1053406 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1053.406ns; real time: 3 mins 4 secs 
Level 4, iteration 3
770(0.04%) conflicts; 0(0.00%) untouched conn; 1061824 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1061.825ns; real time: 3 mins 11 secs 
Level 4, iteration 4
378(0.02%) conflicts; 0(0.00%) untouched conn; 1061824 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1061.825ns; real time: 3 mins 12 secs 
Level 4, iteration 5
199(0.01%) conflicts; 0(0.00%) untouched conn; 1067111 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1067.112ns; real time: 3 mins 14 secs 
Level 4, iteration 6
101(0.00%) conflicts; 0(0.00%) untouched conn; 1067111 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1067.112ns; real time: 3 mins 14 secs 
Level 4, iteration 7
53(0.00%) conflicts; 0(0.00%) untouched conn; 1065921 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1065.921ns; real time: 3 mins 16 secs 
Level 4, iteration 8
31(0.00%) conflicts; 0(0.00%) untouched conn; 1065921 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1065.921ns; real time: 3 mins 17 secs 
Level 4, iteration 9
12(0.00%) conflicts; 0(0.00%) untouched conn; 1065335 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1065.335ns; real time: 3 mins 18 secs 
Level 4, iteration 10
18(0.00%) conflicts; 0(0.00%) untouched conn; 1065335 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1065.335ns; real time: 3 mins 18 secs 
Level 4, iteration 11
7(0.00%) conflicts; 0(0.00%) untouched conn; 1065303 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1065.303ns; real time: 3 mins 20 secs 
Level 4, iteration 12
4(0.00%) conflicts; 0(0.00%) untouched conn; 1065303 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1065.303ns; real time: 3 mins 21 secs 
Level 4, iteration 13
0(0.00%) conflict; 0(0.00%) untouched conn; 1070723 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1070.723ns; real time: 3 mins 22 secs 

Start NBR section for performance tuning (iteration 1) at 20:09:23 05/21/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 1070723 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1070.723ns; real time: 3 mins 29 secs 

Start NBR section for re-routing at 20:09:30 05/21/25
Level 4, iteration 1
0(0.00%) conflict; 0(0.00%) untouched conn; 1070723 (nbr) score; 
Estimated worst slack/total negative slack<setup>: -4.764ns/-1070.723ns; real time: 3 mins 29 secs 

Start NBR section for post-routing at 20:09:30 05/21/25
9 potential circuit loops found in timing analysis.

End NBR router with 0 unrouted connection

NBR Summary
-----------
  Number of unrouted connections : 0 (0.00%)
  Number of connections with timing violations : 534 (0.62%)
  Estimated worst slack<setup> : -4.764ns
  Timing score<setup> : 54544
-----------
Notes: The timing info is calculated for SETUP only and all PAR_ADJs are ignored.



9 potential circuit loops found in timing analysis.
9 potential circuit loops found in timing analysis.
9 potential circuit loops found in timing analysis.
Total CPU time 3 mins 46 secs 
Total REAL time: 3 mins 53 secs 
Completely routed.
End of route.  86194 routed (100.00%); 0 unrouted.

Hold time timing score: 0, hold timing errors: 0

Timing score: 54544 

Dumping design to file df1_lidar_top_impl1.dir/5_1.ncd.


PAR_SUMMARY::Run status = Completed
PAR_SUMMARY::Number of unrouted conns = 0
PAR_SUMMARY::Worst  slack<setup/<ns>> = -4.764
PAR_SUMMARY::Timing score<setup/<ns>> = 54.544
PAR_SUMMARY::Worst  slack<hold /<ns>> = 0.131
PAR_SUMMARY::Timing score<hold /<ns>> = 0.000
PAR_SUMMARY::Number of errors = 0

Total CPU  time to completion: 3 mins 51 secs 
Total REAL time to completion: 3 mins 58 secs 

par done!

Note: user must run 'Trace' for timing closure signoff.

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.
Exiting par with exit code 0
Exiting mpartrce with exit code 0

trce -f "df1_lidar_top_impl1.pt" -o "df1_lidar_top_impl1.twr" "df1_lidar_top_impl1.ncd" "df1_lidar_top_impl1.prf"
trce:  version Diamond (64-bit) 3.13.0.56.2

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Loading design for application trce from file df1_lidar_top_impl1.ncd.
Design name: df1_lidar_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA256
Performance: 7
Loading device for application trce from file 'sa5p45.nph' in environment: D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.
Setup and Hold Report

--------------------------------------------------------------------------------
Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.13.0.56.2
Wed May 21 20:10:02 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o df1_lidar_top_impl1.twr -gui -msgset D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/promote.xml df1_lidar_top_impl1.ncd df1_lidar_top_impl1.prf 
Design file:     df1_lidar_top_impl1.ncd
Preference file: df1_lidar_top_impl1.prf
Device,speed:    LFE5U-45F,7
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

9 potential circuit loops found in timing analysis.
Based on the preference: FREQUENCY PORT "i_tdc2_lvds_serclk" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "w_iddr_sclk2" 150.000000 MHz ;
Based on the preference: FREQUENCY PORT "i_tdc1_lvds_serclk" 300.000000 MHz ;
A new generated preference: FREQUENCY NET "w_iddr_sclk1" 150.000000 MHz ;
Based on the preference: FREQUENCY PORT "i_ddrclk_100m" 100.000000 MHz ;
A new generated preference: FREQUENCY NET "w_sclk" 50.000000 MHz ;
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Setup):
---------------

Timing errors: 254  Score: 54544
Cumulative negative slack: 54544

Constraints cover 2326355 paths, 122 nets, and 83925 connections (97.37% coverage)

--------------------------------------------------------------------------------
Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.13.0.56.2
Wed May 21 20:10:04 2025

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.

Report Information
------------------
Command line:    trce -v 10 -gt -sethld -sp 7 -sphld m -o df1_lidar_top_impl1.twr -gui -msgset D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/promote.xml df1_lidar_top_impl1.ncd df1_lidar_top_impl1.prf 
Design file:     df1_lidar_top_impl1.ncd
Preference file: df1_lidar_top_impl1.prf
Device,speed:    LFE5U-45F,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

9 potential circuit loops found in timing analysis.
BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



Timing summary (Hold):
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2326355 paths, 27 nets, and 83923 connections (97.37% coverage)



Timing summary (Setup and Hold):
---------------

Timing errors: 254 (setup), 0 (hold)
Score: 54544 (setup), 0 (hold)
Cumulative negative slack: 54544 (54544+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------

Total CPU Time: 7 secs 
Total REAL Time: 7 secs 
Peak Memory Usage: 404 MB


tmcheck -par "df1_lidar_top_impl1.par" 

bitgen -w "df1_lidar_top_impl1.ncd" -f "df1_lidar_top_impl1.t2b" -e -s "D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.sec" -k "D:/FreeWork/df1_second_round/df1_3dprj_dev/prj/df1_lidar_top.bek" "df1_lidar_top_impl1.prf"


BITGEN: Bitstream Generator Diamond (64-bit) 3.13.0.56.2
Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor Corporation,  All rights reserved.


Loading design for application Bitgen from file df1_lidar_top_impl1.ncd.
Design name: df1_lidar_top
NCD version: 3.3
Vendor:      LATTICE
Device:      LFE5U-45F
Package:     CABGA256
Performance: 7
Loading device for application Bitgen from file 'sa5p45.nph' in environment: D:/TOOL/LatticeDiamond/diamond/3.13/ispfpga.
Package Status:                     Final          Version 1.50.
Performance Hardware Data Status:   Final          Version 55.1.

Running DRC.
    <postMsg mid="71121019" type="Warning" dynamic="1" navigation="0" arg0="u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/SLICE_2344"  />
    <postMsg mid="71121019" type="Warning" dynamic="1" navigation="0" arg0="u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/SLICE_2345"  />
    <postMsg mid="71121019" type="Warning" dynamic="1" navigation="0" arg0="u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/SLICE_2346"  />
    <postMsg mid="71121019" type="Warning" dynamic="1" navigation="0" arg0="u2_ddr3_interface/u2_ddr_round_robin/u3_dist2ddr/SLICE_2347"  />
    <postMsg mid="71121019" type="Warning" dynamic="1" navigation="0" arg0="u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/SLICE_2419"  />
    <postMsg mid="71121019" type="Warning" dynamic="1" navigation="0" arg0="u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/SLICE_2420"  />
    <postMsg mid="71121019" type="Warning" dynamic="1" navigation="0" arg0="u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/SLICE_2421"  />
    <postMsg mid="71121019" type="Warning" dynamic="1" navigation="0" arg0="u2_ddr3_interface/u2_ddr_round_robin/u0_udp2ddr/SLICE_2422"  />
DRC detected 0 errors and 8 warnings.
Reading Preference File from df1_lidar_top_impl1.prf.
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION *NOT* controlled by sa5p00.acd ###"  />
    <postMsg mid="1009992" type="Info"    dynamic="1" navigation="0" arg0=" SW_XO3D_SECURITY_ENCRYPTION license_securityIP OK"  />

Preference Summary:
+---------------------------------+---------------------------------+
|  Preference                     |  Current Setting                |
+---------------------------------+---------------------------------+
|                         RamCfg  |                        Reset**  |
+---------------------------------+---------------------------------+
|                        CfgMode  |                      Disable**  |
+---------------------------------+---------------------------------+
|                        DONE_EX  |                          OFF**  |
+---------------------------------+---------------------------------+
|                        DONE_OD  |                           ON**  |
+---------------------------------+---------------------------------+
|                     MCCLK_FREQ  |                          2.4**  |
+---------------------------------+---------------------------------+
|                  CONFIG_SECURE  |                          OFF**  |
+---------------------------------+---------------------------------+
|                    CONFIG_MODE  |                         JTAG**  |
+---------------------------------+---------------------------------+
|                        WAKE_UP  |                           21**  |
+---------------------------------+---------------------------------+
|                          INBUF  |                          OFF**  |
+---------------------------------+---------------------------------+
|                             ES  |                           No**  |
+---------------------------------+---------------------------------+
|                 SLAVE_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                MASTER_SPI_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                COMPRESS_CONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|            BACKGROUND_RECONFIG  |                          OFF**  |
+---------------------------------+---------------------------------+
|                     DisableUES  |                        FALSE**  |
+---------------------------------+---------------------------------+
|            SLAVE_PARALLEL_PORT  |                      DISABLE**  |
+---------------------------------+---------------------------------+
|                      DONE_PULL  |                           ON**  |
+---------------------------------+---------------------------------+
|               CONFIG_IOVOLTAGE  |                          2.5**  |
+---------------------------------+---------------------------------+
|                        TRANSFR  |                          OFF**  |
+---------------------------------+---------------------------------+
 *  Default setting.
 ** The specified setting matches the default setting.


Creating bit map...
 
Bitstream Status: Final           Version 10.27.
 
Saving bit stream in "df1_lidar_top_impl1.bit".
Total CPU Time: 9 secs 
Total REAL Time: 9 secs 
Peak Memory Usage: 494 MB
