
%
% Glossary
%

\newacronym{fpga}{FPGA}{Field Programmable Gate Array}
\newacronym{cpu}{CPU}{Central processing unit}
\newacronym{soc}{SoC}{System on chip}

\newacronym{lut}{LUT}{Lookup tables}
\newacronym{plb}{PLB}{Processor Local Bus}
\newacronym{axi}{AXI}{Advanced eXtensible Interface}

\newacronym{dos}{DoS}{Denial of Service}

\newacronym{bsp}{BSP}{Board Support Package}
\newacronym{mhs}{mhs}{Microprocessor Hardware Specification}
\newacronym{ucf}{ucf}{User Constraint File}
\newacronym{xps}{XPS}{Xilinx Platform Studio}

\newacronym{ip}{IP}{Intelectual Property}
\newacronym{mac}{MAC}{Medium Access Control}
\newacronym{phy}{PHY}{Physical Layer}
\newacronym{mii}{MII}{Media Independent Interface}
\newacronym{gmii}{GMII}{Gigabit Media Independent Interface}

\newacronym{os}{OS}{Operating System}
\newacronym{mmu}{MMU}{Memory Management Unit}
\newacronym{pvr}{PVR}{Processor Version Register}

\newacronym{pll}{PLL}{phase-locked loop}
\newacronym{dma}{DMA}{Direct Memory Access}