# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do tetris_run_msim_rtl_systemverilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib tetris_soc
# ** Warning: (vlib-34) Library already exists at "tetris_soc".
# vmap tetris_soc tetris_soc
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap tetris_soc tetris_soc 
# Modifying modelsim.ini
# vlog -sv -work tetris_soc +incdir+C:/ECE_385/Tetris/tetris_soc/synthesis/submodules {C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/avalon_tetris_interface.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:05 on Nov 30,2020
# vlog -reportprogress 300 -sv -work tetris_soc "+incdir+C:/ECE_385/Tetris/tetris_soc/synthesis/submodules" C:/ECE_385/Tetris/tetris_soc/synthesis/submodules/avalon_tetris_interface.sv 
# -- Compiling module avalon_tetris_interface
# 
# Top level modules:
# 	avalon_tetris_interface
# End time: 15:11:05 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/Tetris {C:/ECE_385/Tetris/Color_Mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:05 on Nov 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/Tetris" C:/ECE_385/Tetris/Color_Mapper.sv 
# -- Compiling module color_mapper
# 
# Top level modules:
# 	color_mapper
# End time: 15:11:05 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/Tetris {C:/ECE_385/Tetris/Random.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:06 on Nov 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/Tetris" C:/ECE_385/Tetris/Random.sv 
# -- Compiling module Random
# 
# Top level modules:
# 	Random
# End time: 15:11:06 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/Tetris {C:/ECE_385/Tetris/move.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:06 on Nov 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/Tetris" C:/ECE_385/Tetris/move.sv 
# -- Compiling module move
# 
# Top level modules:
# 	move
# End time: 15:11:06 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/Tetris {C:/ECE_385/Tetris/moving.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:07 on Nov 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/Tetris" C:/ECE_385/Tetris/moving.sv 
# -- Compiling module moving
# 
# Top level modules:
# 	moving
# End time: 15:11:07 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/Tetris {C:/ECE_385/Tetris/current_blocks.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:08 on Nov 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/Tetris" C:/ECE_385/Tetris/current_blocks.sv 
# -- Compiling module current_blocks
# 
# Top level modules:
# 	current_blocks
# End time: 15:11:08 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/Tetris {C:/ECE_385/Tetris/init.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:08 on Nov 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/Tetris" C:/ECE_385/Tetris/init.sv 
# -- Compiling module init
# 
# Top level modules:
# 	init
# End time: 15:11:08 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/Tetris {C:/ECE_385/Tetris/update.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:09 on Nov 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/Tetris" C:/ECE_385/Tetris/update.sv 
# -- Compiling module update
# 
# Top level modules:
# 	update
# End time: 15:11:09 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/Tetris {C:/ECE_385/Tetris/tetromino_color.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:09 on Nov 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/Tetris" C:/ECE_385/Tetris/tetromino_color.sv 
# -- Compiling module tetromino_color
# 
# Top level modules:
# 	tetromino_color
# End time: 15:11:09 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/Tetris {C:/ECE_385/Tetris/score_board.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:10 on Nov 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/Tetris" C:/ECE_385/Tetris/score_board.sv 
# -- Compiling module score_board
# 
# Top level modules:
# 	score_board
# End time: 15:11:10 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/ECE_385/Tetris {C:/ECE_385/Tetris/Sprite.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:10 on Nov 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/Tetris" C:/ECE_385/Tetris/Sprite.sv 
# -- Compiling module Sprite
# 
# Top level modules:
# 	Sprite
# End time: 15:11:10 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/ECE_385/Tetris {C:/ECE_385/Tetris/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:11:11 on Nov 30,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/ECE_385/Tetris" C:/ECE_385/Tetris/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 15:11:11 on Nov 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L tetris_soc -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -L tetris_soc -voptargs=""+acc"" testbench 
# Start time: 15:11:12 on Nov 30,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.init
# Loading work.Random
# ** Warning: (vsim-3015) C:/ECE_385/Tetris/init.sv(12): [PCDPC] - Port size (4) does not match connection size (3) for port 'T'. The port definition is at: C:/ECE_385/Tetris/Random.sv(4).
#    Time: 0 ps  Iteration: 0  Instance: /testbench/initialize/randT File: C:/ECE_385/Tetris/Random.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1000 ns
# End time: 15:15:00 on Nov 30,2020, Elapsed time: 0:03:48
# Errors: 0, Warnings: 1
