<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>EE445M Real Time Operating Systems: inc/hw_emac.h Source File</title>

<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>

</head>
<body>
<div id="top"><!-- do not remove this div! -->


<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  
  
  <td style="padding-left: 0.5em;">
   <div id="projectname">EE445M Real Time Operating Systems
   
   </div>
   <div id="projectbrief">Taken at the University of Texas Spring 2015</div>
  </td>
  
  
  
 </tr>
 </tbody>
</table>
</div>

<!-- Generated by Doxygen 1.7.6.1 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
</div>
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
  initNavTree('hw__emac_8h.html','');
</script>
<div id="doc-content">
<div class="header">
  <div class="headertitle">
<div class="title">inc/hw_emac.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="hw__emac_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 <span class="comment">//*****************************************************************************</span>
<a name="l00002"></a>00002 <span class="comment">//</span>
<a name="l00003"></a>00003 <span class="comment">// hw_emac.h - Macros used when accessing the EMAC hardware.</span>
<a name="l00004"></a>00004 <span class="comment">//</span>
<a name="l00005"></a>00005 <span class="comment">// Copyright (c) 2012-2014 Texas Instruments Incorporated.  All rights reserved.</span>
<a name="l00006"></a>00006 <span class="comment">// Software License Agreement</span>
<a name="l00007"></a>00007 <span class="comment">// </span>
<a name="l00008"></a>00008 <span class="comment">//   Redistribution and use in source and binary forms, with or without</span>
<a name="l00009"></a>00009 <span class="comment">//   modification, are permitted provided that the following conditions</span>
<a name="l00010"></a>00010 <span class="comment">//   are met:</span>
<a name="l00011"></a>00011 <span class="comment">// </span>
<a name="l00012"></a>00012 <span class="comment">//   Redistributions of source code must retain the above copyright</span>
<a name="l00013"></a>00013 <span class="comment">//   notice, this list of conditions and the following disclaimer.</span>
<a name="l00014"></a>00014 <span class="comment">// </span>
<a name="l00015"></a>00015 <span class="comment">//   Redistributions in binary form must reproduce the above copyright</span>
<a name="l00016"></a>00016 <span class="comment">//   notice, this list of conditions and the following disclaimer in the</span>
<a name="l00017"></a>00017 <span class="comment">//   documentation and/or other materials provided with the  </span>
<a name="l00018"></a>00018 <span class="comment">//   distribution.</span>
<a name="l00019"></a>00019 <span class="comment">// </span>
<a name="l00020"></a>00020 <span class="comment">//   Neither the name of Texas Instruments Incorporated nor the names of</span>
<a name="l00021"></a>00021 <span class="comment">//   its contributors may be used to endorse or promote products derived</span>
<a name="l00022"></a>00022 <span class="comment">//   from this software without specific prior written permission.</span>
<a name="l00023"></a>00023 <span class="comment">// </span>
<a name="l00024"></a>00024 <span class="comment">// THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span>
<a name="l00025"></a>00025 <span class="comment">// &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00026"></a>00026 <span class="comment">// LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span>
<a name="l00027"></a>00027 <span class="comment">// A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span>
<a name="l00028"></a>00028 <span class="comment">// OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span>
<a name="l00029"></a>00029 <span class="comment">// SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span>
<a name="l00030"></a>00030 <span class="comment">// LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span>
<a name="l00031"></a>00031 <span class="comment">// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span>
<a name="l00032"></a>00032 <span class="comment">// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span>
<a name="l00033"></a>00033 <span class="comment">// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span>
<a name="l00034"></a>00034 <span class="comment">// OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span>
<a name="l00035"></a>00035 <span class="comment">// </span>
<a name="l00036"></a>00036 <span class="comment">// This is part of revision 2.1.0.12573 of the Tiva Firmware Development Package.</span>
<a name="l00037"></a>00037 <span class="comment">//</span>
<a name="l00038"></a>00038 <span class="comment">//*****************************************************************************</span>
<a name="l00039"></a>00039 
<a name="l00040"></a>00040 <span class="preprocessor">#ifndef __HW_EMAC_H__</span>
<a name="l00041"></a>00041 <span class="preprocessor"></span><span class="preprocessor">#define __HW_EMAC_H__</span>
<a name="l00042"></a>00042 <span class="preprocessor"></span>
<a name="l00043"></a>00043 <span class="comment">//*****************************************************************************</span>
<a name="l00044"></a>00044 <span class="comment">//</span>
<a name="l00045"></a>00045 <span class="comment">// The following are defines for the EMAC register offsets.</span>
<a name="l00046"></a>00046 <span class="comment">//</span>
<a name="l00047"></a>00047 <span class="comment">//*****************************************************************************</span>
<a name="l00048"></a><a class="code" href="hw__emac_8h.html#ad21c8729a348aa5340f52b03f74f9fc7">00048</a> <span class="preprocessor">#define EMAC_O_CFG              0x00000000  // Ethernet MAC Configuration</span>
<a name="l00049"></a><a class="code" href="hw__emac_8h.html#aea8bee10fe0a2e49ed546c8e28323fb8">00049</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_FRAMEFLTR        0x00000004  // Ethernet MAC Frame Filter</span>
<a name="l00050"></a><a class="code" href="hw__emac_8h.html#aed97283bc521d4690f89cb55ad3d9352">00050</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_HASHTBLH         0x00000008  // Ethernet MAC Hash Table High</span>
<a name="l00051"></a><a class="code" href="hw__emac_8h.html#a346ffebe3068b77693b27bcf36b0d64b">00051</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_HASHTBLL         0x0000000C  // Ethernet MAC Hash Table Low</span>
<a name="l00052"></a><a class="code" href="hw__emac_8h.html#a1cc6799662f573687ed4a46c978f9eaa">00052</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_MIIADDR          0x00000010  // Ethernet MAC MII Address</span>
<a name="l00053"></a><a class="code" href="hw__emac_8h.html#af66cf31de2e4be9b8cebce0f3f9524f4">00053</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_MIIDATA          0x00000014  // Ethernet MAC MII Data Register</span>
<a name="l00054"></a><a class="code" href="hw__emac_8h.html#a78fcf5267abafbcdb0d3bbfaa5b7dd84">00054</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_FLOWCTL          0x00000018  // Ethernet MAC Flow Control</span>
<a name="l00055"></a><a class="code" href="hw__emac_8h.html#a21c0616c7bf6ae0f81e90bf0e3f04ab3">00055</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_VLANTG           0x0000001C  // Ethernet MAC VLAN Tag</span>
<a name="l00056"></a><a class="code" href="hw__emac_8h.html#a704a8e5b5d03200f6263f1e039fc2675">00056</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_STATUS           0x00000024  // Ethernet MAC Status</span>
<a name="l00057"></a><a class="code" href="hw__emac_8h.html#aa7db79530deac8bfee314f081d6dc8f2">00057</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_RWUFF            0x00000028  // Ethernet MAC Remote Wake-Up</span>
<a name="l00058"></a>00058 <span class="preprocessor"></span>                                            <span class="comment">// Frame Filter</span>
<a name="l00059"></a><a class="code" href="hw__emac_8h.html#abc583c76fabf160df6608111f7574c69">00059</a> <span class="preprocessor">#define EMAC_O_PMTCTLSTAT       0x0000002C  // Ethernet MAC PMT Control and</span>
<a name="l00060"></a>00060 <span class="preprocessor"></span>                                            <span class="comment">// Status Register</span>
<a name="l00061"></a><a class="code" href="hw__emac_8h.html#a49d93c841dc6a9ef0c42f47f166e6f88">00061</a> <span class="preprocessor">#define EMAC_O_RIS              0x00000038  // Ethernet MAC Raw Interrupt</span>
<a name="l00062"></a>00062 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00063"></a><a class="code" href="hw__emac_8h.html#a034279c270006b8f6679d0134a2adc63">00063</a> <span class="preprocessor">#define EMAC_O_IM               0x0000003C  // Ethernet MAC Interrupt Mask</span>
<a name="l00064"></a><a class="code" href="hw__emac_8h.html#a725a7ebc4134f6340d35dd3b450b761f">00064</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_ADDR0H           0x00000040  // Ethernet MAC Address 0 High</span>
<a name="l00065"></a><a class="code" href="hw__emac_8h.html#a94d716dc8a0169c10ad7f2aecef0ce24">00065</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_ADDR0L           0x00000044  // Ethernet MAC Address 0 Low</span>
<a name="l00066"></a>00066 <span class="preprocessor"></span>                                            <span class="comment">// Register</span>
<a name="l00067"></a><a class="code" href="hw__emac_8h.html#a7a04ced2cc1ad93d5073bae7d9fa33a9">00067</a> <span class="preprocessor">#define EMAC_O_ADDR1H           0x00000048  // Ethernet MAC Address 1 High</span>
<a name="l00068"></a><a class="code" href="hw__emac_8h.html#a33d68d586b71ed237cba0a356eec031e">00068</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_ADDR1L           0x0000004C  // Ethernet MAC Address 1 Low</span>
<a name="l00069"></a><a class="code" href="hw__emac_8h.html#a0d6d0b711c46a5204fea3a3c241ff4eb">00069</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_ADDR2H           0x00000050  // Ethernet MAC Address 2 High</span>
<a name="l00070"></a><a class="code" href="hw__emac_8h.html#a54a9d397c95664743c7542f444146371">00070</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_ADDR2L           0x00000054  // Ethernet MAC Address 2 Low</span>
<a name="l00071"></a><a class="code" href="hw__emac_8h.html#a8ce7bc31db30896a937f82c28113bdf1">00071</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_ADDR3H           0x00000058  // Ethernet MAC Address 3 High</span>
<a name="l00072"></a><a class="code" href="hw__emac_8h.html#a4b9752466c090a5615587b869446a999">00072</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_ADDR3L           0x0000005C  // Ethernet MAC Address 3 Low</span>
<a name="l00073"></a><a class="code" href="hw__emac_8h.html#a0dfd206dcebcc52a40df452ed78bacfb">00073</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_WDOGTO           0x000000DC  // Ethernet MAC Watchdog Timeout</span>
<a name="l00074"></a><a class="code" href="hw__emac_8h.html#a110aeac8345b7188ea7878931104a906">00074</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_MMCCTRL          0x00000100  // Ethernet MAC MMC Control</span>
<a name="l00075"></a><a class="code" href="hw__emac_8h.html#a354cf75638eb37bf5a0ca0192a3c3705">00075</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_MMCRXRIS         0x00000104  // Ethernet MAC MMC Receive Raw</span>
<a name="l00076"></a>00076 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l00077"></a><a class="code" href="hw__emac_8h.html#a2a1bc7d70a2e20246ab30cb3047eeeaf">00077</a> <span class="preprocessor">#define EMAC_O_MMCTXRIS         0x00000108  // Ethernet MAC MMC Transmit Raw</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Status</span>
<a name="l00079"></a><a class="code" href="hw__emac_8h.html#abd4fb49a963c31bb34455f366c04398a">00079</a> <span class="preprocessor">#define EMAC_O_MMCRXIM          0x0000010C  // Ethernet MAC MMC Receive</span>
<a name="l00080"></a>00080 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Mask</span>
<a name="l00081"></a><a class="code" href="hw__emac_8h.html#a18f0aede85ae0bc778bce2874d04ab53">00081</a> <span class="preprocessor">#define EMAC_O_MMCTXIM          0x00000110  // Ethernet MAC MMC Transmit</span>
<a name="l00082"></a>00082 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Mask</span>
<a name="l00083"></a><a class="code" href="hw__emac_8h.html#afb3df6587133d60307f323a0a990c5a7">00083</a> <span class="preprocessor">#define EMAC_O_TXCNTGB          0x00000118  // Ethernet MAC Transmit Frame</span>
<a name="l00084"></a>00084 <span class="preprocessor"></span>                                            <span class="comment">// Count for Good and Bad Frames</span>
<a name="l00085"></a><a class="code" href="hw__emac_8h.html#a692d0a697e6f702eeac2423ac1cd72b8">00085</a> <span class="preprocessor">#define EMAC_O_TXCNTSCOL        0x0000014C  // Ethernet MAC Transmit Frame</span>
<a name="l00086"></a>00086 <span class="preprocessor"></span>                                            <span class="comment">// Count for Frames Transmitted</span>
<a name="l00087"></a>00087                                             <span class="comment">// after Single Collision</span>
<a name="l00088"></a><a class="code" href="hw__emac_8h.html#a0823e8d983965ce33b63275515c75c42">00088</a> <span class="preprocessor">#define EMAC_O_TXCNTMCOL        0x00000150  // Ethernet MAC Transmit Frame</span>
<a name="l00089"></a>00089 <span class="preprocessor"></span>                                            <span class="comment">// Count for Frames Transmitted</span>
<a name="l00090"></a>00090                                             <span class="comment">// after Multiple Collisions</span>
<a name="l00091"></a><a class="code" href="hw__emac_8h.html#af5add2e7ea78ce39a125d31dd9dcc355">00091</a> <span class="preprocessor">#define EMAC_O_TXOCTCNTG        0x00000164  // Ethernet MAC Transmit Octet</span>
<a name="l00092"></a>00092 <span class="preprocessor"></span>                                            <span class="comment">// Count Good</span>
<a name="l00093"></a><a class="code" href="hw__emac_8h.html#aaaad59619b2fc12924983a9603958061">00093</a> <span class="preprocessor">#define EMAC_O_RXCNTGB          0x00000180  // Ethernet MAC Receive Frame Count</span>
<a name="l00094"></a>00094 <span class="preprocessor"></span>                                            <span class="comment">// for Good and Bad Frames</span>
<a name="l00095"></a><a class="code" href="hw__emac_8h.html#a0274783fbef337aead55d8d7cbcc90a6">00095</a> <span class="preprocessor">#define EMAC_O_RXCNTCRCERR      0x00000194  // Ethernet MAC Receive Frame Count</span>
<a name="l00096"></a>00096 <span class="preprocessor"></span>                                            <span class="comment">// for CRC Error Frames</span>
<a name="l00097"></a><a class="code" href="hw__emac_8h.html#a3965c0183ba256c3b4aca2569484910b">00097</a> <span class="preprocessor">#define EMAC_O_RXCNTALGNERR     0x00000198  // Ethernet MAC Receive Frame Count</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span>                                            <span class="comment">// for Alignment Error Frames</span>
<a name="l00099"></a><a class="code" href="hw__emac_8h.html#a0ff3cede70964f50e0bc5bb35bc6d353">00099</a> <span class="preprocessor">#define EMAC_O_RXCNTGUNI        0x000001C4  // Ethernet MAC Receive Frame Count</span>
<a name="l00100"></a>00100 <span class="preprocessor"></span>                                            <span class="comment">// for Good Unicast Frames</span>
<a name="l00101"></a><a class="code" href="hw__emac_8h.html#ad8d0be054ea998f7a1839015805af89a">00101</a> <span class="preprocessor">#define EMAC_O_VLNINCREP        0x00000584  // Ethernet MAC VLAN Tag Inclusion</span>
<a name="l00102"></a>00102 <span class="preprocessor"></span>                                            <span class="comment">// or Replacement</span>
<a name="l00103"></a><a class="code" href="hw__emac_8h.html#a9101c73088f6e9b6a5b603cbb79d7692">00103</a> <span class="preprocessor">#define EMAC_O_VLANHASH         0x00000588  // Ethernet MAC VLAN Hash Table</span>
<a name="l00104"></a><a class="code" href="hw__emac_8h.html#ad90f4d80c14554b267adc47644e296af">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_TIMSTCTRL        0x00000700  // Ethernet MAC Timestamp Control</span>
<a name="l00105"></a><a class="code" href="hw__emac_8h.html#a1a180765640e3b07ed790d0969f512eb">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_SUBSECINC        0x00000704  // Ethernet MAC Sub-Second</span>
<a name="l00106"></a>00106 <span class="preprocessor"></span>                                            <span class="comment">// Increment</span>
<a name="l00107"></a><a class="code" href="hw__emac_8h.html#a975c8ec3ad1c78bf7f7bdedf7357ff12">00107</a> <span class="preprocessor">#define EMAC_O_TIMSEC           0x00000708  // Ethernet MAC System Time -</span>
<a name="l00108"></a>00108 <span class="preprocessor"></span>                                            <span class="comment">// Seconds</span>
<a name="l00109"></a><a class="code" href="hw__emac_8h.html#a3f69d0aab53bf92045c368d9ec65bccc">00109</a> <span class="preprocessor">#define EMAC_O_TIMNANO          0x0000070C  // Ethernet MAC System Time -</span>
<a name="l00110"></a>00110 <span class="preprocessor"></span>                                            <span class="comment">// Nanoseconds</span>
<a name="l00111"></a><a class="code" href="hw__emac_8h.html#a4c8cf975c9b7c0cef9f7293ee1c0bcae">00111</a> <span class="preprocessor">#define EMAC_O_TIMSECU          0x00000710  // Ethernet MAC System Time -</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span>                                            <span class="comment">// Seconds Update</span>
<a name="l00113"></a><a class="code" href="hw__emac_8h.html#a1df8336a4452d2b7d9b846b202a2dd96">00113</a> <span class="preprocessor">#define EMAC_O_TIMNANOU         0x00000714  // Ethernet MAC System Time -</span>
<a name="l00114"></a>00114 <span class="preprocessor"></span>                                            <span class="comment">// Nanoseconds Update</span>
<a name="l00115"></a><a class="code" href="hw__emac_8h.html#a61f354343d99d6fc55ebd557b5c90504">00115</a> <span class="preprocessor">#define EMAC_O_TIMADD           0x00000718  // Ethernet MAC Timestamp Addend</span>
<a name="l00116"></a><a class="code" href="hw__emac_8h.html#ab2dd33f12f8542d343adbead787d3376">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_TARGSEC          0x0000071C  // Ethernet MAC Target Time Seconds</span>
<a name="l00117"></a><a class="code" href="hw__emac_8h.html#a270fd0915a869d5e2b0ac39b6f08c06b">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_TARGNANO         0x00000720  // Ethernet MAC Target Time</span>
<a name="l00118"></a>00118 <span class="preprocessor"></span>                                            <span class="comment">// Nanoseconds</span>
<a name="l00119"></a><a class="code" href="hw__emac_8h.html#a2053d2960d2697cb9242ee197bca3213">00119</a> <span class="preprocessor">#define EMAC_O_HWORDSEC         0x00000724  // Ethernet MAC System Time-Higher</span>
<a name="l00120"></a>00120 <span class="preprocessor"></span>                                            <span class="comment">// Word Seconds</span>
<a name="l00121"></a><a class="code" href="hw__emac_8h.html#a617301a9ca332f94605bfdba0b0a00bf">00121</a> <span class="preprocessor">#define EMAC_O_TIMSTAT          0x00000728  // Ethernet MAC Timestamp Status</span>
<a name="l00122"></a><a class="code" href="hw__emac_8h.html#a86b008bb620fa16fc1894d16c3ada456">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_PPSCTRL          0x0000072C  // Ethernet MAC PPS Control</span>
<a name="l00123"></a><a class="code" href="hw__emac_8h.html#ab7e7e226d072d7238ece1eff6177a146">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_PPS0INTVL        0x00000760  // Ethernet MAC PPS0 Interval</span>
<a name="l00124"></a><a class="code" href="hw__emac_8h.html#ae4f326c43f262afb41718d11de80ae63">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_PPS0WIDTH        0x00000764  // Ethernet MAC PPS0 Width</span>
<a name="l00125"></a><a class="code" href="hw__emac_8h.html#a47c18b030acfaa121cbc15977230e0ab">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_DMABUSMOD        0x00000C00  // Ethernet MAC DMA Bus Mode</span>
<a name="l00126"></a><a class="code" href="hw__emac_8h.html#af9a6225c53d036b9233209110b24fbf0">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_TXPOLLD          0x00000C04  // Ethernet MAC Transmit Poll</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>                                            <span class="comment">// Demand</span>
<a name="l00128"></a><a class="code" href="hw__emac_8h.html#aad3d8bb409878254f7fb2ad1d798b0a3">00128</a> <span class="preprocessor">#define EMAC_O_RXPOLLD          0x00000C08  // Ethernet MAC Receive Poll Demand</span>
<a name="l00129"></a><a class="code" href="hw__emac_8h.html#aa1aff62844a662a41bdfbb9012c3ac45">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_RXDLADDR         0x00000C0C  // Ethernet MAC Receive Descriptor</span>
<a name="l00130"></a>00130 <span class="preprocessor"></span>                                            <span class="comment">// List Address</span>
<a name="l00131"></a><a class="code" href="hw__emac_8h.html#aca73bbf0cf7795a0e92c7bffabfd816b">00131</a> <span class="preprocessor">#define EMAC_O_TXDLADDR         0x00000C10  // Ethernet MAC Transmit Descriptor</span>
<a name="l00132"></a>00132 <span class="preprocessor"></span>                                            <span class="comment">// List Address</span>
<a name="l00133"></a><a class="code" href="hw__emac_8h.html#a4325baf434a6eb4802f9290bc81c8fa4">00133</a> <span class="preprocessor">#define EMAC_O_DMARIS           0x00000C14  // Ethernet MAC DMA Interrupt</span>
<a name="l00134"></a>00134 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00135"></a><a class="code" href="hw__emac_8h.html#aee3189d6cfaa8e8435cf387bb3067de2">00135</a> <span class="preprocessor">#define EMAC_O_DMAOPMODE        0x00000C18  // Ethernet MAC DMA Operation Mode</span>
<a name="l00136"></a><a class="code" href="hw__emac_8h.html#a1daa016d9570cb773772c49cc284ebbf">00136</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_DMAIM            0x00000C1C  // Ethernet MAC DMA Interrupt Mask</span>
<a name="l00137"></a>00137 <span class="preprocessor"></span>                                            <span class="comment">// Register</span>
<a name="l00138"></a><a class="code" href="hw__emac_8h.html#aab995252c116f75bc81f32cd07d0308e">00138</a> <span class="preprocessor">#define EMAC_O_MFBOC            0x00000C20  // Ethernet MAC Missed Frame and</span>
<a name="l00139"></a>00139 <span class="preprocessor"></span>                                            <span class="comment">// Buffer Overflow Counter</span>
<a name="l00140"></a><a class="code" href="hw__emac_8h.html#aa2f39f6db21cfca4bb349249d802f0d8">00140</a> <span class="preprocessor">#define EMAC_O_RXINTWDT         0x00000C24  // Ethernet MAC Receive Interrupt</span>
<a name="l00141"></a>00141 <span class="preprocessor"></span>                                            <span class="comment">// Watchdog Timer</span>
<a name="l00142"></a><a class="code" href="hw__emac_8h.html#ace26a6e2cce12bb39986d3f8bbf040c6">00142</a> <span class="preprocessor">#define EMAC_O_HOSTXDESC        0x00000C48  // Ethernet MAC Current Host</span>
<a name="l00143"></a>00143 <span class="preprocessor"></span>                                            <span class="comment">// Transmit Descriptor</span>
<a name="l00144"></a><a class="code" href="hw__emac_8h.html#ab0e234fc8180dc0031b24e9eecc370e5">00144</a> <span class="preprocessor">#define EMAC_O_HOSRXDESC        0x00000C4C  // Ethernet MAC Current Host</span>
<a name="l00145"></a>00145 <span class="preprocessor"></span>                                            <span class="comment">// Receive Descriptor</span>
<a name="l00146"></a><a class="code" href="hw__emac_8h.html#a64fb406b0b85c2b33d1d84007b3c3c35">00146</a> <span class="preprocessor">#define EMAC_O_HOSTXBA          0x00000C50  // Ethernet MAC Current Host</span>
<a name="l00147"></a>00147 <span class="preprocessor"></span>                                            <span class="comment">// Transmit Buffer Address</span>
<a name="l00148"></a><a class="code" href="hw__emac_8h.html#a3447452a897cb985fb1a1a42cd5ecc67">00148</a> <span class="preprocessor">#define EMAC_O_HOSRXBA          0x00000C54  // Ethernet MAC Current Host</span>
<a name="l00149"></a>00149 <span class="preprocessor"></span>                                            <span class="comment">// Receive Buffer Address</span>
<a name="l00150"></a><a class="code" href="hw__emac_8h.html#a7016f9923269c5d089d8a52cdd12b88e">00150</a> <span class="preprocessor">#define EMAC_O_PP               0x00000FC0  // Ethernet MAC Peripheral Property</span>
<a name="l00151"></a>00151 <span class="preprocessor"></span>                                            <span class="comment">// Register</span>
<a name="l00152"></a><a class="code" href="hw__emac_8h.html#a49d32209426d10ec4ccc030564458120">00152</a> <span class="preprocessor">#define EMAC_O_PC               0x00000FC4  // Ethernet MAC Peripheral</span>
<a name="l00153"></a>00153 <span class="preprocessor"></span>                                            <span class="comment">// Configuration Register</span>
<a name="l00154"></a><a class="code" href="hw__emac_8h.html#a14453f1eb729cc538aeceb94156a38a0">00154</a> <span class="preprocessor">#define EMAC_O_CC               0x00000FC8  // Ethernet MAC Clock Configuration</span>
<a name="l00155"></a>00155 <span class="preprocessor"></span>                                            <span class="comment">// Register</span>
<a name="l00156"></a><a class="code" href="hw__emac_8h.html#a831434012e62c3327d5f76295437052d">00156</a> <span class="preprocessor">#define EMAC_O_EPHYRIS          0x00000FD0  // Ethernet PHY Raw Interrupt</span>
<a name="l00157"></a>00157 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00158"></a><a class="code" href="hw__emac_8h.html#aae868e2f088c7e56e858dc8449810aec">00158</a> <span class="preprocessor">#define EMAC_O_EPHYIM           0x00000FD4  // Ethernet PHY Interrupt Mask</span>
<a name="l00159"></a><a class="code" href="hw__emac_8h.html#a8c7cdd171b3317553d93e7e9ccb8c864">00159</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_O_EPHYMISC         0x00000FD8  // Ethernet PHY Masked Interrupt</span>
<a name="l00160"></a>00160 <span class="preprocessor"></span>                                            <span class="comment">// Status and Clear</span>
<a name="l00161"></a>00161 
<a name="l00162"></a>00162 <span class="comment">//*****************************************************************************</span>
<a name="l00163"></a>00163 <span class="comment">//</span>
<a name="l00164"></a>00164 <span class="comment">// The following are defines for the bit fields in the EMAC_O_CFG register.</span>
<a name="l00165"></a>00165 <span class="comment">//</span>
<a name="l00166"></a>00166 <span class="comment">//*****************************************************************************</span>
<a name="l00167"></a><a class="code" href="hw__emac_8h.html#a3aeb293a589f3aff30c458857e421095">00167</a> <span class="preprocessor">#define EMAC_CFG_TWOKPEN        0x08000000  // IEEE 802</span>
<a name="l00168"></a><a class="code" href="hw__emac_8h.html#a7e7253f2130ec6693a9c9cbc949706d7">00168</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_CST            0x02000000  // CRC Stripping for Type Frames</span>
<a name="l00169"></a><a class="code" href="hw__emac_8h.html#aa03fdd438a5afbb58b199d80b18a1b45">00169</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_WDDIS          0x00800000  // Watchdog Disable</span>
<a name="l00170"></a><a class="code" href="hw__emac_8h.html#a4c76e28621a704d4ca44d1f5b7603f5b">00170</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_JD             0x00400000  // Jabber Disable</span>
<a name="l00171"></a><a class="code" href="hw__emac_8h.html#ab592790537b347091f12b6229ce18747">00171</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_JFEN           0x00100000  // Jumbo Frame Enable</span>
<a name="l00172"></a><a class="code" href="hw__emac_8h.html#a431a1f9a4b55174d81c642a55829a3d0">00172</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IFG_M          0x000E0000  // Inter-Frame Gap (IFG)</span>
<a name="l00173"></a><a class="code" href="hw__emac_8h.html#ace33852139706393c4e7054e16cd0345">00173</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IFG_96         0x00000000  // 96 bit times</span>
<a name="l00174"></a><a class="code" href="hw__emac_8h.html#aa2eab39ee8bcc93a6141fefbc0ac8a32">00174</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IFG_88         0x00020000  // 88 bit times</span>
<a name="l00175"></a><a class="code" href="hw__emac_8h.html#aeb06c3b48467aaaad59eece553acd4f2">00175</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IFG_80         0x00040000  // 80 bit times</span>
<a name="l00176"></a><a class="code" href="hw__emac_8h.html#ad65a784075907ddd82e7227509970be0">00176</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IFG_72         0x00060000  // 72 bit times</span>
<a name="l00177"></a><a class="code" href="hw__emac_8h.html#a05ab31a59300eaff30990f4752009d40">00177</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IFG_64         0x00080000  // 64 bit times</span>
<a name="l00178"></a><a class="code" href="hw__emac_8h.html#aacebaef82f7b76bff6c4213eb2476e76">00178</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IFG_56         0x000A0000  // 56 bit times</span>
<a name="l00179"></a><a class="code" href="hw__emac_8h.html#a25159902f99c840cfc8fc91d26410655">00179</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IFG_48         0x000C0000  // 48 bit times</span>
<a name="l00180"></a><a class="code" href="hw__emac_8h.html#a9764646adb847b0d4426db3d3569653d">00180</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IFG_40         0x000E0000  // 40 bit times</span>
<a name="l00181"></a><a class="code" href="hw__emac_8h.html#ad5df59f5a8bcea032f11d494175ce042">00181</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_DISCRS         0x00010000  // Disable Carrier Sense During</span>
<a name="l00182"></a>00182 <span class="preprocessor"></span>                                            <span class="comment">// Transmission</span>
<a name="l00183"></a><a class="code" href="hw__emac_8h.html#a6ff1733a3af5dcda2031d4e9e9d49466">00183</a> <span class="preprocessor">#define EMAC_CFG_PS             0x00008000  // Port Select</span>
<a name="l00184"></a><a class="code" href="hw__emac_8h.html#ad0540ad3e1b331803a811c8c0960ce85">00184</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_FES            0x00004000  // Speed</span>
<a name="l00185"></a><a class="code" href="hw__emac_8h.html#a518dee2fd9b0cfd39eb008c8c5f05234">00185</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_DRO            0x00002000  // Disable Receive Own</span>
<a name="l00186"></a><a class="code" href="hw__emac_8h.html#ac0fc5948189fbde0b2fb6c4dd833e563">00186</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_LOOPBM         0x00001000  // Loopback Mode</span>
<a name="l00187"></a><a class="code" href="hw__emac_8h.html#afb4bda5deeb2c5fb46c826b35b954497">00187</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_DUPM           0x00000800  // Duplex Mode</span>
<a name="l00188"></a><a class="code" href="hw__emac_8h.html#ab8cc64598722bc0bb663dd20b5ab1415">00188</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_IPC            0x00000400  // Checksum Offload</span>
<a name="l00189"></a><a class="code" href="hw__emac_8h.html#aaa0382798d72f508814831a37cde1212">00189</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_DR             0x00000200  // Disable Retry</span>
<a name="l00190"></a><a class="code" href="hw__emac_8h.html#a5c02132f8d86bd03b51e629aec3dd62f">00190</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_ACS            0x00000080  // Automatic Pad or CRC Stripping</span>
<a name="l00191"></a><a class="code" href="hw__emac_8h.html#a8bc5eef3eb90c8a3942cfadcce6f3ee0">00191</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_BL_M           0x00000060  // Back-Off Limit</span>
<a name="l00192"></a><a class="code" href="hw__emac_8h.html#ac030aa3a6e3d1ef2f7715733e4fa7d3d">00192</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_BL_1024        0x00000000  // k = min (n,10)</span>
<a name="l00193"></a><a class="code" href="hw__emac_8h.html#a349812441aef7b91fa9daab4be454149">00193</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_BL_256         0x00000020  // k = min (n,8)</span>
<a name="l00194"></a><a class="code" href="hw__emac_8h.html#afed2f086b0acbfeca4416d39913c0975">00194</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_BL_8           0x00000040  // k = min (n,4)</span>
<a name="l00195"></a><a class="code" href="hw__emac_8h.html#aad7b7f997338ae6de5cee57d6abbb620">00195</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_BL_2           0x00000060  // k = min (n,1)</span>
<a name="l00196"></a><a class="code" href="hw__emac_8h.html#aff46f8ec45feab2b2d94d2239febf67d">00196</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_DC             0x00000010  // Deferral Check</span>
<a name="l00197"></a><a class="code" href="hw__emac_8h.html#ad43cb51de523752753a4d4b6473816a5">00197</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_TE             0x00000008  // Transmitter Enable</span>
<a name="l00198"></a><a class="code" href="hw__emac_8h.html#a5f5931f1864e289f169bcfe2c4574c57">00198</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_RE             0x00000004  // Receiver Enable</span>
<a name="l00199"></a><a class="code" href="hw__emac_8h.html#a17e20004c284ff3fe0a16b9ef95fbfc9">00199</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_PRELEN_M       0x00000003  // Preamble Length for Transmit</span>
<a name="l00200"></a>00200 <span class="preprocessor"></span>                                            <span class="comment">// Frames</span>
<a name="l00201"></a><a class="code" href="hw__emac_8h.html#ad9aaa0ad79eacca5a818f5d900541c0a">00201</a> <span class="preprocessor">#define EMAC_CFG_PRELEN_7       0x00000000  // 7 bytes of preamble</span>
<a name="l00202"></a><a class="code" href="hw__emac_8h.html#aa9300125faca2a1cbd23dd91848fd075">00202</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_PRELEN_5       0x00000001  // 5 bytes of preamble</span>
<a name="l00203"></a><a class="code" href="hw__emac_8h.html#a74068fc293da0f9d5db1f9d3ffdf752d">00203</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CFG_PRELEN_3       0x00000002  // 3 bytes of preamble</span>
<a name="l00204"></a>00204 <span class="preprocessor"></span>
<a name="l00205"></a>00205 <span class="comment">//*****************************************************************************</span>
<a name="l00206"></a>00206 <span class="comment">//</span>
<a name="l00207"></a>00207 <span class="comment">// The following are defines for the bit fields in the EMAC_O_FRAMEFLTR</span>
<a name="l00208"></a>00208 <span class="comment">// register.</span>
<a name="l00209"></a>00209 <span class="comment">//</span>
<a name="l00210"></a>00210 <span class="comment">//*****************************************************************************</span>
<a name="l00211"></a><a class="code" href="hw__emac_8h.html#a94ef9d2b8f160a9f6b35820adeca6617">00211</a> <span class="preprocessor">#define EMAC_FRAMEFLTR_RA       0x80000000  // Receive All</span>
<a name="l00212"></a><a class="code" href="hw__emac_8h.html#a7fb3aeb89bf41f7e936f556cf80490dd">00212</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_VTFE     0x00010000  // VLAN Tag Filter Enable</span>
<a name="l00213"></a><a class="code" href="hw__emac_8h.html#a4171d3e635620c76fe04e52b3b82feec">00213</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_HPF      0x00000400  // Hash or Perfect Filter</span>
<a name="l00214"></a><a class="code" href="hw__emac_8h.html#ab4ee84ecd6c9d88e27629fea623a15fd">00214</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_SAF      0x00000200  // Source Address Filter Enable</span>
<a name="l00215"></a><a class="code" href="hw__emac_8h.html#a45eac0a2c01b13d372830b649f068b6a">00215</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_SAIF     0x00000100  // Source Address (SA) Inverse</span>
<a name="l00216"></a>00216 <span class="preprocessor"></span>                                            <span class="comment">// Filtering</span>
<a name="l00217"></a><a class="code" href="hw__emac_8h.html#af3fbe75614e85f260f7277a7a555ded5">00217</a> <span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_M    0x000000C0  // Pass Control Frames</span>
<a name="l00218"></a><a class="code" href="hw__emac_8h.html#ac42a359e7e1330935d558de9623570b7">00218</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_ALL  0x00000000  // The MAC filters all control</span>
<a name="l00219"></a>00219 <span class="preprocessor"></span>                                            <span class="comment">// frames from reaching application</span>
<a name="l00220"></a><a class="code" href="hw__emac_8h.html#affa9aac394e2bdd28c2efc80160b364a">00220</a> <span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_PAUSE                                              \</span>
<a name="l00221"></a>00221 <span class="preprocessor">                                0x00000040  // MAC forwards all control frames</span>
<a name="l00222"></a>00222 <span class="preprocessor"></span>                                            <span class="comment">// except PAUSE control frames to</span>
<a name="l00223"></a>00223                                             <span class="comment">// application even if they fail</span>
<a name="l00224"></a>00224                                             <span class="comment">// the address filter</span>
<a name="l00225"></a><a class="code" href="hw__emac_8h.html#a9490665a304af425fa276dedb0597f1a">00225</a> <span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_NONE 0x00000080  // MAC forwards all control frames</span>
<a name="l00226"></a>00226 <span class="preprocessor"></span>                                            <span class="comment">// to application even if they fail</span>
<a name="l00227"></a>00227                                             <span class="comment">// the address Filter</span>
<a name="l00228"></a><a class="code" href="hw__emac_8h.html#a623f82a2676acdf5c7fc3fcb263a6efb">00228</a> <span class="preprocessor">#define EMAC_FRAMEFLTR_PCF_ADDR 0x000000C0  // MAC forwards control frames that</span>
<a name="l00229"></a>00229 <span class="preprocessor"></span>                                            <span class="comment">// pass the address Filter</span>
<a name="l00230"></a><a class="code" href="hw__emac_8h.html#a8a0a86c5ec78d81fd06e72ce0b13dec3">00230</a> <span class="preprocessor">#define EMAC_FRAMEFLTR_DBF      0x00000020  // Disable Broadcast Frames</span>
<a name="l00231"></a><a class="code" href="hw__emac_8h.html#a882fb999dc2778bd0b01a0003fbe82f7">00231</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_PM       0x00000010  // Pass All Multicast</span>
<a name="l00232"></a><a class="code" href="hw__emac_8h.html#ae274488c4a6a2d9b6d523454253beb5f">00232</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_DAIF     0x00000008  // Destination Address (DA) Inverse</span>
<a name="l00233"></a>00233 <span class="preprocessor"></span>                                            <span class="comment">// Filtering</span>
<a name="l00234"></a><a class="code" href="hw__emac_8h.html#a194fb4afd3e26ca9ac796d88b60de184">00234</a> <span class="preprocessor">#define EMAC_FRAMEFLTR_HMC      0x00000004  // Hash Multicast</span>
<a name="l00235"></a><a class="code" href="hw__emac_8h.html#ad7cdc4a2e60ca663c620a468a6d88a5a">00235</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_HUC      0x00000002  // Hash Unicast</span>
<a name="l00236"></a><a class="code" href="hw__emac_8h.html#ae5b59ca0f3e2814b7f7b24cd92a4eaff">00236</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FRAMEFLTR_PR       0x00000001  // Promiscuous Mode</span>
<a name="l00237"></a>00237 <span class="preprocessor"></span>
<a name="l00238"></a>00238 <span class="comment">//*****************************************************************************</span>
<a name="l00239"></a>00239 <span class="comment">//</span>
<a name="l00240"></a>00240 <span class="comment">// The following are defines for the bit fields in the EMAC_O_HASHTBLH</span>
<a name="l00241"></a>00241 <span class="comment">// register.</span>
<a name="l00242"></a>00242 <span class="comment">//</span>
<a name="l00243"></a>00243 <span class="comment">//*****************************************************************************</span>
<a name="l00244"></a><a class="code" href="hw__emac_8h.html#ad3096b29768e0fa005cfb5966eae3819">00244</a> <span class="preprocessor">#define EMAC_HASHTBLH_HTH_M     0xFFFFFFFF  // Hash Table High</span>
<a name="l00245"></a><a class="code" href="hw__emac_8h.html#ae81598cab1d0cd4c2995cf9402c345ae">00245</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_HASHTBLH_HTH_S     0</span>
<a name="l00246"></a>00246 <span class="preprocessor"></span>
<a name="l00247"></a>00247 <span class="comment">//*****************************************************************************</span>
<a name="l00248"></a>00248 <span class="comment">//</span>
<a name="l00249"></a>00249 <span class="comment">// The following are defines for the bit fields in the EMAC_O_HASHTBLL</span>
<a name="l00250"></a>00250 <span class="comment">// register.</span>
<a name="l00251"></a>00251 <span class="comment">//</span>
<a name="l00252"></a>00252 <span class="comment">//*****************************************************************************</span>
<a name="l00253"></a><a class="code" href="hw__emac_8h.html#aa38f8582c3a7ecf745af9ecd4fddede2">00253</a> <span class="preprocessor">#define EMAC_HASHTBLL_HTL_M     0xFFFFFFFF  // Hash Table Low</span>
<a name="l00254"></a><a class="code" href="hw__emac_8h.html#acffae3b92e11c82ec0832a0a86f639b7">00254</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_HASHTBLL_HTL_S     0</span>
<a name="l00255"></a>00255 <span class="preprocessor"></span>
<a name="l00256"></a>00256 <span class="comment">//*****************************************************************************</span>
<a name="l00257"></a>00257 <span class="comment">//</span>
<a name="l00258"></a>00258 <span class="comment">// The following are defines for the bit fields in the EMAC_O_MIIADDR register.</span>
<a name="l00259"></a>00259 <span class="comment">//</span>
<a name="l00260"></a>00260 <span class="comment">//*****************************************************************************</span>
<a name="l00261"></a><a class="code" href="hw__emac_8h.html#a716b984b58dbb1068147814f1a2ac590">00261</a> <span class="preprocessor">#define EMAC_MIIADDR_PLA_M      0x0000F800  // Physical Layer Address</span>
<a name="l00262"></a><a class="code" href="hw__emac_8h.html#ab603a3a1c3f2534740da5cd1c0e47a23">00262</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIADDR_MII_M      0x000007C0  // MII Register</span>
<a name="l00263"></a><a class="code" href="hw__emac_8h.html#a27f41a621a6fe1618624cf6084d43bec">00263</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIADDR_CR_M       0x0000003C  // Clock Reference Frequency</span>
<a name="l00264"></a>00264 <span class="preprocessor"></span>                                            <span class="comment">// Selection</span>
<a name="l00265"></a><a class="code" href="hw__emac_8h.html#ad77a9664ce2115c1540df1a3d8fc4441">00265</a> <span class="preprocessor">#define EMAC_MIIADDR_CR_60_100  0x00000000  // The frequency of the System</span>
<a name="l00266"></a>00266 <span class="preprocessor"></span>                                            <span class="comment">// Clock is 60 to 100 MHz providing</span>
<a name="l00267"></a>00267                                             <span class="comment">// a MDIO clock of SYSCLK/42</span>
<a name="l00268"></a><a class="code" href="hw__emac_8h.html#a7d9dc68a5f879e0437bdbbb89ac1a82a">00268</a> <span class="preprocessor">#define EMAC_MIIADDR_CR_100_150 0x00000004  // The frequency of the System</span>
<a name="l00269"></a>00269 <span class="preprocessor"></span>                                            <span class="comment">// Clock is 100 to 150 MHz</span>
<a name="l00270"></a>00270                                             <span class="comment">// providing a MDIO clock of</span>
<a name="l00271"></a>00271                                             <span class="comment">// SYSCLK/62</span>
<a name="l00272"></a><a class="code" href="hw__emac_8h.html#a50480677f0ca21208371008cadf11f16">00272</a> <span class="preprocessor">#define EMAC_MIIADDR_CR_20_35   0x00000008  // The frequency of the System</span>
<a name="l00273"></a>00273 <span class="preprocessor"></span>                                            <span class="comment">// Clock is 20-35 MHz providing a</span>
<a name="l00274"></a>00274                                             <span class="comment">// MDIO clock of System Clock/16</span>
<a name="l00275"></a><a class="code" href="hw__emac_8h.html#af8c8ddea3c6793d9cec4d52f297ca260">00275</a> <span class="preprocessor">#define EMAC_MIIADDR_CR_35_60   0x0000000C  // The frequency of the System</span>
<a name="l00276"></a>00276 <span class="preprocessor"></span>                                            <span class="comment">// Clock is 35 to 60 MHz providing</span>
<a name="l00277"></a>00277                                             <span class="comment">// a MDIO clock of System Clock/26</span>
<a name="l00278"></a><a class="code" href="hw__emac_8h.html#af532f238631b1e32e7c4a178c5c6cebe">00278</a> <span class="preprocessor">#define EMAC_MIIADDR_MIIW       0x00000002  // MII Write</span>
<a name="l00279"></a><a class="code" href="hw__emac_8h.html#ab9f4725bb7c47f80af2216824966050d">00279</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIADDR_MIIB       0x00000001  // MII Busy</span>
<a name="l00280"></a><a class="code" href="hw__emac_8h.html#af71e8304fd8898ae1f495c260437f4ff">00280</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIADDR_PLA_S      11</span>
<a name="l00281"></a><a class="code" href="hw__emac_8h.html#a93b6744e5dda2b53621e64af27ad95b9">00281</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIADDR_MII_S      6</span>
<a name="l00282"></a>00282 <span class="preprocessor"></span>
<a name="l00283"></a>00283 <span class="comment">//*****************************************************************************</span>
<a name="l00284"></a>00284 <span class="comment">//</span>
<a name="l00285"></a>00285 <span class="comment">// The following are defines for the bit fields in the EMAC_O_MIIDATA register.</span>
<a name="l00286"></a>00286 <span class="comment">//</span>
<a name="l00287"></a>00287 <span class="comment">//*****************************************************************************</span>
<a name="l00288"></a><a class="code" href="hw__emac_8h.html#af087923cd72d7b2c198c085cf401cc42">00288</a> <span class="preprocessor">#define EMAC_MIIDATA_DATA_M     0x0000FFFF  // MII Data</span>
<a name="l00289"></a><a class="code" href="hw__emac_8h.html#a654bee9faebeb9ee94d0674ef148f48e">00289</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MIIDATA_DATA_S     0</span>
<a name="l00290"></a>00290 <span class="preprocessor"></span>
<a name="l00291"></a>00291 <span class="comment">//*****************************************************************************</span>
<a name="l00292"></a>00292 <span class="comment">//</span>
<a name="l00293"></a>00293 <span class="comment">// The following are defines for the bit fields in the EMAC_O_FLOWCTL register.</span>
<a name="l00294"></a>00294 <span class="comment">//</span>
<a name="l00295"></a>00295 <span class="comment">//*****************************************************************************</span>
<a name="l00296"></a><a class="code" href="hw__emac_8h.html#a96dfc17778d2759da7b10de20d94afcb">00296</a> <span class="preprocessor">#define EMAC_FLOWCTL_PT_M       0xFFFF0000  // Pause Time</span>
<a name="l00297"></a><a class="code" href="hw__emac_8h.html#a1b7d112147f019dacca80fb19b2ff7a4">00297</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_DZQP       0x00000080  // Disable Zero-Quanta Pause</span>
<a name="l00298"></a><a class="code" href="hw__emac_8h.html#a388c4cc0c95ef82a7ab0ed7204a0877a">00298</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_PLT_M      0x00000030  // Pause Low Threshold</span>
<a name="l00299"></a><a class="code" href="hw__emac_8h.html#a66bffcfa13f1402c4c74797860d29703">00299</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_PLT_4      0x00000000  // The threshold is Pause time</span>
<a name="l00300"></a>00300 <span class="preprocessor"></span>                                            <span class="comment">// minus 4 slot times (PT - 4 slot</span>
<a name="l00301"></a>00301                                             <span class="comment">// times)</span>
<a name="l00302"></a><a class="code" href="hw__emac_8h.html#a863506a8afddcbaeedb7a7c27f5b8a6c">00302</a> <span class="preprocessor">#define EMAC_FLOWCTL_PLT_28     0x00000010  // The threshold is Pause time</span>
<a name="l00303"></a>00303 <span class="preprocessor"></span>                                            <span class="comment">// minus 28 slot times (PT - 28</span>
<a name="l00304"></a>00304                                             <span class="comment">// slot times)</span>
<a name="l00305"></a><a class="code" href="hw__emac_8h.html#a688be99df366afc4d2f7deb1673969c1">00305</a> <span class="preprocessor">#define EMAC_FLOWCTL_PLT_144    0x00000020  // The threshold is Pause time</span>
<a name="l00306"></a>00306 <span class="preprocessor"></span>                                            <span class="comment">// minus 144 slot times (PT - 144</span>
<a name="l00307"></a>00307                                             <span class="comment">// slot times)</span>
<a name="l00308"></a><a class="code" href="hw__emac_8h.html#ac68365e493ae89bedef22a66d30bb4a4">00308</a> <span class="preprocessor">#define EMAC_FLOWCTL_PLT_156    0x00000030  // The threshold is Pause time</span>
<a name="l00309"></a>00309 <span class="preprocessor"></span>                                            <span class="comment">// minus 256 slot times (PT - 256</span>
<a name="l00310"></a>00310                                             <span class="comment">// slot times)</span>
<a name="l00311"></a><a class="code" href="hw__emac_8h.html#aa11afa0f7a885e046751f9553b3ca4cf">00311</a> <span class="preprocessor">#define EMAC_FLOWCTL_UP         0x00000008  // Unicast Pause Frame Detect</span>
<a name="l00312"></a><a class="code" href="hw__emac_8h.html#a7cbe2cdac5c919e100fe42eb32995309">00312</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_RFE        0x00000004  // Receive Flow Control Enable</span>
<a name="l00313"></a><a class="code" href="hw__emac_8h.html#a47c7f1b74549f936bdf9d4535933d689">00313</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_TFE        0x00000002  // Transmit Flow Control Enable</span>
<a name="l00314"></a><a class="code" href="hw__emac_8h.html#a9a5c13f7e1cca247675f15e8abe957ea">00314</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_FLOWCTL_FCBBPA     0x00000001  // Flow Control Busy or</span>
<a name="l00315"></a>00315 <span class="preprocessor"></span>                                            <span class="comment">// Back-pressure Activate</span>
<a name="l00316"></a><a class="code" href="hw__emac_8h.html#a2e444284b811cd55a1127cc98a5b63a5">00316</a> <span class="preprocessor">#define EMAC_FLOWCTL_PT_S       16</span>
<a name="l00317"></a>00317 <span class="preprocessor"></span>
<a name="l00318"></a>00318 <span class="comment">//*****************************************************************************</span>
<a name="l00319"></a>00319 <span class="comment">//</span>
<a name="l00320"></a>00320 <span class="comment">// The following are defines for the bit fields in the EMAC_O_VLANTG register.</span>
<a name="l00321"></a>00321 <span class="comment">//</span>
<a name="l00322"></a>00322 <span class="comment">//*****************************************************************************</span>
<a name="l00323"></a><a class="code" href="hw__emac_8h.html#a18f29c54e5a20b83efbe7c714d5e7505">00323</a> <span class="preprocessor">#define EMAC_VLANTG_VTHM        0x00080000  // VLAN Tag Hash Table Match Enable</span>
<a name="l00324"></a><a class="code" href="hw__emac_8h.html#a99fb95d50073d2ba962ce1f20edacddd">00324</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLANTG_ESVL        0x00040000  // Enable S-VLAN</span>
<a name="l00325"></a><a class="code" href="hw__emac_8h.html#a60175d8ad10ff66959dfb7a69e8f203b">00325</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLANTG_VTIM        0x00020000  // VLAN Tag Inverse Match Enable</span>
<a name="l00326"></a><a class="code" href="hw__emac_8h.html#a636a3d2a96b43b8171483a5fe71003b2">00326</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLANTG_ETV         0x00010000  // Enable 12-Bit VLAN Tag</span>
<a name="l00327"></a>00327 <span class="preprocessor"></span>                                            <span class="comment">// Comparison</span>
<a name="l00328"></a><a class="code" href="hw__emac_8h.html#afb210b2f351460cdfa38b830953b26c7">00328</a> <span class="preprocessor">#define EMAC_VLANTG_VL_M        0x0000FFFF  // VLAN Tag Identifier for Receive</span>
<a name="l00329"></a>00329 <span class="preprocessor"></span>                                            <span class="comment">// Frames</span>
<a name="l00330"></a><a class="code" href="hw__emac_8h.html#ac620b68b3d6b6da7f1654376c76ed63e">00330</a> <span class="preprocessor">#define EMAC_VLANTG_VL_S        0</span>
<a name="l00331"></a>00331 <span class="preprocessor"></span>
<a name="l00332"></a>00332 <span class="comment">//*****************************************************************************</span>
<a name="l00333"></a>00333 <span class="comment">//</span>
<a name="l00334"></a>00334 <span class="comment">// The following are defines for the bit fields in the EMAC_O_STATUS register.</span>
<a name="l00335"></a>00335 <span class="comment">//</span>
<a name="l00336"></a>00336 <span class="comment">//*****************************************************************************</span>
<a name="l00337"></a><a class="code" href="hw__emac_8h.html#a6a77be08e6f4e8f2c3a8a3118b8abef1">00337</a> <span class="preprocessor">#define EMAC_STATUS_TXFF        0x02000000  // TX/RX Controller TX FIFO Full</span>
<a name="l00338"></a>00338 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00339"></a><a class="code" href="hw__emac_8h.html#a9f566dca338690dc269697e20fbf5539">00339</a> <span class="preprocessor">#define EMAC_STATUS_TXFE        0x01000000  // TX/RX Controller TX FIFO Not</span>
<a name="l00340"></a>00340 <span class="preprocessor"></span>                                            <span class="comment">// Empty Status</span>
<a name="l00341"></a><a class="code" href="hw__emac_8h.html#a766d8154edcde223fd5e80d72be6d914">00341</a> <span class="preprocessor">#define EMAC_STATUS_TWC         0x00400000  // TX/RX Controller TX FIFO Write</span>
<a name="l00342"></a>00342 <span class="preprocessor"></span>                                            <span class="comment">// Controller Active Status</span>
<a name="l00343"></a><a class="code" href="hw__emac_8h.html#a5574bea6fd237730cf849aa7b054c414">00343</a> <span class="preprocessor">#define EMAC_STATUS_TRC_M       0x00300000  // TX/RX Controller&#39;s TX FIFO Read</span>
<a name="l00344"></a>00344 <span class="preprocessor"></span>                                            <span class="comment">// Controller Status</span>
<a name="l00345"></a><a class="code" href="hw__emac_8h.html#a8d13f2da809eca53f207ac089e2af032">00345</a> <span class="preprocessor">#define EMAC_STATUS_TRC_IDLE    0x00000000  // IDLE state</span>
<a name="l00346"></a><a class="code" href="hw__emac_8h.html#a1d18c84f7649a4837ad91bcb40fabaeb">00346</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_TRC_READ    0x00100000  // READ state (transferring data to</span>
<a name="l00347"></a>00347 <span class="preprocessor"></span>                                            <span class="comment">// MAC transmitter)</span>
<a name="l00348"></a><a class="code" href="hw__emac_8h.html#aad3b854801ad9e23da3d143bd254bbae">00348</a> <span class="preprocessor">#define EMAC_STATUS_TRC_WAIT    0x00200000  // Waiting for TX Status from MAC</span>
<a name="l00349"></a>00349 <span class="preprocessor"></span>                                            <span class="comment">// transmitter</span>
<a name="l00350"></a><a class="code" href="hw__emac_8h.html#a6fbed719b35726ee7e4b8e6512a1ab6c">00350</a> <span class="preprocessor">#define EMAC_STATUS_TRC_WRFLUSH 0x00300000  // Writing the received TX Status</span>
<a name="l00351"></a>00351 <span class="preprocessor"></span>                                            <span class="comment">// or flushing the TX FIFO</span>
<a name="l00352"></a><a class="code" href="hw__emac_8h.html#a63c663eabc2a96f7d9c0767e0a020e3b">00352</a> <span class="preprocessor">#define EMAC_STATUS_TXPAUSED    0x00080000  // MAC Transmitter PAUSE</span>
<a name="l00353"></a><a class="code" href="hw__emac_8h.html#a49abc0d9a91e350e69b93fffd444edce">00353</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_TFC_M       0x00060000  // MAC Transmit Frame Controller</span>
<a name="l00354"></a>00354 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00355"></a><a class="code" href="hw__emac_8h.html#adce94119f0a0f6c8ef85b541c719616f">00355</a> <span class="preprocessor">#define EMAC_STATUS_TFC_IDLE    0x00000000  // IDLE state</span>
<a name="l00356"></a><a class="code" href="hw__emac_8h.html#aaa92e42b64f1a77c50c688c87aabaa40">00356</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_TFC_STATUS  0x00020000  // Waiting for status of previous</span>
<a name="l00357"></a>00357 <span class="preprocessor"></span>                                            <span class="comment">// frame or IFG or backoff period</span>
<a name="l00358"></a>00358                                             <span class="comment">// to be over</span>
<a name="l00359"></a><a class="code" href="hw__emac_8h.html#a1ce033829b9f837edc6a5baf1ef83637">00359</a> <span class="preprocessor">#define EMAC_STATUS_TFC_PAUSE   0x00040000  // Generating and transmitting a</span>
<a name="l00360"></a>00360 <span class="preprocessor"></span>                                            <span class="comment">// PAUSE control frame (in the</span>
<a name="l00361"></a>00361                                             <span class="comment">// full-duplex mode)</span>
<a name="l00362"></a><a class="code" href="hw__emac_8h.html#ab5b6f15edbbe17cb135788e82a5324be">00362</a> <span class="preprocessor">#define EMAC_STATUS_TFC_INPUT   0x00060000  // Transferring input frame for</span>
<a name="l00363"></a>00363 <span class="preprocessor"></span>                                            <span class="comment">// transmission</span>
<a name="l00364"></a><a class="code" href="hw__emac_8h.html#a1d4a104f4c57f2530417c411f7f056d3">00364</a> <span class="preprocessor">#define EMAC_STATUS_TPE         0x00010000  // MAC MII Transmit Protocol Engine</span>
<a name="l00365"></a>00365 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00366"></a><a class="code" href="hw__emac_8h.html#ab025d93f44ed8ea7028c69cfe95f7368">00366</a> <span class="preprocessor">#define EMAC_STATUS_RXF_M       0x00000300  // TX/RX Controller RX FIFO</span>
<a name="l00367"></a>00367 <span class="preprocessor"></span>                                            <span class="comment">// Fill-level Status</span>
<a name="l00368"></a><a class="code" href="hw__emac_8h.html#a0f134e4cb6e4a147488252273501885a">00368</a> <span class="preprocessor">#define EMAC_STATUS_RXF_EMPTY   0x00000000  // RX FIFO Empty</span>
<a name="l00369"></a><a class="code" href="hw__emac_8h.html#a7bcdba7b1b2b21943fd8fc49b5a01e12">00369</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_RXF_BELOW   0x00000100  // RX FIFO fill level is below the</span>
<a name="l00370"></a>00370 <span class="preprocessor"></span>                                            <span class="comment">// flow-control deactivate</span>
<a name="l00371"></a>00371                                             <span class="comment">// threshold</span>
<a name="l00372"></a><a class="code" href="hw__emac_8h.html#a2aa30a35f7c7d3fc3982fb94f88876c5">00372</a> <span class="preprocessor">#define EMAC_STATUS_RXF_ABOVE   0x00000200  // RX FIFO fill level is above the</span>
<a name="l00373"></a>00373 <span class="preprocessor"></span>                                            <span class="comment">// flow-control activate threshold</span>
<a name="l00374"></a><a class="code" href="hw__emac_8h.html#a0294240ce2571db3f9bdea6c9ce7ac43">00374</a> <span class="preprocessor">#define EMAC_STATUS_RXF_FULL    0x00000300  // RX FIFO Full</span>
<a name="l00375"></a><a class="code" href="hw__emac_8h.html#ab800c5251999c4332d6dac742b7e6056">00375</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_RRC_M       0x00000060  // TX/RX Controller Read Controller</span>
<a name="l00376"></a>00376 <span class="preprocessor"></span>                                            <span class="comment">// State</span>
<a name="l00377"></a><a class="code" href="hw__emac_8h.html#a40c272bd880a7a0ea7958067c9f70744">00377</a> <span class="preprocessor">#define EMAC_STATUS_RRC_IDLE    0x00000000  // IDLE state</span>
<a name="l00378"></a><a class="code" href="hw__emac_8h.html#ace7c0f84b340747414d1cc28c5504d37">00378</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_RRC_STATUS  0x00000020  // Reading frame data</span>
<a name="l00379"></a><a class="code" href="hw__emac_8h.html#a8e1b9a4391eb1026b77846a8f61e70c3">00379</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_STATUS_RRC_DATA    0x00000040  // Reading frame status (or</span>
<a name="l00380"></a>00380 <span class="preprocessor"></span>                                            <span class="comment">// timestamp)</span>
<a name="l00381"></a><a class="code" href="hw__emac_8h.html#abf20df2989699ee4b32ee83eecf84def">00381</a> <span class="preprocessor">#define EMAC_STATUS_RRC_FLUSH   0x00000060  // Flushing the frame data and</span>
<a name="l00382"></a>00382 <span class="preprocessor"></span>                                            <span class="comment">// status</span>
<a name="l00383"></a><a class="code" href="hw__emac_8h.html#a733b900c123eb426571e4a338f8f1431">00383</a> <span class="preprocessor">#define EMAC_STATUS_RWC         0x00000010  // TX/RX Controller RX FIFO Write</span>
<a name="l00384"></a>00384 <span class="preprocessor"></span>                                            <span class="comment">// Controller Active Status</span>
<a name="l00385"></a><a class="code" href="hw__emac_8h.html#a5df8ef1484ac9d5dfec37a31174ba923">00385</a> <span class="preprocessor">#define EMAC_STATUS_RFCFC_M     0x00000006  // MAC Receive Frame Controller</span>
<a name="l00386"></a>00386 <span class="preprocessor"></span>                                            <span class="comment">// FIFO Status</span>
<a name="l00387"></a><a class="code" href="hw__emac_8h.html#a4913998484c47c973f194e6a6a07de82">00387</a> <span class="preprocessor">#define EMAC_STATUS_RPE         0x00000001  // MAC MII Receive Protocol Engine</span>
<a name="l00388"></a>00388 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l00389"></a><a class="code" href="hw__emac_8h.html#a55940e98870ed8116df93e1db24633e1">00389</a> <span class="preprocessor">#define EMAC_STATUS_RFCFC_S     1</span>
<a name="l00390"></a>00390 <span class="preprocessor"></span>
<a name="l00391"></a>00391 <span class="comment">//*****************************************************************************</span>
<a name="l00392"></a>00392 <span class="comment">//</span>
<a name="l00393"></a>00393 <span class="comment">// The following are defines for the bit fields in the EMAC_O_RWUFF register.</span>
<a name="l00394"></a>00394 <span class="comment">//</span>
<a name="l00395"></a>00395 <span class="comment">//*****************************************************************************</span>
<a name="l00396"></a><a class="code" href="hw__emac_8h.html#af7455cab108aa61cec71e2893f682452">00396</a> <span class="preprocessor">#define EMAC_RWUFF_WAKEUPFIL_M  0xFFFFFFFF  // Remote Wake-Up Frame Filter</span>
<a name="l00397"></a><a class="code" href="hw__emac_8h.html#afff352f79fe0c7d351e89426f342de93">00397</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RWUFF_WAKEUPFIL_S  0</span>
<a name="l00398"></a>00398 <span class="preprocessor"></span>
<a name="l00399"></a>00399 <span class="comment">//*****************************************************************************</span>
<a name="l00400"></a>00400 <span class="comment">//</span>
<a name="l00401"></a>00401 <span class="comment">// The following are defines for the bit fields in the EMAC_O_PMTCTLSTAT</span>
<a name="l00402"></a>00402 <span class="comment">// register.</span>
<a name="l00403"></a>00403 <span class="comment">//</span>
<a name="l00404"></a>00404 <span class="comment">//*****************************************************************************</span>
<a name="l00405"></a><a class="code" href="hw__emac_8h.html#a5b45f7517d0716bef5a305eaf4b1b65b">00405</a> <span class="preprocessor">#define EMAC_PMTCTLSTAT_WUPFRRST                                              \</span>
<a name="l00406"></a>00406 <span class="preprocessor">                                0x80000000  // Wake-Up Frame Filter Register</span>
<a name="l00407"></a>00407 <span class="preprocessor"></span>                                            <span class="comment">// Pointer Reset</span>
<a name="l00408"></a><a class="code" href="hw__emac_8h.html#a971c90f8b81c0339a88b79aaca489894">00408</a> <span class="preprocessor">#define EMAC_PMTCTLSTAT_RWKPTR_M                                              \</span>
<a name="l00409"></a>00409 <span class="preprocessor">                                0x07000000  // Remote Wake-Up FIFO Pointer</span>
<a name="l00410"></a><a class="code" href="hw__emac_8h.html#a373855b06200ad5fb2343190eb8b8ee0">00410</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_GLBLUCAST                                             \</span>
<a name="l00411"></a>00411 <span class="preprocessor">                                0x00000200  // Global Unicast</span>
<a name="l00412"></a><a class="code" href="hw__emac_8h.html#a6cba1535ff3a9287835825924129b330">00412</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_WUPRX   0x00000040  // Wake-Up Frame Received</span>
<a name="l00413"></a><a class="code" href="hw__emac_8h.html#aad021b33e37dd24e392c4b251f64a88a">00413</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_MGKPRX  0x00000020  // Magic Packet Received</span>
<a name="l00414"></a><a class="code" href="hw__emac_8h.html#a1d30e9500afad15fe97112a38c0b2dd4">00414</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_WUPFREN 0x00000004  // Wake-Up Frame Enable</span>
<a name="l00415"></a><a class="code" href="hw__emac_8h.html#a24b5d83e7bff78f9d51b1ddeb94968bb">00415</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_MGKPKTEN                                              \</span>
<a name="l00416"></a>00416 <span class="preprocessor">                                0x00000002  // Magic Packet Enable</span>
<a name="l00417"></a><a class="code" href="hw__emac_8h.html#acbdafdc16698bbe682983266a1e8d50d">00417</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_PWRDWN  0x00000001  // Power Down</span>
<a name="l00418"></a><a class="code" href="hw__emac_8h.html#a559db50db49d31522062c2cdc5cc4eda">00418</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PMTCTLSTAT_RWKPTR_S                                              \</span>
<a name="l00419"></a>00419 <span class="preprocessor">                                24</span>
<a name="l00420"></a>00420 <span class="preprocessor"></span>
<a name="l00421"></a>00421 <span class="comment">//*****************************************************************************</span>
<a name="l00422"></a>00422 <span class="comment">//</span>
<a name="l00423"></a>00423 <span class="comment">// The following are defines for the bit fields in the EMAC_O_RIS register.</span>
<a name="l00424"></a>00424 <span class="comment">//</span>
<a name="l00425"></a>00425 <span class="comment">//*****************************************************************************</span>
<a name="l00426"></a><a class="code" href="hw__emac_8h.html#ae3c698c6900391ea9216d0b777fcc13c">00426</a> <span class="preprocessor">#define EMAC_RIS_TS             0x00000200  // Timestamp Interrupt Status</span>
<a name="l00427"></a><a class="code" href="hw__emac_8h.html#a87ed00083342ec4f3d1de62cca4d4f66">00427</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RIS_MMCTX          0x00000040  // MMC Transmit Interrupt Status</span>
<a name="l00428"></a><a class="code" href="hw__emac_8h.html#acb8d31bbe09176fdcbd2ee61d2856cf8">00428</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RIS_MMCRX          0x00000020  // MMC Receive Interrupt Status</span>
<a name="l00429"></a><a class="code" href="hw__emac_8h.html#a66f06a8372276f2d1b38539647ce6cef">00429</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RIS_MMC            0x00000010  // MMC Interrupt Status</span>
<a name="l00430"></a><a class="code" href="hw__emac_8h.html#a85ec204dd05d741f9f2b85a5beebfb66">00430</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RIS_PMT            0x00000008  // PMT Interrupt Status</span>
<a name="l00431"></a>00431 <span class="preprocessor"></span>
<a name="l00432"></a>00432 <span class="comment">//*****************************************************************************</span>
<a name="l00433"></a>00433 <span class="comment">//</span>
<a name="l00434"></a>00434 <span class="comment">// The following are defines for the bit fields in the EMAC_O_IM register.</span>
<a name="l00435"></a>00435 <span class="comment">//</span>
<a name="l00436"></a>00436 <span class="comment">//*****************************************************************************</span>
<a name="l00437"></a><a class="code" href="hw__emac_8h.html#a1150a44c244da28dae6c8888ec9d9aee">00437</a> <span class="preprocessor">#define EMAC_IM_TSI             0x00000200  // Timestamp Interrupt Mask</span>
<a name="l00438"></a><a class="code" href="hw__emac_8h.html#aed1361ed3396db7a5f33f26ad24358e3">00438</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_IM_PMT             0x00000008  // PMT Interrupt Mask</span>
<a name="l00439"></a>00439 <span class="preprocessor"></span>
<a name="l00440"></a>00440 <span class="comment">//*****************************************************************************</span>
<a name="l00441"></a>00441 <span class="comment">//</span>
<a name="l00442"></a>00442 <span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR0H register.</span>
<a name="l00443"></a>00443 <span class="comment">//</span>
<a name="l00444"></a>00444 <span class="comment">//*****************************************************************************</span>
<a name="l00445"></a><a class="code" href="hw__emac_8h.html#a0693852d19ef7340e189f77d8da65122">00445</a> <span class="preprocessor">#define EMAC_ADDR0H_AE          0x80000000  // Address Enable</span>
<a name="l00446"></a><a class="code" href="hw__emac_8h.html#a049cdc7fbea1cf3db1fcf512fdf72000">00446</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR0H_ADDRHI_M    0x0000FFFF  // MAC Address0 [47:32]</span>
<a name="l00447"></a><a class="code" href="hw__emac_8h.html#a90d30754f3764281f80d3ec668dd87d0">00447</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR0H_ADDRHI_S    0</span>
<a name="l00448"></a>00448 <span class="preprocessor"></span>
<a name="l00449"></a>00449 <span class="comment">//*****************************************************************************</span>
<a name="l00450"></a>00450 <span class="comment">//</span>
<a name="l00451"></a>00451 <span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR0L register.</span>
<a name="l00452"></a>00452 <span class="comment">//</span>
<a name="l00453"></a>00453 <span class="comment">//*****************************************************************************</span>
<a name="l00454"></a><a class="code" href="hw__emac_8h.html#a2b3438dbe061be5cbf5d62edae4b3315">00454</a> <span class="preprocessor">#define EMAC_ADDR0L_ADDRLO_M    0xFFFFFFFF  // MAC Address0 [31:0]</span>
<a name="l00455"></a><a class="code" href="hw__emac_8h.html#a138ec4a7bb9401261ecd6e14b9f04aac">00455</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR0L_ADDRLO_S    0</span>
<a name="l00456"></a>00456 <span class="preprocessor"></span>
<a name="l00457"></a>00457 <span class="comment">//*****************************************************************************</span>
<a name="l00458"></a>00458 <span class="comment">//</span>
<a name="l00459"></a>00459 <span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR1H register.</span>
<a name="l00460"></a>00460 <span class="comment">//</span>
<a name="l00461"></a>00461 <span class="comment">//*****************************************************************************</span>
<a name="l00462"></a><a class="code" href="hw__emac_8h.html#ada38f9756e1b56f2833715a4d368cb54">00462</a> <span class="preprocessor">#define EMAC_ADDR1H_AE          0x80000000  // Address Enable</span>
<a name="l00463"></a><a class="code" href="hw__emac_8h.html#a10ef6e85802c49b2960df764fcd770ff">00463</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR1H_SA          0x40000000  // Source Address</span>
<a name="l00464"></a><a class="code" href="hw__emac_8h.html#abba2552fe8785578ea122e56d04853f8">00464</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR1H_MBC_M       0x3F000000  // Mask Byte Control</span>
<a name="l00465"></a><a class="code" href="hw__emac_8h.html#a8261e69f2a28f6853e4018fe32a59938">00465</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR1H_ADDRHI_M    0x0000FFFF  // MAC Address1 [47:32]</span>
<a name="l00466"></a><a class="code" href="hw__emac_8h.html#a35b564d04069a830bfb407ada40c94cc">00466</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR1H_MBC_S       24</span>
<a name="l00467"></a><a class="code" href="hw__emac_8h.html#a33cd3085977ff0119e07fe75daa5679f">00467</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR1H_ADDRHI_S    0</span>
<a name="l00468"></a>00468 <span class="preprocessor"></span>
<a name="l00469"></a>00469 <span class="comment">//*****************************************************************************</span>
<a name="l00470"></a>00470 <span class="comment">//</span>
<a name="l00471"></a>00471 <span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR1L register.</span>
<a name="l00472"></a>00472 <span class="comment">//</span>
<a name="l00473"></a>00473 <span class="comment">//*****************************************************************************</span>
<a name="l00474"></a><a class="code" href="hw__emac_8h.html#a92ec6370aa90efc2be7b58b78a1895b2">00474</a> <span class="preprocessor">#define EMAC_ADDR1L_ADDRLO_M    0xFFFFFFFF  // MAC Address1 [31:0]</span>
<a name="l00475"></a><a class="code" href="hw__emac_8h.html#ab25450d90c62c7ba169e12081330d624">00475</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR1L_ADDRLO_S    0</span>
<a name="l00476"></a>00476 <span class="preprocessor"></span>
<a name="l00477"></a>00477 <span class="comment">//*****************************************************************************</span>
<a name="l00478"></a>00478 <span class="comment">//</span>
<a name="l00479"></a>00479 <span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR2H register.</span>
<a name="l00480"></a>00480 <span class="comment">//</span>
<a name="l00481"></a>00481 <span class="comment">//*****************************************************************************</span>
<a name="l00482"></a><a class="code" href="hw__emac_8h.html#a28bb052244411954b8c7107e61a1d0e1">00482</a> <span class="preprocessor">#define EMAC_ADDR2H_AE          0x80000000  // Address Enable</span>
<a name="l00483"></a><a class="code" href="hw__emac_8h.html#af7217fcfebb41fbda0988afb9f00d823">00483</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR2H_SA          0x40000000  // Source Address</span>
<a name="l00484"></a><a class="code" href="hw__emac_8h.html#a854f5caf837a92c5d7c3b007c0434b9f">00484</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR2H_MBC_M       0x3F000000  // Mask Byte Control</span>
<a name="l00485"></a><a class="code" href="hw__emac_8h.html#ab73c6d1dd1f9f0465c72a1e4f7726abe">00485</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR2H_ADDRHI_M    0x0000FFFF  // MAC Address2 [47:32]</span>
<a name="l00486"></a><a class="code" href="hw__emac_8h.html#a5e18d52e242527e17ac48824cb8fa8d1">00486</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR2H_MBC_S       24</span>
<a name="l00487"></a><a class="code" href="hw__emac_8h.html#a50ffd7f80c3d3efa27b2c94393d706e4">00487</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR2H_ADDRHI_S    0</span>
<a name="l00488"></a>00488 <span class="preprocessor"></span>
<a name="l00489"></a>00489 <span class="comment">//*****************************************************************************</span>
<a name="l00490"></a>00490 <span class="comment">//</span>
<a name="l00491"></a>00491 <span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR2L register.</span>
<a name="l00492"></a>00492 <span class="comment">//</span>
<a name="l00493"></a>00493 <span class="comment">//*****************************************************************************</span>
<a name="l00494"></a><a class="code" href="hw__emac_8h.html#a170ecb470dec9069c3e6cf25d2cf9473">00494</a> <span class="preprocessor">#define EMAC_ADDR2L_ADDRLO_M    0xFFFFFFFF  // MAC Address2 [31:0]</span>
<a name="l00495"></a><a class="code" href="hw__emac_8h.html#a325fd39f46e37121176ce5de01f0fe20">00495</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR2L_ADDRLO_S    0</span>
<a name="l00496"></a>00496 <span class="preprocessor"></span>
<a name="l00497"></a>00497 <span class="comment">//*****************************************************************************</span>
<a name="l00498"></a>00498 <span class="comment">//</span>
<a name="l00499"></a>00499 <span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR3H register.</span>
<a name="l00500"></a>00500 <span class="comment">//</span>
<a name="l00501"></a>00501 <span class="comment">//*****************************************************************************</span>
<a name="l00502"></a><a class="code" href="hw__emac_8h.html#a2c67e6a037d39b81fcda6bb3f70bc154">00502</a> <span class="preprocessor">#define EMAC_ADDR3H_AE          0x80000000  // Address Enable</span>
<a name="l00503"></a><a class="code" href="hw__emac_8h.html#a60efbdf355040b9e4d2ebad584972a50">00503</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR3H_SA          0x40000000  // Source Address</span>
<a name="l00504"></a><a class="code" href="hw__emac_8h.html#af4fe6f14cad9cdaa0b0d481a6bce6373">00504</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR3H_MBC_M       0x3F000000  // Mask Byte Control</span>
<a name="l00505"></a><a class="code" href="hw__emac_8h.html#a6995f22a9063c0f1aa312a899fc94357">00505</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR3H_ADDRHI_M    0x0000FFFF  // MAC Address3 [47:32]</span>
<a name="l00506"></a><a class="code" href="hw__emac_8h.html#a440d2989f716b6cf8584f5b5bfa2e4bc">00506</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR3H_MBC_S       24</span>
<a name="l00507"></a><a class="code" href="hw__emac_8h.html#abd5406d3523c302d8bdcec3dbeee12ec">00507</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR3H_ADDRHI_S    0</span>
<a name="l00508"></a>00508 <span class="preprocessor"></span>
<a name="l00509"></a>00509 <span class="comment">//*****************************************************************************</span>
<a name="l00510"></a>00510 <span class="comment">//</span>
<a name="l00511"></a>00511 <span class="comment">// The following are defines for the bit fields in the EMAC_O_ADDR3L register.</span>
<a name="l00512"></a>00512 <span class="comment">//</span>
<a name="l00513"></a>00513 <span class="comment">//*****************************************************************************</span>
<a name="l00514"></a><a class="code" href="hw__emac_8h.html#a5aedacafb0e0ec2424caaf1c0c9d82c9">00514</a> <span class="preprocessor">#define EMAC_ADDR3L_ADDRLO_M    0xFFFFFFFF  // MAC Address3 [31:0]</span>
<a name="l00515"></a><a class="code" href="hw__emac_8h.html#a46d5cb1081c3836236341fa69827fa2e">00515</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_ADDR3L_ADDRLO_S    0</span>
<a name="l00516"></a>00516 <span class="preprocessor"></span>
<a name="l00517"></a>00517 <span class="comment">//*****************************************************************************</span>
<a name="l00518"></a>00518 <span class="comment">//</span>
<a name="l00519"></a>00519 <span class="comment">// The following are defines for the bit fields in the EMAC_O_WDOGTO register.</span>
<a name="l00520"></a>00520 <span class="comment">//</span>
<a name="l00521"></a>00521 <span class="comment">//*****************************************************************************</span>
<a name="l00522"></a><a class="code" href="hw__emac_8h.html#a2a948c70ce64d9d16589aefc2db6ade4">00522</a> <span class="preprocessor">#define EMAC_WDOGTO_PWE         0x00010000  // Programmable Watchdog Enable</span>
<a name="l00523"></a><a class="code" href="hw__emac_8h.html#a8943ec9d8495514811624bd57d325399">00523</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_WDOGTO_WTO_M       0x00003FFF  // Watchdog Timeout</span>
<a name="l00524"></a><a class="code" href="hw__emac_8h.html#a3556162116f8aa259a6188692a4991ae">00524</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_WDOGTO_WTO_S       0</span>
<a name="l00525"></a>00525 <span class="preprocessor"></span>
<a name="l00526"></a>00526 <span class="comment">//*****************************************************************************</span>
<a name="l00527"></a>00527 <span class="comment">//</span>
<a name="l00528"></a>00528 <span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCCTRL register.</span>
<a name="l00529"></a>00529 <span class="comment">//</span>
<a name="l00530"></a>00530 <span class="comment">//*****************************************************************************</span>
<a name="l00531"></a><a class="code" href="hw__emac_8h.html#a77f9076a17870d5d0ee95bbf1dea6027">00531</a> <span class="preprocessor">#define EMAC_MMCCTRL_UCDBC      0x00000100  // Update MMC Counters for Dropped</span>
<a name="l00532"></a>00532 <span class="preprocessor"></span>                                            <span class="comment">// Broadcast Frames</span>
<a name="l00533"></a><a class="code" href="hw__emac_8h.html#a64adfdeab0cb5ea6f79effcefca78686">00533</a> <span class="preprocessor">#define EMAC_MMCCTRL_CNTPRSTLVL 0x00000020  // Full/Half Preset Level Value</span>
<a name="l00534"></a><a class="code" href="hw__emac_8h.html#a882fee106f1aaf303f5ef746703a8ccb">00534</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCCTRL_CNTPRST    0x00000010  // Counters Preset</span>
<a name="l00535"></a><a class="code" href="hw__emac_8h.html#aa96ba8fee16a8791c40f9eeb953f94ab">00535</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCCTRL_CNTFREEZ   0x00000008  // MMC Counter Freeze</span>
<a name="l00536"></a><a class="code" href="hw__emac_8h.html#ab6f33ca03a7f7ec67dc4171aaa5a4185">00536</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCCTRL_RSTONRD    0x00000004  // Reset on Read</span>
<a name="l00537"></a><a class="code" href="hw__emac_8h.html#affe89f7160e59ca3afe69524f52e0dfa">00537</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCCTRL_CNTSTPRO   0x00000002  // Counters Stop Rollover</span>
<a name="l00538"></a><a class="code" href="hw__emac_8h.html#a49d2e4938c0cee0d1a8e348c826ee895">00538</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCCTRL_CNTRST     0x00000001  // Counters Reset</span>
<a name="l00539"></a>00539 <span class="preprocessor"></span>
<a name="l00540"></a>00540 <span class="comment">//*****************************************************************************</span>
<a name="l00541"></a>00541 <span class="comment">//</span>
<a name="l00542"></a>00542 <span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCRXRIS</span>
<a name="l00543"></a>00543 <span class="comment">// register.</span>
<a name="l00544"></a>00544 <span class="comment">//</span>
<a name="l00545"></a>00545 <span class="comment">//*****************************************************************************</span>
<a name="l00546"></a><a class="code" href="hw__emac_8h.html#acd4544ad50adf85baa81fc50189d0800">00546</a> <span class="preprocessor">#define EMAC_MMCRXRIS_UCGF      0x00020000  // MMC Receive Unicast Good Frame</span>
<a name="l00547"></a>00547 <span class="preprocessor"></span>                                            <span class="comment">// Counter Interrupt Status</span>
<a name="l00548"></a><a class="code" href="hw__emac_8h.html#ad04374ab0197b4f484c014427517aca2">00548</a> <span class="preprocessor">#define EMAC_MMCRXRIS_ALGNERR   0x00000040  // MMC Receive Alignment Error</span>
<a name="l00549"></a>00549 <span class="preprocessor"></span>                                            <span class="comment">// Frame Counter Interrupt Status</span>
<a name="l00550"></a><a class="code" href="hw__emac_8h.html#ab0a52e7be458242662b209dee323949f">00550</a> <span class="preprocessor">#define EMAC_MMCRXRIS_CRCERR    0x00000020  // MMC Receive CRC Error Frame</span>
<a name="l00551"></a>00551 <span class="preprocessor"></span>                                            <span class="comment">// Counter Interrupt Status</span>
<a name="l00552"></a><a class="code" href="hw__emac_8h.html#a2b28816cae5a527cc955dfd8a713931e">00552</a> <span class="preprocessor">#define EMAC_MMCRXRIS_GBF       0x00000001  // MMC Receive Good Bad Frame</span>
<a name="l00553"></a>00553 <span class="preprocessor"></span>                                            <span class="comment">// Counter Interrupt Status</span>
<a name="l00554"></a>00554 
<a name="l00555"></a>00555 <span class="comment">//*****************************************************************************</span>
<a name="l00556"></a>00556 <span class="comment">//</span>
<a name="l00557"></a>00557 <span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCTXRIS</span>
<a name="l00558"></a>00558 <span class="comment">// register.</span>
<a name="l00559"></a>00559 <span class="comment">//</span>
<a name="l00560"></a>00560 <span class="comment">//*****************************************************************************</span>
<a name="l00561"></a><a class="code" href="hw__emac_8h.html#af8a05a48762116b7216a0fa0ecdcb554">00561</a> <span class="preprocessor">#define EMAC_MMCTXRIS_OCTCNT    0x00100000  // Octet Counter Interrupt Status</span>
<a name="l00562"></a><a class="code" href="hw__emac_8h.html#a21e1468344abcc12fdae43af645e444b">00562</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MMCTXRIS_MCOLLGF   0x00008000  // MMC Transmit Multiple Collision</span>
<a name="l00563"></a>00563 <span class="preprocessor"></span>                                            <span class="comment">// Good Frame Counter Interrupt</span>
<a name="l00564"></a>00564                                             <span class="comment">// Status</span>
<a name="l00565"></a><a class="code" href="hw__emac_8h.html#aac765f7d7668ad44152590097dacc395">00565</a> <span class="preprocessor">#define EMAC_MMCTXRIS_SCOLLGF   0x00004000  // MMC Transmit Single Collision</span>
<a name="l00566"></a>00566 <span class="preprocessor"></span>                                            <span class="comment">// Good Frame Counter Interrupt</span>
<a name="l00567"></a>00567                                             <span class="comment">// Status</span>
<a name="l00568"></a><a class="code" href="hw__emac_8h.html#a50a9a91629e8d5144e8ed72e070ef6b6">00568</a> <span class="preprocessor">#define EMAC_MMCTXRIS_GBF       0x00000002  // MMC Transmit Good Bad Frame</span>
<a name="l00569"></a>00569 <span class="preprocessor"></span>                                            <span class="comment">// Counter Interrupt Status</span>
<a name="l00570"></a>00570 
<a name="l00571"></a>00571 <span class="comment">//*****************************************************************************</span>
<a name="l00572"></a>00572 <span class="comment">//</span>
<a name="l00573"></a>00573 <span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCRXIM register.</span>
<a name="l00574"></a>00574 <span class="comment">//</span>
<a name="l00575"></a>00575 <span class="comment">//*****************************************************************************</span>
<a name="l00576"></a><a class="code" href="hw__emac_8h.html#a30fe270ffdc9a0e83339c69c45af4093">00576</a> <span class="preprocessor">#define EMAC_MMCRXIM_UCGF       0x00020000  // MMC Receive Unicast Good Frame</span>
<a name="l00577"></a>00577 <span class="preprocessor"></span>                                            <span class="comment">// Counter Interrupt Mask</span>
<a name="l00578"></a><a class="code" href="hw__emac_8h.html#a21b6e88e321391d4ae7b4b4866bb1bbf">00578</a> <span class="preprocessor">#define EMAC_MMCRXIM_ALGNERR    0x00000040  // MMC Receive Alignment Error</span>
<a name="l00579"></a>00579 <span class="preprocessor"></span>                                            <span class="comment">// Frame Counter Interrupt Mask</span>
<a name="l00580"></a><a class="code" href="hw__emac_8h.html#ac81e9ca1268a675d7e165199eebc9ea1">00580</a> <span class="preprocessor">#define EMAC_MMCRXIM_CRCERR     0x00000020  // MMC Receive CRC Error Frame</span>
<a name="l00581"></a>00581 <span class="preprocessor"></span>                                            <span class="comment">// Counter Interrupt Mask</span>
<a name="l00582"></a><a class="code" href="hw__emac_8h.html#a861cab27384e21cda1f3b90928cf23d2">00582</a> <span class="preprocessor">#define EMAC_MMCRXIM_GBF        0x00000001  // MMC Receive Good Bad Frame</span>
<a name="l00583"></a>00583 <span class="preprocessor"></span>                                            <span class="comment">// Counter Interrupt Mask</span>
<a name="l00584"></a>00584 
<a name="l00585"></a>00585 <span class="comment">//*****************************************************************************</span>
<a name="l00586"></a>00586 <span class="comment">//</span>
<a name="l00587"></a>00587 <span class="comment">// The following are defines for the bit fields in the EMAC_O_MMCTXIM register.</span>
<a name="l00588"></a>00588 <span class="comment">//</span>
<a name="l00589"></a>00589 <span class="comment">//*****************************************************************************</span>
<a name="l00590"></a><a class="code" href="hw__emac_8h.html#ab054306ca4785f87e27c2535e4003884">00590</a> <span class="preprocessor">#define EMAC_MMCTXIM_OCTCNT     0x00100000  // MMC Transmit Good Octet Counter</span>
<a name="l00591"></a>00591 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Mask</span>
<a name="l00592"></a><a class="code" href="hw__emac_8h.html#a7156872015e20e2f966ac6f2d43932aa">00592</a> <span class="preprocessor">#define EMAC_MMCTXIM_MCOLLGF    0x00008000  // MMC Transmit Multiple Collision</span>
<a name="l00593"></a>00593 <span class="preprocessor"></span>                                            <span class="comment">// Good Frame Counter Interrupt</span>
<a name="l00594"></a>00594                                             <span class="comment">// Mask</span>
<a name="l00595"></a><a class="code" href="hw__emac_8h.html#abff20a3de44be4ff840ac907897197d0">00595</a> <span class="preprocessor">#define EMAC_MMCTXIM_SCOLLGF    0x00004000  // MMC Transmit Single Collision</span>
<a name="l00596"></a>00596 <span class="preprocessor"></span>                                            <span class="comment">// Good Frame Counter Interrupt</span>
<a name="l00597"></a>00597                                             <span class="comment">// Mask</span>
<a name="l00598"></a><a class="code" href="hw__emac_8h.html#a443123e3f02e62c2a349e80e6dae31a6">00598</a> <span class="preprocessor">#define EMAC_MMCTXIM_GBF        0x00000002  // MMC Transmit Good Bad Frame</span>
<a name="l00599"></a>00599 <span class="preprocessor"></span>                                            <span class="comment">// Counter Interrupt Mask</span>
<a name="l00600"></a>00600 
<a name="l00601"></a>00601 <span class="comment">//*****************************************************************************</span>
<a name="l00602"></a>00602 <span class="comment">//</span>
<a name="l00603"></a>00603 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TXCNTGB register.</span>
<a name="l00604"></a>00604 <span class="comment">//</span>
<a name="l00605"></a>00605 <span class="comment">//*****************************************************************************</span>
<a name="l00606"></a><a class="code" href="hw__emac_8h.html#a8c8dd1430fdc381dbe55560bc0dcc2a7">00606</a> <span class="preprocessor">#define EMAC_TXCNTGB_TXFRMGB_M  0xFFFFFFFF  // This field indicates the number</span>
<a name="l00607"></a>00607 <span class="preprocessor"></span>                                            <span class="comment">// of good and bad frames</span>
<a name="l00608"></a>00608                                             <span class="comment">// transmitted, exclusive of</span>
<a name="l00609"></a>00609                                             <span class="comment">// retried frames</span>
<a name="l00610"></a><a class="code" href="hw__emac_8h.html#a5b5bda74d8e7d1304646b235e053f68e">00610</a> <span class="preprocessor">#define EMAC_TXCNTGB_TXFRMGB_S  0</span>
<a name="l00611"></a>00611 <span class="preprocessor"></span>
<a name="l00612"></a>00612 <span class="comment">//*****************************************************************************</span>
<a name="l00613"></a>00613 <span class="comment">//</span>
<a name="l00614"></a>00614 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TXCNTSCOL</span>
<a name="l00615"></a>00615 <span class="comment">// register.</span>
<a name="l00616"></a>00616 <span class="comment">//</span>
<a name="l00617"></a>00617 <span class="comment">//*****************************************************************************</span>
<a name="l00618"></a><a class="code" href="hw__emac_8h.html#a45b7f72fa62fcaeed3923b88669274d6">00618</a> <span class="preprocessor">#define EMAC_TXCNTSCOL_TXSNGLCOLG_M                                           \</span>
<a name="l00619"></a>00619 <span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span>
<a name="l00620"></a>00620 <span class="preprocessor"></span>                                            <span class="comment">// of successfully transmitted</span>
<a name="l00621"></a>00621                                             <span class="comment">// frames after a single collision</span>
<a name="l00622"></a>00622                                             <span class="comment">// in the half-duplex mode</span>
<a name="l00623"></a><a class="code" href="hw__emac_8h.html#ab02f0cf0b2c8c56f3dff34609618b7bd">00623</a> <span class="preprocessor">#define EMAC_TXCNTSCOL_TXSNGLCOLG_S                                           \</span>
<a name="l00624"></a>00624 <span class="preprocessor">                                0</span>
<a name="l00625"></a>00625 <span class="preprocessor"></span>
<a name="l00626"></a>00626 <span class="comment">//*****************************************************************************</span>
<a name="l00627"></a>00627 <span class="comment">//</span>
<a name="l00628"></a>00628 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TXCNTMCOL</span>
<a name="l00629"></a>00629 <span class="comment">// register.</span>
<a name="l00630"></a>00630 <span class="comment">//</span>
<a name="l00631"></a>00631 <span class="comment">//*****************************************************************************</span>
<a name="l00632"></a><a class="code" href="hw__emac_8h.html#aefffd3ea65de621c283e197ba742d296">00632</a> <span class="preprocessor">#define EMAC_TXCNTMCOL_TXMULTCOLG_M                                           \</span>
<a name="l00633"></a>00633 <span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span>
<a name="l00634"></a>00634 <span class="preprocessor"></span>                                            <span class="comment">// of successfully transmitted</span>
<a name="l00635"></a>00635                                             <span class="comment">// frames after multiple collisions</span>
<a name="l00636"></a>00636                                             <span class="comment">// in the half-duplex mode</span>
<a name="l00637"></a><a class="code" href="hw__emac_8h.html#a79f463f640b2162bc9e3954f0ab525f2">00637</a> <span class="preprocessor">#define EMAC_TXCNTMCOL_TXMULTCOLG_S                                           \</span>
<a name="l00638"></a>00638 <span class="preprocessor">                                0</span>
<a name="l00639"></a>00639 <span class="preprocessor"></span>
<a name="l00640"></a>00640 <span class="comment">//*****************************************************************************</span>
<a name="l00641"></a>00641 <span class="comment">//</span>
<a name="l00642"></a>00642 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TXOCTCNTG</span>
<a name="l00643"></a>00643 <span class="comment">// register.</span>
<a name="l00644"></a>00644 <span class="comment">//</span>
<a name="l00645"></a>00645 <span class="comment">//*****************************************************************************</span>
<a name="l00646"></a><a class="code" href="hw__emac_8h.html#adf894b82053a4892dfb8655a91817bc6">00646</a> <span class="preprocessor">#define EMAC_TXOCTCNTG_TXOCTG_M 0xFFFFFFFF  // This field indicates the number</span>
<a name="l00647"></a>00647 <span class="preprocessor"></span>                                            <span class="comment">// of bytes transmitted, exclusive</span>
<a name="l00648"></a>00648                                             <span class="comment">// of preamble, in good frames</span>
<a name="l00649"></a><a class="code" href="hw__emac_8h.html#a352b2c9a8f1196cff110f1b4a1d7cb1f">00649</a> <span class="preprocessor">#define EMAC_TXOCTCNTG_TXOCTG_S 0</span>
<a name="l00650"></a>00650 <span class="preprocessor"></span>
<a name="l00651"></a>00651 <span class="comment">//*****************************************************************************</span>
<a name="l00652"></a>00652 <span class="comment">//</span>
<a name="l00653"></a>00653 <span class="comment">// The following are defines for the bit fields in the EMAC_O_RXCNTGB register.</span>
<a name="l00654"></a>00654 <span class="comment">//</span>
<a name="l00655"></a>00655 <span class="comment">//*****************************************************************************</span>
<a name="l00656"></a><a class="code" href="hw__emac_8h.html#a90a4ae17a1969016de2c944222c7ff93">00656</a> <span class="preprocessor">#define EMAC_RXCNTGB_RXFRMGB_M  0xFFFFFFFF  // This field indicates the number</span>
<a name="l00657"></a>00657 <span class="preprocessor"></span>                                            <span class="comment">// of received good and bad frames</span>
<a name="l00658"></a><a class="code" href="hw__emac_8h.html#a9502b4cd91b2e68ef2e70d4e5857efb8">00658</a> <span class="preprocessor">#define EMAC_RXCNTGB_RXFRMGB_S  0</span>
<a name="l00659"></a>00659 <span class="preprocessor"></span>
<a name="l00660"></a>00660 <span class="comment">//*****************************************************************************</span>
<a name="l00661"></a>00661 <span class="comment">//</span>
<a name="l00662"></a>00662 <span class="comment">// The following are defines for the bit fields in the EMAC_O_RXCNTCRCERR</span>
<a name="l00663"></a>00663 <span class="comment">// register.</span>
<a name="l00664"></a>00664 <span class="comment">//</span>
<a name="l00665"></a>00665 <span class="comment">//*****************************************************************************</span>
<a name="l00666"></a><a class="code" href="hw__emac_8h.html#a97e7338d5c4c1d63a28fc7486b2d25c2">00666</a> <span class="preprocessor">#define EMAC_RXCNTCRCERR_RXCRCERR_M                                           \</span>
<a name="l00667"></a>00667 <span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span>
<a name="l00668"></a>00668 <span class="preprocessor"></span>                                            <span class="comment">// of frames received with CRC</span>
<a name="l00669"></a>00669                                             <span class="comment">// error</span>
<a name="l00670"></a><a class="code" href="hw__emac_8h.html#a60744a3cb654b75b89b55fa343478d60">00670</a> <span class="preprocessor">#define EMAC_RXCNTCRCERR_RXCRCERR_S                                           \</span>
<a name="l00671"></a>00671 <span class="preprocessor">                                0</span>
<a name="l00672"></a>00672 <span class="preprocessor"></span>
<a name="l00673"></a>00673 <span class="comment">//*****************************************************************************</span>
<a name="l00674"></a>00674 <span class="comment">//</span>
<a name="l00675"></a>00675 <span class="comment">// The following are defines for the bit fields in the EMAC_O_RXCNTALGNERR</span>
<a name="l00676"></a>00676 <span class="comment">// register.</span>
<a name="l00677"></a>00677 <span class="comment">//</span>
<a name="l00678"></a>00678 <span class="comment">//*****************************************************************************</span>
<a name="l00679"></a><a class="code" href="hw__emac_8h.html#a044e4aa24714b4cfe48cf7d94247c9e1">00679</a> <span class="preprocessor">#define EMAC_RXCNTALGNERR_RXALGNERR_M                                         \</span>
<a name="l00680"></a>00680 <span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span>
<a name="l00681"></a>00681 <span class="preprocessor"></span>                                            <span class="comment">// of frames received with</span>
<a name="l00682"></a>00682                                             <span class="comment">// alignment (dribble) error</span>
<a name="l00683"></a><a class="code" href="hw__emac_8h.html#ad204827f8bc20fb86a48ccc1f37510b2">00683</a> <span class="preprocessor">#define EMAC_RXCNTALGNERR_RXALGNERR_S                                         \</span>
<a name="l00684"></a>00684 <span class="preprocessor">                                0</span>
<a name="l00685"></a>00685 <span class="preprocessor"></span>
<a name="l00686"></a>00686 <span class="comment">//*****************************************************************************</span>
<a name="l00687"></a>00687 <span class="comment">//</span>
<a name="l00688"></a>00688 <span class="comment">// The following are defines for the bit fields in the EMAC_O_RXCNTGUNI</span>
<a name="l00689"></a>00689 <span class="comment">// register.</span>
<a name="l00690"></a>00690 <span class="comment">//</span>
<a name="l00691"></a>00691 <span class="comment">//*****************************************************************************</span>
<a name="l00692"></a><a class="code" href="hw__emac_8h.html#af37fe888f611b2cd7ea11344703f71b1">00692</a> <span class="preprocessor">#define EMAC_RXCNTGUNI_RXUCASTG_M                                             \</span>
<a name="l00693"></a>00693 <span class="preprocessor">                                0xFFFFFFFF  // This field indicates the number</span>
<a name="l00694"></a>00694 <span class="preprocessor"></span>                                            <span class="comment">// of received good unicast frames</span>
<a name="l00695"></a><a class="code" href="hw__emac_8h.html#a3233d415acf2d71d1e21a85992a3be25">00695</a> <span class="preprocessor">#define EMAC_RXCNTGUNI_RXUCASTG_S                                             \</span>
<a name="l00696"></a>00696 <span class="preprocessor">                                0</span>
<a name="l00697"></a>00697 <span class="preprocessor"></span>
<a name="l00698"></a>00698 <span class="comment">//*****************************************************************************</span>
<a name="l00699"></a>00699 <span class="comment">//</span>
<a name="l00700"></a>00700 <span class="comment">// The following are defines for the bit fields in the EMAC_O_VLNINCREP</span>
<a name="l00701"></a>00701 <span class="comment">// register.</span>
<a name="l00702"></a>00702 <span class="comment">//</span>
<a name="l00703"></a>00703 <span class="comment">//*****************************************************************************</span>
<a name="l00704"></a><a class="code" href="hw__emac_8h.html#ac4cd97db61807259855ab9dd80bf0fdb">00704</a> <span class="preprocessor">#define EMAC_VLNINCREP_CSVL     0x00080000  // C-VLAN or S-VLAN</span>
<a name="l00705"></a><a class="code" href="hw__emac_8h.html#a2e35a2cd13b3cb4fdb645f1b4d5ea29e">00705</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLNINCREP_VLP      0x00040000  // VLAN Priority Control</span>
<a name="l00706"></a><a class="code" href="hw__emac_8h.html#a3866b684572f915e8cd6e718507f65dd">00706</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLNINCREP_VLC_M    0x00030000  // VLAN Tag Control in Transmit</span>
<a name="l00707"></a>00707 <span class="preprocessor"></span>                                            <span class="comment">// Frames</span>
<a name="l00708"></a><a class="code" href="hw__emac_8h.html#a704d765b5ffbf7cdb5cf966878b21335">00708</a> <span class="preprocessor">#define EMAC_VLNINCREP_VLC_NONE 0x00000000  // No VLAN tag deletion, insertion,</span>
<a name="l00709"></a>00709 <span class="preprocessor"></span>                                            <span class="comment">// or replacement</span>
<a name="l00710"></a><a class="code" href="hw__emac_8h.html#a04583a656216537568ecc0bd5acb8617">00710</a> <span class="preprocessor">#define EMAC_VLNINCREP_VLC_TAGDEL                                             \</span>
<a name="l00711"></a>00711 <span class="preprocessor">                                0x00010000  // VLAN tag deletion</span>
<a name="l00712"></a><a class="code" href="hw__emac_8h.html#ad2613a6de7f261ecfc8ab8d32450aaf9">00712</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLNINCREP_VLC_TAGINS                                             \</span>
<a name="l00713"></a>00713 <span class="preprocessor">                                0x00020000  // VLAN tag insertion</span>
<a name="l00714"></a><a class="code" href="hw__emac_8h.html#a5f1f9752c6f89a2c3c31861922044293">00714</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLNINCREP_VLC_TAGREP                                             \</span>
<a name="l00715"></a>00715 <span class="preprocessor">                                0x00030000  // VLAN tag replacement</span>
<a name="l00716"></a><a class="code" href="hw__emac_8h.html#ab44a1877ee04f051a9d216c2ce00c15b">00716</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLNINCREP_VLT_M    0x0000FFFF  // VLAN Tag for Transmit Frames</span>
<a name="l00717"></a><a class="code" href="hw__emac_8h.html#a865568e105bc8e239b2587a3c505c7bf">00717</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLNINCREP_VLT_S    0</span>
<a name="l00718"></a>00718 <span class="preprocessor"></span>
<a name="l00719"></a>00719 <span class="comment">//*****************************************************************************</span>
<a name="l00720"></a>00720 <span class="comment">//</span>
<a name="l00721"></a>00721 <span class="comment">// The following are defines for the bit fields in the EMAC_O_VLANHASH</span>
<a name="l00722"></a>00722 <span class="comment">// register.</span>
<a name="l00723"></a>00723 <span class="comment">//</span>
<a name="l00724"></a>00724 <span class="comment">//*****************************************************************************</span>
<a name="l00725"></a><a class="code" href="hw__emac_8h.html#a670692d87a3e85b195fe099b18b15f5a">00725</a> <span class="preprocessor">#define EMAC_VLANHASH_VLHT_M    0x0000FFFF  // VLAN Hash Table</span>
<a name="l00726"></a><a class="code" href="hw__emac_8h.html#a2148c9fed85798d3e4c3221658cc6ba6">00726</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_VLANHASH_VLHT_S    0</span>
<a name="l00727"></a>00727 <span class="preprocessor"></span>
<a name="l00728"></a>00728 <span class="comment">//*****************************************************************************</span>
<a name="l00729"></a>00729 <span class="comment">//</span>
<a name="l00730"></a>00730 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMSTCTRL</span>
<a name="l00731"></a>00731 <span class="comment">// register.</span>
<a name="l00732"></a>00732 <span class="comment">//</span>
<a name="l00733"></a>00733 <span class="comment">//*****************************************************************************</span>
<a name="l00734"></a><a class="code" href="hw__emac_8h.html#a1da2546bb746417d6c9e9b6f480c0b93">00734</a> <span class="preprocessor">#define EMAC_TIMSTCTRL_PTPFLTR  0x00040000  // Enable MAC address for PTP Frame</span>
<a name="l00735"></a>00735 <span class="preprocessor"></span>                                            <span class="comment">// Filtering</span>
<a name="l00736"></a><a class="code" href="hw__emac_8h.html#a2948aec6b7cb65fd7e700207a2b24559">00736</a> <span class="preprocessor">#define EMAC_TIMSTCTRL_SELPTP_M 0x00030000  // Select PTP packets for Taking</span>
<a name="l00737"></a>00737 <span class="preprocessor"></span>                                            <span class="comment">// Snapshots</span>
<a name="l00738"></a><a class="code" href="hw__emac_8h.html#ae59de1f7224f577e74831c0b548aa250">00738</a> <span class="preprocessor">#define EMAC_TIMSTCTRL_TSMAST   0x00008000  // Enable Snapshot for Messages</span>
<a name="l00739"></a>00739 <span class="preprocessor"></span>                                            <span class="comment">// Relevant to Master</span>
<a name="l00740"></a><a class="code" href="hw__emac_8h.html#adea73a709c45f9299bcdc7b388c58db3">00740</a> <span class="preprocessor">#define EMAC_TIMSTCTRL_TSEVNT   0x00004000  // Enable Timestamp Snapshot for</span>
<a name="l00741"></a>00741 <span class="preprocessor"></span>                                            <span class="comment">// Event Messages</span>
<a name="l00742"></a><a class="code" href="hw__emac_8h.html#a248e0b35d5e21a04b861cb1c5efcec9c">00742</a> <span class="preprocessor">#define EMAC_TIMSTCTRL_PTPIPV4  0x00002000  // Enable Processing of PTP Frames</span>
<a name="l00743"></a>00743 <span class="preprocessor"></span>                                            <span class="comment">// Sent over IPv4-UDP</span>
<a name="l00744"></a><a class="code" href="hw__emac_8h.html#abed5004a1702749a39443208d3623f87">00744</a> <span class="preprocessor">#define EMAC_TIMSTCTRL_PTPIPV6  0x00001000  // Enable Processing of PTP Frames</span>
<a name="l00745"></a>00745 <span class="preprocessor"></span>                                            <span class="comment">// Sent Over IPv6-UDP</span>
<a name="l00746"></a><a class="code" href="hw__emac_8h.html#a4bca858bee0c3729a5e214702ae532f4">00746</a> <span class="preprocessor">#define EMAC_TIMSTCTRL_PTPETH   0x00000800  // Enable Processing of PTP Over</span>
<a name="l00747"></a>00747 <span class="preprocessor"></span>                                            <span class="comment">// Ethernet Frames</span>
<a name="l00748"></a><a class="code" href="hw__emac_8h.html#a82ff8ca37fad610b7c33721e1a27e774">00748</a> <span class="preprocessor">#define EMAC_TIMSTCTRL_PTPVER2  0x00000400  // Enable PTP Packet Processing For</span>
<a name="l00749"></a>00749 <span class="preprocessor"></span>                                            <span class="comment">// Version 2 Format</span>
<a name="l00750"></a><a class="code" href="hw__emac_8h.html#a3faa7bd6b0ec5a9d677d804387faf2e7">00750</a> <span class="preprocessor">#define EMAC_TIMSTCTRL_DGTLBIN  0x00000200  // Timestamp Digital or Binary</span>
<a name="l00751"></a>00751 <span class="preprocessor"></span>                                            <span class="comment">// Rollover Control</span>
<a name="l00752"></a><a class="code" href="hw__emac_8h.html#a4101838a2b89072280e1e1185e821911">00752</a> <span class="preprocessor">#define EMAC_TIMSTCTRL_ALLF     0x00000100  // Enable Timestamp For All Frames</span>
<a name="l00753"></a><a class="code" href="hw__emac_8h.html#a26699e8ca5b10396321bed7ad2484583">00753</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_ADDREGUP 0x00000020  // Addend Register Update</span>
<a name="l00754"></a><a class="code" href="hw__emac_8h.html#a19cf80e3a10a1382a73cceabe3826553">00754</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_INTTRIG  0x00000010  // Timestamp Interrupt Trigger</span>
<a name="l00755"></a>00755 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l00756"></a><a class="code" href="hw__emac_8h.html#a1f3a6c5668c261f1fb93b85ae9a03929">00756</a> <span class="preprocessor">#define EMAC_TIMSTCTRL_TSUPDT   0x00000008  // Timestamp Update</span>
<a name="l00757"></a><a class="code" href="hw__emac_8h.html#ac4160191bc4ee5e66822fc41c2ec93cf">00757</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_TSINIT   0x00000004  // Timestamp Initialize</span>
<a name="l00758"></a><a class="code" href="hw__emac_8h.html#aa81353a29767652e72da82e33f9810ce">00758</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_TSFCUPDT 0x00000002  // Timestamp Fine or Coarse Update</span>
<a name="l00759"></a><a class="code" href="hw__emac_8h.html#a2089cae7f265ffc0385ee79d909d1887">00759</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_TSEN     0x00000001  // Timestamp Enable</span>
<a name="l00760"></a><a class="code" href="hw__emac_8h.html#af9e23175ba5258da034185dda599cff1">00760</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTCTRL_SELPTP_S 16</span>
<a name="l00761"></a>00761 <span class="preprocessor"></span>
<a name="l00762"></a>00762 <span class="comment">//*****************************************************************************</span>
<a name="l00763"></a>00763 <span class="comment">//</span>
<a name="l00764"></a>00764 <span class="comment">// The following are defines for the bit fields in the EMAC_O_SUBSECINC</span>
<a name="l00765"></a>00765 <span class="comment">// register.</span>
<a name="l00766"></a>00766 <span class="comment">//</span>
<a name="l00767"></a>00767 <span class="comment">//*****************************************************************************</span>
<a name="l00768"></a><a class="code" href="hw__emac_8h.html#aeff1917f6e1797fc46801787a09b2ad1">00768</a> <span class="preprocessor">#define EMAC_SUBSECINC_SSINC_M  0x000000FF  // Sub-second Increment Value</span>
<a name="l00769"></a><a class="code" href="hw__emac_8h.html#a9c4e687a795d0d01d8dd36ac93d7ac4e">00769</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_SUBSECINC_SSINC_S  0</span>
<a name="l00770"></a>00770 <span class="preprocessor"></span>
<a name="l00771"></a>00771 <span class="comment">//*****************************************************************************</span>
<a name="l00772"></a>00772 <span class="comment">//</span>
<a name="l00773"></a>00773 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMSEC register.</span>
<a name="l00774"></a>00774 <span class="comment">//</span>
<a name="l00775"></a>00775 <span class="comment">//*****************************************************************************</span>
<a name="l00776"></a><a class="code" href="hw__emac_8h.html#abdc79c92010f80b3c6f8336f3a903d4d">00776</a> <span class="preprocessor">#define EMAC_TIMSEC_TSS_M       0xFFFFFFFF  // Timestamp Second</span>
<a name="l00777"></a><a class="code" href="hw__emac_8h.html#a60319cd887e2d57c06c8f3e58847505f">00777</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSEC_TSS_S       0</span>
<a name="l00778"></a>00778 <span class="preprocessor"></span>
<a name="l00779"></a>00779 <span class="comment">//*****************************************************************************</span>
<a name="l00780"></a>00780 <span class="comment">//</span>
<a name="l00781"></a>00781 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMNANO register.</span>
<a name="l00782"></a>00782 <span class="comment">//</span>
<a name="l00783"></a>00783 <span class="comment">//*****************************************************************************</span>
<a name="l00784"></a><a class="code" href="hw__emac_8h.html#a9e107a6d0a8f98690df31e01f5ebb79d">00784</a> <span class="preprocessor">#define EMAC_TIMNANO_TSSS_M     0x7FFFFFFF  // Timestamp Sub-Seconds</span>
<a name="l00785"></a><a class="code" href="hw__emac_8h.html#a7f5e690be9024eab20d7074e2fd8731c">00785</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMNANO_TSSS_S     0</span>
<a name="l00786"></a>00786 <span class="preprocessor"></span>
<a name="l00787"></a>00787 <span class="comment">//*****************************************************************************</span>
<a name="l00788"></a>00788 <span class="comment">//</span>
<a name="l00789"></a>00789 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMSECU register.</span>
<a name="l00790"></a>00790 <span class="comment">//</span>
<a name="l00791"></a>00791 <span class="comment">//*****************************************************************************</span>
<a name="l00792"></a><a class="code" href="hw__emac_8h.html#a0836533aca4686029570134a05bfeecf">00792</a> <span class="preprocessor">#define EMAC_TIMSECU_TSS_M      0xFFFFFFFF  // Timestamp Second</span>
<a name="l00793"></a><a class="code" href="hw__emac_8h.html#a9d0f4012e6b2e1d9e51041225de755f5">00793</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSECU_TSS_S      0</span>
<a name="l00794"></a>00794 <span class="preprocessor"></span>
<a name="l00795"></a>00795 <span class="comment">//*****************************************************************************</span>
<a name="l00796"></a>00796 <span class="comment">//</span>
<a name="l00797"></a>00797 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMNANOU</span>
<a name="l00798"></a>00798 <span class="comment">// register.</span>
<a name="l00799"></a>00799 <span class="comment">//</span>
<a name="l00800"></a>00800 <span class="comment">//*****************************************************************************</span>
<a name="l00801"></a><a class="code" href="hw__emac_8h.html#a86800d04746bbc4235c9eafd0a9dc1e5">00801</a> <span class="preprocessor">#define EMAC_TIMNANOU_ADDSUB    0x80000000  // Add or subtract time</span>
<a name="l00802"></a><a class="code" href="hw__emac_8h.html#aa9099edf0efaa08d687864894d708ccf">00802</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMNANOU_TSSS_M    0x7FFFFFFF  // Timestamp Sub-Second</span>
<a name="l00803"></a><a class="code" href="hw__emac_8h.html#a755c4e0be160152663af7aa3011fe7da">00803</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMNANOU_TSSS_S    0</span>
<a name="l00804"></a>00804 <span class="preprocessor"></span>
<a name="l00805"></a>00805 <span class="comment">//*****************************************************************************</span>
<a name="l00806"></a>00806 <span class="comment">//</span>
<a name="l00807"></a>00807 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMADD register.</span>
<a name="l00808"></a>00808 <span class="comment">//</span>
<a name="l00809"></a>00809 <span class="comment">//*****************************************************************************</span>
<a name="l00810"></a><a class="code" href="hw__emac_8h.html#a249fe9d1b79ea089bd5dbbf7d275ae11">00810</a> <span class="preprocessor">#define EMAC_TIMADD_TSAR_M      0xFFFFFFFF  // Timestamp Addend Register</span>
<a name="l00811"></a><a class="code" href="hw__emac_8h.html#ae923f94741c1497eccb3d0ffe0f376e6">00811</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMADD_TSAR_S      0</span>
<a name="l00812"></a>00812 <span class="preprocessor"></span>
<a name="l00813"></a>00813 <span class="comment">//*****************************************************************************</span>
<a name="l00814"></a>00814 <span class="comment">//</span>
<a name="l00815"></a>00815 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TARGSEC register.</span>
<a name="l00816"></a>00816 <span class="comment">//</span>
<a name="l00817"></a>00817 <span class="comment">//*****************************************************************************</span>
<a name="l00818"></a><a class="code" href="hw__emac_8h.html#a5ebc91b7ec116b9b18730f11749b8943">00818</a> <span class="preprocessor">#define EMAC_TARGSEC_TSTR_M     0xFFFFFFFF  // Target Time Seconds Register</span>
<a name="l00819"></a><a class="code" href="hw__emac_8h.html#a6271639e794bebcbd93afc70792dafa6">00819</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TARGSEC_TSTR_S     0</span>
<a name="l00820"></a>00820 <span class="preprocessor"></span>
<a name="l00821"></a>00821 <span class="comment">//*****************************************************************************</span>
<a name="l00822"></a>00822 <span class="comment">//</span>
<a name="l00823"></a>00823 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TARGNANO</span>
<a name="l00824"></a>00824 <span class="comment">// register.</span>
<a name="l00825"></a>00825 <span class="comment">//</span>
<a name="l00826"></a>00826 <span class="comment">//*****************************************************************************</span>
<a name="l00827"></a><a class="code" href="hw__emac_8h.html#a7f5845b8a0c0b37ca9c864dcd6d3fe27">00827</a> <span class="preprocessor">#define EMAC_TARGNANO_TRGTBUSY  0x80000000  // Target Time Register Busy</span>
<a name="l00828"></a><a class="code" href="hw__emac_8h.html#a9ed8df8f1533fcd71b45d14cc7ec2704">00828</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TARGNANO_TTSLO_M   0x7FFFFFFF  // Target Timestamp Low Register</span>
<a name="l00829"></a><a class="code" href="hw__emac_8h.html#a9f2bba9989a7ad0fd21800ea09a29f24">00829</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TARGNANO_TTSLO_S   0</span>
<a name="l00830"></a>00830 <span class="preprocessor"></span>
<a name="l00831"></a>00831 <span class="comment">//*****************************************************************************</span>
<a name="l00832"></a>00832 <span class="comment">//</span>
<a name="l00833"></a>00833 <span class="comment">// The following are defines for the bit fields in the EMAC_O_HWORDSEC</span>
<a name="l00834"></a>00834 <span class="comment">// register.</span>
<a name="l00835"></a>00835 <span class="comment">//</span>
<a name="l00836"></a>00836 <span class="comment">//*****************************************************************************</span>
<a name="l00837"></a><a class="code" href="hw__emac_8h.html#afbe4ba73305902c3bee815a195b76a16">00837</a> <span class="preprocessor">#define EMAC_HWORDSEC_TSHWR_M   0x0000FFFF  // Target Timestamp Higher Word</span>
<a name="l00838"></a>00838 <span class="preprocessor"></span>                                            <span class="comment">// Register</span>
<a name="l00839"></a><a class="code" href="hw__emac_8h.html#ac3af4c18be751590094308b3cb7da80a">00839</a> <span class="preprocessor">#define EMAC_HWORDSEC_TSHWR_S   0</span>
<a name="l00840"></a>00840 <span class="preprocessor"></span>
<a name="l00841"></a>00841 <span class="comment">//*****************************************************************************</span>
<a name="l00842"></a>00842 <span class="comment">//</span>
<a name="l00843"></a>00843 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TIMSTAT register.</span>
<a name="l00844"></a>00844 <span class="comment">//</span>
<a name="l00845"></a>00845 <span class="comment">//*****************************************************************************</span>
<a name="l00846"></a><a class="code" href="hw__emac_8h.html#a5fe5adcf6270f887c6aa85de0d5059a3">00846</a> <span class="preprocessor">#define EMAC_TIMSTAT_TSTARGT    0x00000002  // Timestamp Target Time Reached</span>
<a name="l00847"></a><a class="code" href="hw__emac_8h.html#a3107446013cc7065ee84da24ffa63f47">00847</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TIMSTAT_TSSOVF     0x00000001  // Timestamp Seconds Overflow</span>
<a name="l00848"></a>00848 <span class="preprocessor"></span>
<a name="l00849"></a>00849 <span class="comment">//*****************************************************************************</span>
<a name="l00850"></a>00850 <span class="comment">//</span>
<a name="l00851"></a>00851 <span class="comment">// The following are defines for the bit fields in the EMAC_O_PPSCTRL register.</span>
<a name="l00852"></a>00852 <span class="comment">//</span>
<a name="l00853"></a>00853 <span class="comment">//*****************************************************************************</span>
<a name="l00854"></a><a class="code" href="hw__emac_8h.html#ad5b4c185bec0758ad1ac6254b771ac85">00854</a> <span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_M 0x00000060  // Target Time Register Mode for</span>
<a name="l00855"></a>00855 <span class="preprocessor"></span>                                            <span class="comment">// PPS0 Output</span>
<a name="l00856"></a><a class="code" href="hw__emac_8h.html#aa12940365ac2c71878ce5b88c8914793">00856</a> <span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_INTONLY                                         \</span>
<a name="l00857"></a>00857 <span class="preprocessor">                                0x00000000  // Indicates that the Target Time</span>
<a name="l00858"></a>00858 <span class="preprocessor"></span>                                            <span class="comment">// registers are programmed only</span>
<a name="l00859"></a>00859                                             <span class="comment">// for generating the interrupt</span>
<a name="l00860"></a>00860                                             <span class="comment">// event</span>
<a name="l00861"></a><a class="code" href="hw__emac_8h.html#af4582b77b5763979da9d53126bbbffda">00861</a> <span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_INTPPS0                                         \</span>
<a name="l00862"></a>00862 <span class="preprocessor">                                0x00000040  // Indicates that the Target Time</span>
<a name="l00863"></a>00863 <span class="preprocessor"></span>                                            <span class="comment">// registers are programmed for</span>
<a name="l00864"></a>00864                                             <span class="comment">// generating the interrupt event</span>
<a name="l00865"></a>00865                                             <span class="comment">// and starting or stopping the</span>
<a name="l00866"></a>00866                                             <span class="comment">// generation of the EN0PPS output</span>
<a name="l00867"></a>00867                                             <span class="comment">// signal</span>
<a name="l00868"></a><a class="code" href="hw__emac_8h.html#ad9c15b3d290fed415bb0126a81af6dbe">00868</a> <span class="preprocessor">#define EMAC_PPSCTRL_TRGMODS0_PPS0ONLY                                        \</span>
<a name="l00869"></a>00869 <span class="preprocessor">                                0x00000060  // Indicates that the Target Time</span>
<a name="l00870"></a>00870 <span class="preprocessor"></span>                                            <span class="comment">// registers are programmed only</span>
<a name="l00871"></a>00871                                             <span class="comment">// for starting or stopping the</span>
<a name="l00872"></a>00872                                             <span class="comment">// generation of the EN0PPS output</span>
<a name="l00873"></a>00873                                             <span class="comment">// signal. No interrupt is asserted</span>
<a name="l00874"></a><a class="code" href="hw__emac_8h.html#a8cfdd435f196f813254eb6708ab50dc6">00874</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSEN0     0x00000010  // Flexible PPS Output Mode Enable</span>
<a name="l00875"></a><a class="code" href="hw__emac_8h.html#a8bb2d4dd0b895b5f1f7f3413c686ea24">00875</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_M  0x0000000F  // EN0PPS Output Frequency Control</span>
<a name="l00876"></a>00876 <span class="preprocessor"></span>                                            <span class="comment">// (PPSCTRL) or Command Control</span>
<a name="l00877"></a>00877                                             <span class="comment">// (PPSCMD)</span>
<a name="l00878"></a><a class="code" href="hw__emac_8h.html#ae82cafc20e762813c4098ccde3516278">00878</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_1HZ                                              \</span>
<a name="l00879"></a>00879 <span class="preprocessor">                                0x00000000  // When the PPSEN0 bit = 0x0, the</span>
<a name="l00880"></a>00880 <span class="preprocessor"></span>                                            <span class="comment">// EN0PPS signal is 1 pulse of the</span>
<a name="l00881"></a>00881                                             <span class="comment">// PTP reference clock.(of width</span>
<a name="l00882"></a>00882                                             <span class="comment">// clk_ptp_i) every second</span>
<a name="l00883"></a><a class="code" href="hw__emac_8h.html#aa250a88580bee4ef87d969bca7096c55">00883</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_2HZ                                              \</span>
<a name="l00884"></a>00884 <span class="preprocessor">                                0x00000001  // When the PPSEN0 bit = 0x0, the</span>
<a name="l00885"></a>00885 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 2 Hz, and the</span>
<a name="l00886"></a>00886                                             <span class="comment">// digital rollover is 1 Hz</span>
<a name="l00887"></a><a class="code" href="hw__emac_8h.html#a638289f102df6cf2c5645f459d098fd7">00887</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_4HZ                                              \</span>
<a name="l00888"></a>00888 <span class="preprocessor">                                0x00000002  // When the PPSEN0 bit = 0x0, the</span>
<a name="l00889"></a>00889 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 4 Hz, and the</span>
<a name="l00890"></a>00890                                             <span class="comment">// digital rollover is 2 Hz</span>
<a name="l00891"></a><a class="code" href="hw__emac_8h.html#adfa4798e356472957ff48cd675a197ac">00891</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_8HZ                                              \</span>
<a name="l00892"></a>00892 <span class="preprocessor">                                0x00000003  // When thePPSEN0 bit = 0x0, the</span>
<a name="l00893"></a>00893 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 8 Hz, and the</span>
<a name="l00894"></a>00894                                             <span class="comment">// digital rollover is 4 Hz,</span>
<a name="l00895"></a><a class="code" href="hw__emac_8h.html#aaf33af47a90aa0c431dcb6f4dc068a98">00895</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_16HZ                                             \</span>
<a name="l00896"></a>00896 <span class="preprocessor">                                0x00000004  // When thePPSEN0 bit = 0x0, the</span>
<a name="l00897"></a>00897 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 16 Hz, and</span>
<a name="l00898"></a>00898                                             <span class="comment">// the digital rollover is 8 Hz</span>
<a name="l00899"></a><a class="code" href="hw__emac_8h.html#a491b8348271a702d4807fbecf55c2eee">00899</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_32HZ                                             \</span>
<a name="l00900"></a>00900 <span class="preprocessor">                                0x00000005  // When thePPSEN0 bit = 0x0, the</span>
<a name="l00901"></a>00901 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 32 Hz, and</span>
<a name="l00902"></a>00902                                             <span class="comment">// the digital rollover is 16 Hz</span>
<a name="l00903"></a><a class="code" href="hw__emac_8h.html#ae575db849ae0f03a95853d8a028326c9">00903</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_64HZ                                             \</span>
<a name="l00904"></a>00904 <span class="preprocessor">                                0x00000006  // When thePPSEN0 bit = 0x0, the</span>
<a name="l00905"></a>00905 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 64 Hz, and</span>
<a name="l00906"></a>00906                                             <span class="comment">// the digital rollover is 32 Hz</span>
<a name="l00907"></a><a class="code" href="hw__emac_8h.html#a6885b3ac61359afdb86cb4bacacc32e9">00907</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_128HZ                                            \</span>
<a name="l00908"></a>00908 <span class="preprocessor">                                0x00000007  // When thePPSEN0 bit = 0x0, the</span>
<a name="l00909"></a>00909 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 128 Hz, and</span>
<a name="l00910"></a>00910                                             <span class="comment">// the digital rollover is 64 Hz</span>
<a name="l00911"></a><a class="code" href="hw__emac_8h.html#a6b3c59151e36ae978e84c53a8dbcb576">00911</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_256HZ                                            \</span>
<a name="l00912"></a>00912 <span class="preprocessor">                                0x00000008  // When thePPSEN0 bit = 0x0, the</span>
<a name="l00913"></a>00913 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 256 Hz, and</span>
<a name="l00914"></a>00914                                             <span class="comment">// the digital rollover is 128 Hz</span>
<a name="l00915"></a><a class="code" href="hw__emac_8h.html#ae69fc581e406b6aa01fd9bf5a3e6f3aa">00915</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_512HZ                                            \</span>
<a name="l00916"></a>00916 <span class="preprocessor">                                0x00000009  // When thePPSEN0 bit = 0x0, the</span>
<a name="l00917"></a>00917 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 512 Hz, and</span>
<a name="l00918"></a>00918                                             <span class="comment">// the digital rollover is 256 Hz</span>
<a name="l00919"></a><a class="code" href="hw__emac_8h.html#abe71adbfff04e0f18b0feff7767b7aec">00919</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_1024HZ                                           \</span>
<a name="l00920"></a>00920 <span class="preprocessor">                                0x0000000A  // When the PPSEN0 bit = 0x0, the</span>
<a name="l00921"></a>00921 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 1.024 kHz,</span>
<a name="l00922"></a>00922                                             <span class="comment">// and the digital rollover is 512</span>
<a name="l00923"></a>00923                                             <span class="comment">// Hz</span>
<a name="l00924"></a><a class="code" href="hw__emac_8h.html#a747f756ff70d653e5c69ba22496745db">00924</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_2048HZ                                           \</span>
<a name="l00925"></a>00925 <span class="preprocessor">                                0x0000000B  // When thePPSEN0 bit = 0x0, the</span>
<a name="l00926"></a>00926 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 2.048 kHz,</span>
<a name="l00927"></a>00927                                             <span class="comment">// and the digital rollover is</span>
<a name="l00928"></a>00928                                             <span class="comment">// 1.024 kHz</span>
<a name="l00929"></a><a class="code" href="hw__emac_8h.html#acee6ec8739e81f77424b79091e158bfe">00929</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_4096HZ                                           \</span>
<a name="l00930"></a>00930 <span class="preprocessor">                                0x0000000C  // When thePPSEN0 bit = 0x0, the</span>
<a name="l00931"></a>00931 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 4.096 kHz,</span>
<a name="l00932"></a>00932                                             <span class="comment">// and the digital rollover is</span>
<a name="l00933"></a>00933                                             <span class="comment">// 2.048 kHz</span>
<a name="l00934"></a><a class="code" href="hw__emac_8h.html#a6f738549cc103dff82c047cccf706243">00934</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_8192HZ                                           \</span>
<a name="l00935"></a>00935 <span class="preprocessor">                                0x0000000D  // When thePPSEN0 bit = 0x0, the</span>
<a name="l00936"></a>00936 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 8.192 kHz,</span>
<a name="l00937"></a>00937                                             <span class="comment">// and the digital rollover is</span>
<a name="l00938"></a>00938                                             <span class="comment">// 4.096 kHz</span>
<a name="l00939"></a><a class="code" href="hw__emac_8h.html#a890892dcc3e24dc523f01a31052371e1">00939</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_16384HZ                                          \</span>
<a name="l00940"></a>00940 <span class="preprocessor">                                0x0000000E  // When thePPSEN0 bit = 0x0, the</span>
<a name="l00941"></a>00941 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 16.384 kHz,</span>
<a name="l00942"></a>00942                                             <span class="comment">// and the digital rollover is</span>
<a name="l00943"></a>00943                                             <span class="comment">// 8.092 kHz</span>
<a name="l00944"></a><a class="code" href="hw__emac_8h.html#a88404f3618d8dd0322fbb42687ef858c">00944</a> <span class="preprocessor">#define EMAC_PPSCTRL_PPSCTRL_32768HZ                                          \</span>
<a name="l00945"></a>00945 <span class="preprocessor">                                0x0000000F  // When thePPSEN0 bit = 0x0, the</span>
<a name="l00946"></a>00946 <span class="preprocessor"></span>                                            <span class="comment">// binary rollover is 32.768 KHz,</span>
<a name="l00947"></a>00947                                             <span class="comment">// and the digital rollover is</span>
<a name="l00948"></a>00948                                             <span class="comment">// 16.384 KHz</span>
<a name="l00949"></a>00949 
<a name="l00950"></a>00950 <span class="comment">//*****************************************************************************</span>
<a name="l00951"></a>00951 <span class="comment">//</span>
<a name="l00952"></a>00952 <span class="comment">// The following are defines for the bit fields in the EMAC_O_PPS0INTVL</span>
<a name="l00953"></a>00953 <span class="comment">// register.</span>
<a name="l00954"></a>00954 <span class="comment">//</span>
<a name="l00955"></a>00955 <span class="comment">//*****************************************************************************</span>
<a name="l00956"></a><a class="code" href="hw__emac_8h.html#a60b49cdf60ead557b9213d210aaf1330">00956</a> <span class="preprocessor">#define EMAC_PPS0INTVL_PPS0INT_M                                              \</span>
<a name="l00957"></a>00957 <span class="preprocessor">                                0xFFFFFFFF  // PPS0 Output Signal Interval</span>
<a name="l00958"></a><a class="code" href="hw__emac_8h.html#a687ed8d6b0749c2dfb9f701d66826531">00958</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PPS0INTVL_PPS0INT_S                                              \</span>
<a name="l00959"></a>00959 <span class="preprocessor">                                0</span>
<a name="l00960"></a>00960 <span class="preprocessor"></span>
<a name="l00961"></a>00961 <span class="comment">//*****************************************************************************</span>
<a name="l00962"></a>00962 <span class="comment">//</span>
<a name="l00963"></a>00963 <span class="comment">// The following are defines for the bit fields in the EMAC_O_PPS0WIDTH</span>
<a name="l00964"></a>00964 <span class="comment">// register.</span>
<a name="l00965"></a>00965 <span class="comment">//</span>
<a name="l00966"></a>00966 <span class="comment">//*****************************************************************************</span>
<a name="l00967"></a><a class="code" href="hw__emac_8h.html#aa4600b9ffbf1986e54f9cc6a8a5612c3">00967</a> <span class="preprocessor">#define EMAC_PPS0WIDTH_M        0xFFFFFFFF  // EN0PPS Output Signal Width</span>
<a name="l00968"></a><a class="code" href="hw__emac_8h.html#a3a0634b96a1795e1ded5d8c4c209cadc">00968</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PPS0WIDTH_S        0</span>
<a name="l00969"></a>00969 <span class="preprocessor"></span>
<a name="l00970"></a>00970 <span class="comment">//*****************************************************************************</span>
<a name="l00971"></a>00971 <span class="comment">//</span>
<a name="l00972"></a>00972 <span class="comment">// The following are defines for the bit fields in the EMAC_O_DMABUSMOD</span>
<a name="l00973"></a>00973 <span class="comment">// register.</span>
<a name="l00974"></a>00974 <span class="comment">//</span>
<a name="l00975"></a>00975 <span class="comment">//*****************************************************************************</span>
<a name="l00976"></a><a class="code" href="hw__emac_8h.html#a7cf7dd4fc60e2aecc0f7600a2d13f710">00976</a> <span class="preprocessor">#define EMAC_DMABUSMOD_RIB      0x80000000  // Rebuild Burst</span>
<a name="l00977"></a><a class="code" href="hw__emac_8h.html#abf3895a50895b33583034bee2b10f975">00977</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_TXPR     0x08000000  // Transmit Priority</span>
<a name="l00978"></a><a class="code" href="hw__emac_8h.html#aae62f173c3dcf98e8807a592f53d3663">00978</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_MB       0x04000000  // Mixed Burst</span>
<a name="l00979"></a><a class="code" href="hw__emac_8h.html#a91df51b775bfa67abf57c373a29193cd">00979</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_AAL      0x02000000  // Address Aligned Beats</span>
<a name="l00980"></a><a class="code" href="hw__emac_8h.html#a972fa00cb7d177883447f81d15e5e173">00980</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_8XPBL    0x01000000  // 8 x Programmable Burst Length</span>
<a name="l00981"></a>00981 <span class="preprocessor"></span>                                            <span class="comment">// (PBL) Mode</span>
<a name="l00982"></a><a class="code" href="hw__emac_8h.html#a0877c122adb324d0bfe667f066ca53c7">00982</a> <span class="preprocessor">#define EMAC_DMABUSMOD_USP      0x00800000  // Use Separate Programmable Burst</span>
<a name="l00983"></a>00983 <span class="preprocessor"></span>                                            <span class="comment">// Length (PBL)</span>
<a name="l00984"></a><a class="code" href="hw__emac_8h.html#abc7cb921c9575c8664547260fe9a5167">00984</a> <span class="preprocessor">#define EMAC_DMABUSMOD_RPBL_M   0x007E0000  // RX DMA Programmable Burst Length</span>
<a name="l00985"></a>00985 <span class="preprocessor"></span>                                            <span class="comment">// (PBL)</span>
<a name="l00986"></a><a class="code" href="hw__emac_8h.html#acbf9c6f86ee78d6d87fd168ed89a9349">00986</a> <span class="preprocessor">#define EMAC_DMABUSMOD_FB       0x00010000  // Fixed Burst</span>
<a name="l00987"></a><a class="code" href="hw__emac_8h.html#ab209bd5cb4c9d2a6e6ce22db93836776">00987</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_PR_M     0x0000C000  // Priority Ratio</span>
<a name="l00988"></a><a class="code" href="hw__emac_8h.html#a17bcb5a28dd5878a842b417f2c09afed">00988</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_PBL_M    0x00003F00  // Programmable Burst Length</span>
<a name="l00989"></a><a class="code" href="hw__emac_8h.html#a2102e2b903a54aff8904e1a6d8fda4c2">00989</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_ATDS     0x00000080  // Alternate Descriptor Size</span>
<a name="l00990"></a><a class="code" href="hw__emac_8h.html#aa47de2f9ae477066fe9f65ea769951af">00990</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_DSL_M    0x0000007C  // Descriptor Skip Length</span>
<a name="l00991"></a><a class="code" href="hw__emac_8h.html#a72b54ca4a0103367c4d3b20dc3614290">00991</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_DA       0x00000002  // DMA Arbitration Scheme</span>
<a name="l00992"></a><a class="code" href="hw__emac_8h.html#a975ec1590cb22d242952f5dc622510a0">00992</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_SWR      0x00000001  // DMA Software Reset</span>
<a name="l00993"></a><a class="code" href="hw__emac_8h.html#adaff9e9ded7bdabcb111f815e7c4e5b1">00993</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_RPBL_S   17</span>
<a name="l00994"></a><a class="code" href="hw__emac_8h.html#a6e2b156a4ee12427f828f994e23ef212">00994</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_PR_S     14</span>
<a name="l00995"></a><a class="code" href="hw__emac_8h.html#a422d136dc10c1d532cfeb4355b109701">00995</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_PBL_S    8</span>
<a name="l00996"></a><a class="code" href="hw__emac_8h.html#ad4276d865f9bc41720999967950752dd">00996</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMABUSMOD_DSL_S    2</span>
<a name="l00997"></a>00997 <span class="preprocessor"></span>
<a name="l00998"></a>00998 <span class="comment">//*****************************************************************************</span>
<a name="l00999"></a>00999 <span class="comment">//</span>
<a name="l01000"></a>01000 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TXPOLLD register.</span>
<a name="l01001"></a>01001 <span class="comment">//</span>
<a name="l01002"></a>01002 <span class="comment">//*****************************************************************************</span>
<a name="l01003"></a><a class="code" href="hw__emac_8h.html#afca0509dc75bb65b53ffd7c2393230a5">01003</a> <span class="preprocessor">#define EMAC_TXPOLLD_TPD_M      0xFFFFFFFF  // Transmit Poll Demand</span>
<a name="l01004"></a><a class="code" href="hw__emac_8h.html#ac61cf842c1649675446fa9521ec263ee">01004</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_TXPOLLD_TPD_S      0</span>
<a name="l01005"></a>01005 <span class="preprocessor"></span>
<a name="l01006"></a>01006 <span class="comment">//*****************************************************************************</span>
<a name="l01007"></a>01007 <span class="comment">//</span>
<a name="l01008"></a>01008 <span class="comment">// The following are defines for the bit fields in the EMAC_O_RXPOLLD register.</span>
<a name="l01009"></a>01009 <span class="comment">//</span>
<a name="l01010"></a>01010 <span class="comment">//*****************************************************************************</span>
<a name="l01011"></a><a class="code" href="hw__emac_8h.html#a6d27993ee97215a3454e8e89a00ab681">01011</a> <span class="preprocessor">#define EMAC_RXPOLLD_RPD_M      0xFFFFFFFF  // Receive Poll Demand</span>
<a name="l01012"></a><a class="code" href="hw__emac_8h.html#a2513e541596150775a957eea3c7d2da5">01012</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RXPOLLD_RPD_S      0</span>
<a name="l01013"></a>01013 <span class="preprocessor"></span>
<a name="l01014"></a>01014 <span class="comment">//*****************************************************************************</span>
<a name="l01015"></a>01015 <span class="comment">//</span>
<a name="l01016"></a>01016 <span class="comment">// The following are defines for the bit fields in the EMAC_O_RXDLADDR</span>
<a name="l01017"></a>01017 <span class="comment">// register.</span>
<a name="l01018"></a>01018 <span class="comment">//</span>
<a name="l01019"></a>01019 <span class="comment">//*****************************************************************************</span>
<a name="l01020"></a><a class="code" href="hw__emac_8h.html#af7a38a1a1e19776ab9c63326bfd2aaa6">01020</a> <span class="preprocessor">#define EMAC_RXDLADDR_STRXLIST_M                                              \</span>
<a name="l01021"></a>01021 <span class="preprocessor">                                0xFFFFFFFC  // Start of Receive List</span>
<a name="l01022"></a><a class="code" href="hw__emac_8h.html#a4057b9f7f1d305a0facd11dbae4213f6">01022</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_RXDLADDR_STRXLIST_S                                              \</span>
<a name="l01023"></a>01023 <span class="preprocessor">                                2</span>
<a name="l01024"></a>01024 <span class="preprocessor"></span>
<a name="l01025"></a>01025 <span class="comment">//*****************************************************************************</span>
<a name="l01026"></a>01026 <span class="comment">//</span>
<a name="l01027"></a>01027 <span class="comment">// The following are defines for the bit fields in the EMAC_O_TXDLADDR</span>
<a name="l01028"></a>01028 <span class="comment">// register.</span>
<a name="l01029"></a>01029 <span class="comment">//</span>
<a name="l01030"></a>01030 <span class="comment">//*****************************************************************************</span>
<a name="l01031"></a><a class="code" href="hw__emac_8h.html#a3f2bbcac23b840aaf4b2a3e98539cd0d">01031</a> <span class="preprocessor">#define EMAC_TXDLADDR_TXDLADDR_M                                              \</span>
<a name="l01032"></a>01032 <span class="preprocessor">                                0xFFFFFFFC  // Start of Transmit List Base</span>
<a name="l01033"></a>01033 <span class="preprocessor"></span>                                            <span class="comment">// Address</span>
<a name="l01034"></a><a class="code" href="hw__emac_8h.html#a7ddf7fe187ff0563eca202580cc229fa">01034</a> <span class="preprocessor">#define EMAC_TXDLADDR_TXDLADDR_S                                              \</span>
<a name="l01035"></a>01035 <span class="preprocessor">                                2</span>
<a name="l01036"></a>01036 <span class="preprocessor"></span>
<a name="l01037"></a>01037 <span class="comment">//*****************************************************************************</span>
<a name="l01038"></a>01038 <span class="comment">//</span>
<a name="l01039"></a>01039 <span class="comment">// The following are defines for the bit fields in the EMAC_O_DMARIS register.</span>
<a name="l01040"></a>01040 <span class="comment">//</span>
<a name="l01041"></a>01041 <span class="comment">//*****************************************************************************</span>
<a name="l01042"></a><a class="code" href="hw__emac_8h.html#aedbd675e09d3a82d48336d6d430ab874">01042</a> <span class="preprocessor">#define EMAC_DMARIS_TT          0x20000000  // Timestamp Trigger Interrupt</span>
<a name="l01043"></a>01043 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l01044"></a><a class="code" href="hw__emac_8h.html#a044d4554a60cf1ecf8d03499b294d54d">01044</a> <span class="preprocessor">#define EMAC_DMARIS_PMT         0x10000000  // MAC PMT Interrupt Status</span>
<a name="l01045"></a><a class="code" href="hw__emac_8h.html#a2ae356a4d1913e4e7b829c2f6f105d4b">01045</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_MMC         0x08000000  // MAC MMC Interrupt</span>
<a name="l01046"></a><a class="code" href="hw__emac_8h.html#aa4b84fac99e1ab63b1308d23ef202a2a">01046</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_AE_M        0x03800000  // Access Error</span>
<a name="l01047"></a><a class="code" href="hw__emac_8h.html#ad8b17af9a6474cb11d2712addca10191">01047</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_AE_RXDMAWD  0x00000000  // Error during RX DMA Write Data</span>
<a name="l01048"></a>01048 <span class="preprocessor"></span>                                            <span class="comment">// Transfer</span>
<a name="l01049"></a><a class="code" href="hw__emac_8h.html#ae717289eb301f4d86ac315e89aeba732">01049</a> <span class="preprocessor">#define EMAC_DMARIS_AE_TXDMARD  0x01800000  // Error during TX DMA Read Data</span>
<a name="l01050"></a>01050 <span class="preprocessor"></span>                                            <span class="comment">// Transfer</span>
<a name="l01051"></a><a class="code" href="hw__emac_8h.html#a682bcba537ee50485d76bd9803f896dc">01051</a> <span class="preprocessor">#define EMAC_DMARIS_AE_RXDMADW  0x02000000  // Error during RX DMA Descriptor</span>
<a name="l01052"></a>01052 <span class="preprocessor"></span>                                            <span class="comment">// Write Access</span>
<a name="l01053"></a><a class="code" href="hw__emac_8h.html#aedfdf591a52eab5f704743f15ebe3135">01053</a> <span class="preprocessor">#define EMAC_DMARIS_AE_TXDMADW  0x02800000  // Error during TX DMA Descriptor</span>
<a name="l01054"></a>01054 <span class="preprocessor"></span>                                            <span class="comment">// Write Access</span>
<a name="l01055"></a><a class="code" href="hw__emac_8h.html#a876725205b8b10963ae4ff37ad2fe879">01055</a> <span class="preprocessor">#define EMAC_DMARIS_AE_RXDMADR  0x03000000  // Error during RX DMA Descriptor</span>
<a name="l01056"></a>01056 <span class="preprocessor"></span>                                            <span class="comment">// Read Access</span>
<a name="l01057"></a><a class="code" href="hw__emac_8h.html#a5948de6ed054e090c53cfc5ee65b5680">01057</a> <span class="preprocessor">#define EMAC_DMARIS_AE_TXDMADR  0x03800000  // Error during TX DMA Descriptor</span>
<a name="l01058"></a>01058 <span class="preprocessor"></span>                                            <span class="comment">// Read Access</span>
<a name="l01059"></a><a class="code" href="hw__emac_8h.html#a9a88859bd53556597f7424ecbdef2821">01059</a> <span class="preprocessor">#define EMAC_DMARIS_TS_M        0x00700000  // Transmit Process State</span>
<a name="l01060"></a><a class="code" href="hw__emac_8h.html#a5eb03ce7d5f2969257f92ec50b6fa59d">01060</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_TS_STOP     0x00000000  // Stopped; Reset or Stop transmit</span>
<a name="l01061"></a>01061 <span class="preprocessor"></span>                                            <span class="comment">// command processed</span>
<a name="l01062"></a><a class="code" href="hw__emac_8h.html#a0accea76f185c73a560971e8f4c77a34">01062</a> <span class="preprocessor">#define EMAC_DMARIS_TS_RUNTXTD  0x00100000  // Running; Fetching transmit</span>
<a name="l01063"></a>01063 <span class="preprocessor"></span>                                            <span class="comment">// transfer descriptor</span>
<a name="l01064"></a><a class="code" href="hw__emac_8h.html#a9c0603788353b399695d660d1c4cfed2">01064</a> <span class="preprocessor">#define EMAC_DMARIS_TS_STATUS   0x00200000  // Running; Waiting for status</span>
<a name="l01065"></a><a class="code" href="hw__emac_8h.html#a0bf5b765b7ae3ce2e73904226af7ae78">01065</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_TS_RUNTX    0x00300000  // Running; Reading data from host</span>
<a name="l01066"></a>01066 <span class="preprocessor"></span>                                            <span class="comment">// memory buffer and queuing it to</span>
<a name="l01067"></a>01067                                             <span class="comment">// transmit buffer (TX FIFO)</span>
<a name="l01068"></a><a class="code" href="hw__emac_8h.html#a0219516350720abfca5c1b8097060627">01068</a> <span class="preprocessor">#define EMAC_DMARIS_TS_TSTAMP   0x00400000  // Writing Timestamp</span>
<a name="l01069"></a><a class="code" href="hw__emac_8h.html#afa73c1726c65c65f411c36cea575c31f">01069</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_TS_SUSPEND  0x00600000  // Suspended; Transmit descriptor</span>
<a name="l01070"></a>01070 <span class="preprocessor"></span>                                            <span class="comment">// unavailable or transmit buffer</span>
<a name="l01071"></a>01071                                             <span class="comment">// underflow</span>
<a name="l01072"></a><a class="code" href="hw__emac_8h.html#a0a01f3c191266781d3f2281ecc049e07">01072</a> <span class="preprocessor">#define EMAC_DMARIS_TS_RUNCTD   0x00700000  // Running; Closing transmit</span>
<a name="l01073"></a>01073 <span class="preprocessor"></span>                                            <span class="comment">// descriptor</span>
<a name="l01074"></a><a class="code" href="hw__emac_8h.html#a145297a3c27a945717c017e638963d24">01074</a> <span class="preprocessor">#define EMAC_DMARIS_RS_M        0x000E0000  // Received Process State</span>
<a name="l01075"></a><a class="code" href="hw__emac_8h.html#a75e7cd5e9c007081f2802a853438b16d">01075</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_RS_STOP     0x00000000  // Stopped: Reset or stop receive</span>
<a name="l01076"></a>01076 <span class="preprocessor"></span>                                            <span class="comment">// command issued</span>
<a name="l01077"></a><a class="code" href="hw__emac_8h.html#a99c7fa92630c73f8cb7f6e097d60bc3d">01077</a> <span class="preprocessor">#define EMAC_DMARIS_RS_RUNRXTD  0x00020000  // Running: Fetching receive</span>
<a name="l01078"></a>01078 <span class="preprocessor"></span>                                            <span class="comment">// transfer descriptor</span>
<a name="l01079"></a><a class="code" href="hw__emac_8h.html#a4ccc276687845d417e3453c087008c62">01079</a> <span class="preprocessor">#define EMAC_DMARIS_RS_RUNRXD   0x00060000  // Running: Waiting for receive</span>
<a name="l01080"></a>01080 <span class="preprocessor"></span>                                            <span class="comment">// packet</span>
<a name="l01081"></a><a class="code" href="hw__emac_8h.html#a438c1b8b3effcd64bcee1ae49a36e0cf">01081</a> <span class="preprocessor">#define EMAC_DMARIS_RS_SUSPEND  0x00080000  // Suspended: Receive descriptor</span>
<a name="l01082"></a>01082 <span class="preprocessor"></span>                                            <span class="comment">// unavailable</span>
<a name="l01083"></a><a class="code" href="hw__emac_8h.html#a48e5836b2191de3d95a810fbc7388d00">01083</a> <span class="preprocessor">#define EMAC_DMARIS_RS_RUNCRD   0x000A0000  // Running: Closing receive</span>
<a name="l01084"></a>01084 <span class="preprocessor"></span>                                            <span class="comment">// descriptor</span>
<a name="l01085"></a><a class="code" href="hw__emac_8h.html#af7b39be8a890e015207388b97f9f6b1c">01085</a> <span class="preprocessor">#define EMAC_DMARIS_RS_TSWS     0x000C0000  // Writing Timestamp</span>
<a name="l01086"></a><a class="code" href="hw__emac_8h.html#ae1b14f61330ab4eaffdc187987b19790">01086</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_RS_RUNTXD   0x000E0000  // Running: Transferring the</span>
<a name="l01087"></a>01087 <span class="preprocessor"></span>                                            <span class="comment">// receive packet data from receive</span>
<a name="l01088"></a>01088                                             <span class="comment">// buffer to host memory</span>
<a name="l01089"></a><a class="code" href="hw__emac_8h.html#a93c165958931ecb7fd0d0af079294a03">01089</a> <span class="preprocessor">#define EMAC_DMARIS_NIS         0x00010000  // Normal Interrupt Summary</span>
<a name="l01090"></a><a class="code" href="hw__emac_8h.html#a97effdb7c20d77ba65f7d0c78fd446dc">01090</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_AIS         0x00008000  // Abnormal Interrupt Summary</span>
<a name="l01091"></a><a class="code" href="hw__emac_8h.html#a74cf6b669885c4f16798db4f90c7fed5">01091</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_ERI         0x00004000  // Early Receive Interrupt</span>
<a name="l01092"></a><a class="code" href="hw__emac_8h.html#a4229f492a7dcc85ddfe7093e67c041ac">01092</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_FBI         0x00002000  // Fatal Bus Error Interrupt</span>
<a name="l01093"></a><a class="code" href="hw__emac_8h.html#a736af2dd63bf65d103337f3ad8c0c48f">01093</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_ETI         0x00000400  // Early Transmit Interrupt</span>
<a name="l01094"></a><a class="code" href="hw__emac_8h.html#a90366893a54482abc4a58a96c4446ff3">01094</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_RWT         0x00000200  // Receive Watchdog Timeout</span>
<a name="l01095"></a><a class="code" href="hw__emac_8h.html#a79839915b14f529fa71ab2483dfa4286">01095</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_RPS         0x00000100  // Receive Process Stopped</span>
<a name="l01096"></a><a class="code" href="hw__emac_8h.html#a7fa9528b19cc19f836b46979e2026a71">01096</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_RU          0x00000080  // Receive Buffer Unavailable</span>
<a name="l01097"></a><a class="code" href="hw__emac_8h.html#a62145424c3b0b418b1c22fd0fa9b7393">01097</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_RI          0x00000040  // Receive Interrupt</span>
<a name="l01098"></a><a class="code" href="hw__emac_8h.html#a565f5c034ee379b3132cb8d4b0f03825">01098</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_UNF         0x00000020  // Transmit Underflow</span>
<a name="l01099"></a><a class="code" href="hw__emac_8h.html#a730a0def09e33146cccae49244fad403">01099</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_OVF         0x00000010  // Receive Overflow</span>
<a name="l01100"></a><a class="code" href="hw__emac_8h.html#af5490acd9b4f2016115442a492530db5">01100</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_TJT         0x00000008  // Transmit Jabber Timeout</span>
<a name="l01101"></a><a class="code" href="hw__emac_8h.html#a9e4e2f1d65629d161b3bebdada2e4793">01101</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_TU          0x00000004  // Transmit Buffer Unavailable</span>
<a name="l01102"></a><a class="code" href="hw__emac_8h.html#aff5ef0820de6abdd3373192338a16345">01102</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_TPS         0x00000002  // Transmit Process Stopped</span>
<a name="l01103"></a><a class="code" href="hw__emac_8h.html#acc0e4fbd028663ea142ffc108ba0bcea">01103</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMARIS_TI          0x00000001  // Transmit Interrupt</span>
<a name="l01104"></a>01104 <span class="preprocessor"></span>
<a name="l01105"></a>01105 <span class="comment">//*****************************************************************************</span>
<a name="l01106"></a>01106 <span class="comment">//</span>
<a name="l01107"></a>01107 <span class="comment">// The following are defines for the bit fields in the EMAC_O_DMAOPMODE</span>
<a name="l01108"></a>01108 <span class="comment">// register.</span>
<a name="l01109"></a>01109 <span class="comment">//</span>
<a name="l01110"></a>01110 <span class="comment">//*****************************************************************************</span>
<a name="l01111"></a><a class="code" href="hw__emac_8h.html#abafeb2446cf81d7c4ca2220a022a903b">01111</a> <span class="preprocessor">#define EMAC_DMAOPMODE_DT       0x04000000  // Disable Dropping of TCP/IP</span>
<a name="l01112"></a>01112 <span class="preprocessor"></span>                                            <span class="comment">// Checksum Error Frames</span>
<a name="l01113"></a><a class="code" href="hw__emac_8h.html#a5f2a8f18df79a6dc5f3a2cb4f9ea7fbb">01113</a> <span class="preprocessor">#define EMAC_DMAOPMODE_RSF      0x02000000  // Receive Store and Forward</span>
<a name="l01114"></a><a class="code" href="hw__emac_8h.html#a148bf60e2370ab143a73dee595d0cef3">01114</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_DFF      0x01000000  // Disable Flushing of Received</span>
<a name="l01115"></a>01115 <span class="preprocessor"></span>                                            <span class="comment">// Frames</span>
<a name="l01116"></a><a class="code" href="hw__emac_8h.html#a5880e5c7e88822197eee8f0852cee33c">01116</a> <span class="preprocessor">#define EMAC_DMAOPMODE_TSF      0x00200000  // Transmit Store and Forward</span>
<a name="l01117"></a><a class="code" href="hw__emac_8h.html#a503c625f060408759931820da88afd1f">01117</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_FTF      0x00100000  // Flush Transmit FIFO</span>
<a name="l01118"></a><a class="code" href="hw__emac_8h.html#a8b0495884955bf53eba3ee65a3c826d4">01118</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_TTC_M    0x0001C000  // Transmit Threshold Control</span>
<a name="l01119"></a><a class="code" href="hw__emac_8h.html#ab2f85a097566c7f2386bed053cb206d8">01119</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_TTC_64   0x00000000  // 64 bytes</span>
<a name="l01120"></a><a class="code" href="hw__emac_8h.html#a036233c7dda8b763ffbf98e1f15f9750">01120</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_TTC_128  0x00004000  // 128 bytes</span>
<a name="l01121"></a><a class="code" href="hw__emac_8h.html#acf01ad1392ad61c9d54f7a0250eadc57">01121</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_TTC_192  0x00008000  // 192 bytes</span>
<a name="l01122"></a><a class="code" href="hw__emac_8h.html#a035fd53c6c94f687b314f320ab455a8e">01122</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_TTC_256  0x0000C000  // 256 bytes</span>
<a name="l01123"></a><a class="code" href="hw__emac_8h.html#afe1dfdbe4ed7f5c93a665e9f026e25f6">01123</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_TTC_40   0x00010000  // 40 bytes</span>
<a name="l01124"></a><a class="code" href="hw__emac_8h.html#a4c2e30012a1c2bdc43f637468d3e4b16">01124</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_TTC_32   0x00014000  // 32 bytes</span>
<a name="l01125"></a><a class="code" href="hw__emac_8h.html#a9e06d55b4964825e1a717ca74f463ce3">01125</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_TTC_24   0x00018000  // 24 bytes</span>
<a name="l01126"></a><a class="code" href="hw__emac_8h.html#a7b44ad8961cdc4e972a06af66146bd0c">01126</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_TTC_16   0x0001C000  // 16 bytes</span>
<a name="l01127"></a><a class="code" href="hw__emac_8h.html#a155bca9d29c764f8fb66283142e185a0">01127</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_ST       0x00002000  // Start or Stop Transmission</span>
<a name="l01128"></a>01128 <span class="preprocessor"></span>                                            <span class="comment">// Command</span>
<a name="l01129"></a><a class="code" href="hw__emac_8h.html#a4564dbbfcf8c4087f5ca056333403571">01129</a> <span class="preprocessor">#define EMAC_DMAOPMODE_FEF      0x00000080  // Forward Error Frames</span>
<a name="l01130"></a><a class="code" href="hw__emac_8h.html#a09e6fcca4a3890016f2a2817175352a4">01130</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_FUF      0x00000040  // Forward Undersized Good Frames</span>
<a name="l01131"></a><a class="code" href="hw__emac_8h.html#a3011f8caa22e74a7cbf6c494b40fccd8">01131</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_DGF      0x00000020  // Drop Giant Frame Enable</span>
<a name="l01132"></a><a class="code" href="hw__emac_8h.html#a6a6beb857d45d897470517ed49303ad1">01132</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_RTC_M    0x00000018  // Receive Threshold Control</span>
<a name="l01133"></a><a class="code" href="hw__emac_8h.html#a401414bfb266ed6a2afd416592646c85">01133</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_RTC_64   0x00000000  // 64 bytes</span>
<a name="l01134"></a><a class="code" href="hw__emac_8h.html#accc62a13195afae4f01bf0f862eadebc">01134</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_RTC_32   0x00000008  // 32 bytes</span>
<a name="l01135"></a><a class="code" href="hw__emac_8h.html#a1e54652e3925e9d0290756d2d645371a">01135</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_RTC_96   0x00000010  // 96 bytes</span>
<a name="l01136"></a><a class="code" href="hw__emac_8h.html#a11f9235f5c6aa66593cbebce269d1a8d">01136</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_RTC_128  0x00000018  // 128 bytes</span>
<a name="l01137"></a><a class="code" href="hw__emac_8h.html#ac8a6db6377cee5fafa87ac197268036c">01137</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_OSF      0x00000004  // Operate on Second Frame</span>
<a name="l01138"></a><a class="code" href="hw__emac_8h.html#a6ac86a96b8a0d82237a3631c2c06e0d5">01138</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAOPMODE_SR       0x00000002  // Start or Stop Receive</span>
<a name="l01139"></a>01139 <span class="preprocessor"></span>
<a name="l01140"></a>01140 <span class="comment">//*****************************************************************************</span>
<a name="l01141"></a>01141 <span class="comment">//</span>
<a name="l01142"></a>01142 <span class="comment">// The following are defines for the bit fields in the EMAC_O_DMAIM register.</span>
<a name="l01143"></a>01143 <span class="comment">//</span>
<a name="l01144"></a>01144 <span class="comment">//*****************************************************************************</span>
<a name="l01145"></a><a class="code" href="hw__emac_8h.html#a1882f13339d9b26f56359de123b2a655">01145</a> <span class="preprocessor">#define EMAC_DMAIM_NIE          0x00010000  // Normal Interrupt Summary Enable</span>
<a name="l01146"></a><a class="code" href="hw__emac_8h.html#a568b89398785969bac760c465daf88e3">01146</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAIM_AIE          0x00008000  // Abnormal Interrupt Summary</span>
<a name="l01147"></a>01147 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l01148"></a><a class="code" href="hw__emac_8h.html#a10666744641f312f281850e2ba655648">01148</a> <span class="preprocessor">#define EMAC_DMAIM_ERE          0x00004000  // Early Receive Interrupt Enable</span>
<a name="l01149"></a><a class="code" href="hw__emac_8h.html#a12ddfcff4da751b7fef082d454545c45">01149</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAIM_FBE          0x00002000  // Fatal Bus Error Enable</span>
<a name="l01150"></a><a class="code" href="hw__emac_8h.html#afc44c3a08c06098287e7d2a910056139">01150</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAIM_ETE          0x00000400  // Early Transmit Interrupt Enable</span>
<a name="l01151"></a><a class="code" href="hw__emac_8h.html#abc8a67189ebd2fba10786551201a0ce3">01151</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAIM_RWE          0x00000200  // Receive Watchdog Timeout Enable</span>
<a name="l01152"></a><a class="code" href="hw__emac_8h.html#a554b05bc8aee846601d82d5aaff152e3">01152</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAIM_RSE          0x00000100  // Receive Stopped Enable</span>
<a name="l01153"></a><a class="code" href="hw__emac_8h.html#abf2212c4465a58ebd60aca4387023d49">01153</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAIM_RUE          0x00000080  // Receive Buffer Unavailable</span>
<a name="l01154"></a>01154 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l01155"></a><a class="code" href="hw__emac_8h.html#a53c24e2b4b9d4b0290ffd1afc5f850e7">01155</a> <span class="preprocessor">#define EMAC_DMAIM_RIE          0x00000040  // Receive Interrupt Enable</span>
<a name="l01156"></a><a class="code" href="hw__emac_8h.html#ae3ccdb5a26d741a11870d293ce9145c7">01156</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAIM_UNE          0x00000020  // Underflow Interrupt Enable</span>
<a name="l01157"></a><a class="code" href="hw__emac_8h.html#a2f0ccc8c40434ef3210bd34e86688a3c">01157</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAIM_OVE          0x00000010  // Overflow Interrupt Enable</span>
<a name="l01158"></a><a class="code" href="hw__emac_8h.html#aaa1ad6ef9e27dbf6bd05a5d20b3aa888">01158</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAIM_TJE          0x00000008  // Transmit Jabber Timeout Enable</span>
<a name="l01159"></a><a class="code" href="hw__emac_8h.html#a8d67da71aff02b06584c5fad6a13d4e9">01159</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAIM_TUE          0x00000004  // Transmit Buffer Unvailable</span>
<a name="l01160"></a>01160 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l01161"></a><a class="code" href="hw__emac_8h.html#a944adf21b66cc1551a5ddf915ffc585b">01161</a> <span class="preprocessor">#define EMAC_DMAIM_TSE          0x00000002  // Transmit Stopped Enable</span>
<a name="l01162"></a><a class="code" href="hw__emac_8h.html#a07e32728b55f1d019b567c009f287367">01162</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_DMAIM_TIE          0x00000001  // Transmit Interrupt Enable</span>
<a name="l01163"></a>01163 <span class="preprocessor"></span>
<a name="l01164"></a>01164 <span class="comment">//*****************************************************************************</span>
<a name="l01165"></a>01165 <span class="comment">//</span>
<a name="l01166"></a>01166 <span class="comment">// The following are defines for the bit fields in the EMAC_O_MFBOC register.</span>
<a name="l01167"></a>01167 <span class="comment">//</span>
<a name="l01168"></a>01168 <span class="comment">//*****************************************************************************</span>
<a name="l01169"></a><a class="code" href="hw__emac_8h.html#a14e8cea9d10c61589b85a61411479499">01169</a> <span class="preprocessor">#define EMAC_MFBOC_OVFCNTOVF    0x10000000  // Overflow Bit for FIFO Overflow</span>
<a name="l01170"></a>01170 <span class="preprocessor"></span>                                            <span class="comment">// Counter</span>
<a name="l01171"></a><a class="code" href="hw__emac_8h.html#a85b6b0b7b2764e2482fcbd71de2ceb53">01171</a> <span class="preprocessor">#define EMAC_MFBOC_OVFFRMCNT_M  0x0FFE0000  // Overflow Frame Counter</span>
<a name="l01172"></a><a class="code" href="hw__emac_8h.html#aae56628780d53381170e61639e2f6dbd">01172</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MFBOC_MISCNTOVF    0x00010000  // Overflow bit for Missed Frame</span>
<a name="l01173"></a>01173 <span class="preprocessor"></span>                                            <span class="comment">// Counter</span>
<a name="l01174"></a><a class="code" href="hw__emac_8h.html#aab743961a1861c978968b5116da22e26">01174</a> <span class="preprocessor">#define EMAC_MFBOC_MISFRMCNT_M  0x0000FFFF  // Missed Frame Counter</span>
<a name="l01175"></a><a class="code" href="hw__emac_8h.html#ad24c5a23cd7d6ca54e04847cde2f9fde">01175</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MFBOC_OVFFRMCNT_S  17</span>
<a name="l01176"></a><a class="code" href="hw__emac_8h.html#ac1f73dc75b30e103610fdb5f707129ea">01176</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_MFBOC_MISFRMCNT_S  0</span>
<a name="l01177"></a>01177 <span class="preprocessor"></span>
<a name="l01178"></a>01178 <span class="comment">//*****************************************************************************</span>
<a name="l01179"></a>01179 <span class="comment">//</span>
<a name="l01180"></a>01180 <span class="comment">// The following are defines for the bit fields in the EMAC_O_RXINTWDT</span>
<a name="l01181"></a>01181 <span class="comment">// register.</span>
<a name="l01182"></a>01182 <span class="comment">//</span>
<a name="l01183"></a>01183 <span class="comment">//*****************************************************************************</span>
<a name="l01184"></a><a class="code" href="hw__emac_8h.html#ab66df1548087a22e6c88de9164de8c4c">01184</a> <span class="preprocessor">#define EMAC_RXINTWDT_RIWT_M    0x000000FF  // Receive Interrupt Watchdog Timer</span>
<a name="l01185"></a>01185 <span class="preprocessor"></span>                                            <span class="comment">// Count</span>
<a name="l01186"></a><a class="code" href="hw__emac_8h.html#a4294586884aecccf4f4b1bc9ddedbb1d">01186</a> <span class="preprocessor">#define EMAC_RXINTWDT_RIWT_S    0</span>
<a name="l01187"></a>01187 <span class="preprocessor"></span>
<a name="l01188"></a>01188 <span class="comment">//*****************************************************************************</span>
<a name="l01189"></a>01189 <span class="comment">//</span>
<a name="l01190"></a>01190 <span class="comment">// The following are defines for the bit fields in the EMAC_O_HOSTXDESC</span>
<a name="l01191"></a>01191 <span class="comment">// register.</span>
<a name="l01192"></a>01192 <span class="comment">//</span>
<a name="l01193"></a>01193 <span class="comment">//*****************************************************************************</span>
<a name="l01194"></a><a class="code" href="hw__emac_8h.html#a15bcc841b219b195792a1e5e1c0ecbaf">01194</a> <span class="preprocessor">#define EMAC_HOSTXDESC_CURTXDESC_M                                            \</span>
<a name="l01195"></a>01195 <span class="preprocessor">                                0xFFFFFFFF  // Host Transmit Descriptor Address</span>
<a name="l01196"></a>01196 <span class="preprocessor"></span>                                            <span class="comment">// Pointer</span>
<a name="l01197"></a><a class="code" href="hw__emac_8h.html#a9f0ad09f374453afaa2231eee9bb3966">01197</a> <span class="preprocessor">#define EMAC_HOSTXDESC_CURTXDESC_S                                            \</span>
<a name="l01198"></a>01198 <span class="preprocessor">                                0</span>
<a name="l01199"></a>01199 <span class="preprocessor"></span>
<a name="l01200"></a>01200 <span class="comment">//*****************************************************************************</span>
<a name="l01201"></a>01201 <span class="comment">//</span>
<a name="l01202"></a>01202 <span class="comment">// The following are defines for the bit fields in the EMAC_O_HOSRXDESC</span>
<a name="l01203"></a>01203 <span class="comment">// register.</span>
<a name="l01204"></a>01204 <span class="comment">//</span>
<a name="l01205"></a>01205 <span class="comment">//*****************************************************************************</span>
<a name="l01206"></a><a class="code" href="hw__emac_8h.html#aecbab995319f5d967b3d0b8ba2aed256">01206</a> <span class="preprocessor">#define EMAC_HOSRXDESC_CURRXDESC_M                                            \</span>
<a name="l01207"></a>01207 <span class="preprocessor">                                0xFFFFFFFF  // Host Receive Descriptor Address</span>
<a name="l01208"></a>01208 <span class="preprocessor"></span>                                            <span class="comment">// Pointer</span>
<a name="l01209"></a><a class="code" href="hw__emac_8h.html#a5a12263a73e7d45a76f96a7e07517216">01209</a> <span class="preprocessor">#define EMAC_HOSRXDESC_CURRXDESC_S                                            \</span>
<a name="l01210"></a>01210 <span class="preprocessor">                                0</span>
<a name="l01211"></a>01211 <span class="preprocessor"></span>
<a name="l01212"></a>01212 <span class="comment">//*****************************************************************************</span>
<a name="l01213"></a>01213 <span class="comment">//</span>
<a name="l01214"></a>01214 <span class="comment">// The following are defines for the bit fields in the EMAC_O_HOSTXBA register.</span>
<a name="l01215"></a>01215 <span class="comment">//</span>
<a name="l01216"></a>01216 <span class="comment">//*****************************************************************************</span>
<a name="l01217"></a><a class="code" href="hw__emac_8h.html#a75c6a8cec7ceffb7aecbb1f10f88836b">01217</a> <span class="preprocessor">#define EMAC_HOSTXBA_CURTXBUFA_M                                              \</span>
<a name="l01218"></a>01218 <span class="preprocessor">                                0xFFFFFFFF  // Host Transmit Buffer Address</span>
<a name="l01219"></a>01219 <span class="preprocessor"></span>                                            <span class="comment">// Pointer</span>
<a name="l01220"></a><a class="code" href="hw__emac_8h.html#afe0b4d7a81ffed296f0bb03bc7f30754">01220</a> <span class="preprocessor">#define EMAC_HOSTXBA_CURTXBUFA_S                                              \</span>
<a name="l01221"></a>01221 <span class="preprocessor">                                0</span>
<a name="l01222"></a>01222 <span class="preprocessor"></span>
<a name="l01223"></a>01223 <span class="comment">//*****************************************************************************</span>
<a name="l01224"></a>01224 <span class="comment">//</span>
<a name="l01225"></a>01225 <span class="comment">// The following are defines for the bit fields in the EMAC_O_HOSRXBA register.</span>
<a name="l01226"></a>01226 <span class="comment">//</span>
<a name="l01227"></a>01227 <span class="comment">//*****************************************************************************</span>
<a name="l01228"></a><a class="code" href="hw__emac_8h.html#aea1d9a9b7489120750f390cf9c082798">01228</a> <span class="preprocessor">#define EMAC_HOSRXBA_CURRXBUFA_M                                              \</span>
<a name="l01229"></a>01229 <span class="preprocessor">                                0xFFFFFFFF  // Host Receive Buffer Address</span>
<a name="l01230"></a>01230 <span class="preprocessor"></span>                                            <span class="comment">// Pointer</span>
<a name="l01231"></a><a class="code" href="hw__emac_8h.html#a3011f3a726fab90c482389cda45ad459">01231</a> <span class="preprocessor">#define EMAC_HOSRXBA_CURRXBUFA_S                                              \</span>
<a name="l01232"></a>01232 <span class="preprocessor">                                0</span>
<a name="l01233"></a>01233 <span class="preprocessor"></span>
<a name="l01234"></a>01234 <span class="comment">//*****************************************************************************</span>
<a name="l01235"></a>01235 <span class="comment">//</span>
<a name="l01236"></a>01236 <span class="comment">// The following are defines for the bit fields in the EMAC_O_PP register.</span>
<a name="l01237"></a>01237 <span class="comment">//</span>
<a name="l01238"></a>01238 <span class="comment">//*****************************************************************************</span>
<a name="l01239"></a><a class="code" href="hw__emac_8h.html#a5f9766735c9e0a8ca34bf66c88b5ea21">01239</a> <span class="preprocessor">#define EMAC_PP_MACTYPE_M       0x00000700  // Ethernet MAC Type</span>
<a name="l01240"></a><a class="code" href="hw__emac_8h.html#a81d338c2d7a949930debb271beac7cc0">01240</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PP_MACTYPE_1       0x00000100  // Tiva TM4E129x-class MAC</span>
<a name="l01241"></a><a class="code" href="hw__emac_8h.html#afff000a11b651634b6607cb49ed4ce5b">01241</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PP_PHYTYPE_M       0x00000007  // Ethernet PHY Type</span>
<a name="l01242"></a><a class="code" href="hw__emac_8h.html#a0aee250d38434879e18f4dc7f6a0de21">01242</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PP_PHYTYPE_NONE    0x00000000  // No PHY</span>
<a name="l01243"></a><a class="code" href="hw__emac_8h.html#ac6964c920f48b1ab1a520df5843a6ea9">01243</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PP_PHYTYPE_1       0x00000003  // Snowflake class PHY</span>
<a name="l01244"></a>01244 <span class="preprocessor"></span>
<a name="l01245"></a>01245 <span class="comment">//*****************************************************************************</span>
<a name="l01246"></a>01246 <span class="comment">//</span>
<a name="l01247"></a>01247 <span class="comment">// The following are defines for the bit fields in the EMAC_O_PC register.</span>
<a name="l01248"></a>01248 <span class="comment">//</span>
<a name="l01249"></a>01249 <span class="comment">//*****************************************************************************</span>
<a name="l01250"></a><a class="code" href="hw__emac_8h.html#ab7085a9c257b87749af1e22a3cda0e4b">01250</a> <span class="preprocessor">#define EMAC_PC_PHYEXT          0x80000000  // PHY Select</span>
<a name="l01251"></a><a class="code" href="hw__emac_8h.html#addaa8d3b862f815479763cefed81898c">01251</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_PINTFS_M        0x70000000  // Ethernet Interface Select</span>
<a name="l01252"></a><a class="code" href="hw__emac_8h.html#a619752aebe76db6ddef1cb1ac1d50399">01252</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_PINTFS_IMII     0x00000000  // MII (default) Used for internal</span>
<a name="l01253"></a>01253 <span class="preprocessor"></span>                                            <span class="comment">// PHY or external PHY connected</span>
<a name="l01254"></a>01254                                             <span class="comment">// via MII</span>
<a name="l01255"></a><a class="code" href="hw__emac_8h.html#a405c57f8b6db8e3d50a503d8c8408303">01255</a> <span class="preprocessor">#define EMAC_PC_PINTFS_RMII     0x40000000  // RMII: Used for external PHY</span>
<a name="l01256"></a>01256 <span class="preprocessor"></span>                                            <span class="comment">// connected via RMII</span>
<a name="l01257"></a><a class="code" href="hw__emac_8h.html#a2b953988ee7fc4be1575c9db3e3f2e2e">01257</a> <span class="preprocessor">#define EMAC_PC_DIGRESTART      0x02000000  // PHY Soft Restart</span>
<a name="l01258"></a><a class="code" href="hw__emac_8h.html#a7c6212055647bbbab34648f0d0584523">01258</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_NIBDETDIS       0x01000000  // Odd Nibble TXER Detection</span>
<a name="l01259"></a>01259 <span class="preprocessor"></span>                                            <span class="comment">// Disable</span>
<a name="l01260"></a><a class="code" href="hw__emac_8h.html#a2abf8cabc40e2ac8349f1d67ef6c658a">01260</a> <span class="preprocessor">#define EMAC_PC_RXERIDLE        0x00800000  // RXER Detection During Idle</span>
<a name="l01261"></a><a class="code" href="hw__emac_8h.html#af504e09c6d6f2151434ef42412b6728f">01261</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_ISOMIILL        0x00400000  // Isolate MII in Link Loss</span>
<a name="l01262"></a><a class="code" href="hw__emac_8h.html#af8df3fea3e981d2f729269ce139a3c44">01262</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_LRR             0x00200000  // Link Loss Recovery</span>
<a name="l01263"></a><a class="code" href="hw__emac_8h.html#af3790de96cfbe67d31d7394c0b8ca6eb">01263</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_TDRRUN          0x00100000  // TDR Auto Run</span>
<a name="l01264"></a><a class="code" href="hw__emac_8h.html#a4b382d3d0b50c44a5151a59c44e2f988">01264</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTLDMODE_M    0x000F8000  // Fast Link Down Mode</span>
<a name="l01265"></a><a class="code" href="hw__emac_8h.html#aad98ea783668e933de5b00420957f7cb">01265</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_POLSWAP         0x00004000  // Polarity Swap</span>
<a name="l01266"></a><a class="code" href="hw__emac_8h.html#a169077a0e5a4949830e921eddcd4d320">01266</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_MDISWAP         0x00002000  // MDI Swap</span>
<a name="l01267"></a><a class="code" href="hw__emac_8h.html#af45ec396b2d2b486d8207f9b79949386">01267</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_RBSTMDIX        0x00001000  // Robust Auto MDI-X</span>
<a name="l01268"></a><a class="code" href="hw__emac_8h.html#afb2fa800fb8d0a90dd11b10fc4363bc8">01268</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTMDIX        0x00000800  // Fast Auto MDI-X</span>
<a name="l01269"></a><a class="code" href="hw__emac_8h.html#a0848901c125497a42c612280185d3449">01269</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_MDIXEN          0x00000400  // MDIX Enable</span>
<a name="l01270"></a><a class="code" href="hw__emac_8h.html#a6a4857c5de168ecbe8a92930f5a0a5d2">01270</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTRXDV        0x00000200  // Fast RXDV Detection</span>
<a name="l01271"></a><a class="code" href="hw__emac_8h.html#a5f6ccfb6b37400c8e888a976b32fb828">01271</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTLUPD        0x00000100  // FAST Link-Up in Parallel Detect</span>
<a name="l01272"></a><a class="code" href="hw__emac_8h.html#ab8fa47f9c90a64779fbc553fba9d7e84">01272</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_EXTFD           0x00000080  // Extended Full Duplex Ability</span>
<a name="l01273"></a><a class="code" href="hw__emac_8h.html#a2ea82fd6e46635afb4c303065f6249f9">01273</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTANEN        0x00000040  // Fast Auto Negotiation Enable</span>
<a name="l01274"></a><a class="code" href="hw__emac_8h.html#a23fd5a94d1d89f5c9d622806589779a4">01274</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTANSEL_M     0x00000030  // Fast Auto Negotiation Select</span>
<a name="l01275"></a><a class="code" href="hw__emac_8h.html#ac0eec67fed1f4a402eb248de62656780">01275</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_ANEN            0x00000008  // Auto Negotiation Enable</span>
<a name="l01276"></a><a class="code" href="hw__emac_8h.html#a1ed68b3054861cbe4f79c54d91b7d39b">01276</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_ANMODE_M        0x00000006  // Auto Negotiation Mode</span>
<a name="l01277"></a><a class="code" href="hw__emac_8h.html#ab7b49196d288675580d82f66a0872fef">01277</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_ANMODE_10HD     0x00000000  // When ANEN = 0x0, the mode is</span>
<a name="l01278"></a>01278 <span class="preprocessor"></span>                                            <span class="comment">// 10Base-T, Half-Duplex</span>
<a name="l01279"></a><a class="code" href="hw__emac_8h.html#a186082cc1ad1c31bd2e0e596146705fa">01279</a> <span class="preprocessor">#define EMAC_PC_ANMODE_10FD     0x00000002  // When ANEN = 0x0, the mode is</span>
<a name="l01280"></a>01280 <span class="preprocessor"></span>                                            <span class="comment">// 10Base-T, Full-Duplex</span>
<a name="l01281"></a><a class="code" href="hw__emac_8h.html#a51336ea9a0d736b9d75044c670433d77">01281</a> <span class="preprocessor">#define EMAC_PC_ANMODE_100HD    0x00000004  // When ANEN = 0x0, the mode is</span>
<a name="l01282"></a>01282 <span class="preprocessor"></span>                                            <span class="comment">// 100Base-TX, Half-Duplex</span>
<a name="l01283"></a><a class="code" href="hw__emac_8h.html#ad1669a7c380db86020df6e9b10fd80bd">01283</a> <span class="preprocessor">#define EMAC_PC_ANMODE_100FD    0x00000006  // When ANEN = 0x0, the mode is</span>
<a name="l01284"></a>01284 <span class="preprocessor"></span>                                            <span class="comment">// 100Base-TX, Full-Duplex</span>
<a name="l01285"></a><a class="code" href="hw__emac_8h.html#af4ff852129f87b4df2a94a78ff51fd66">01285</a> <span class="preprocessor">#define EMAC_PC_PHYHOLD         0x00000001  // Ethernet PHY Hold</span>
<a name="l01286"></a><a class="code" href="hw__emac_8h.html#a56c9234c6faea885dd5e69a564dc4384">01286</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTLDMODE_S    15</span>
<a name="l01287"></a><a class="code" href="hw__emac_8h.html#a0194714be63d4fa54698e914207d7277">01287</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_PC_FASTANSEL_S     4</span>
<a name="l01288"></a>01288 <span class="preprocessor"></span>
<a name="l01289"></a>01289 <span class="comment">//*****************************************************************************</span>
<a name="l01290"></a>01290 <span class="comment">//</span>
<a name="l01291"></a>01291 <span class="comment">// The following are defines for the bit fields in the EMAC_O_CC register.</span>
<a name="l01292"></a>01292 <span class="comment">//</span>
<a name="l01293"></a>01293 <span class="comment">//*****************************************************************************</span>
<a name="l01294"></a><a class="code" href="hw__emac_8h.html#a0891b560c043ac00818bebf969f21d57">01294</a> <span class="preprocessor">#define EMAC_CC_PTPCEN          0x00040000  // PTP Clock Reference Enable</span>
<a name="l01295"></a><a class="code" href="hw__emac_8h.html#a87b1ec72ab3eafa26dcc8e180589c375">01295</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CC_POL             0x00020000  // LED Polarity Control</span>
<a name="l01296"></a><a class="code" href="hw__emac_8h.html#a506f07e204d003c5d5de9b88d2c1a2e6">01296</a> <span class="preprocessor"></span><span class="preprocessor">#define EMAC_CC_CLKEN           0x00010000  // EN0RREF_CLK Signal Enable</span>
<a name="l01297"></a>01297 <span class="preprocessor"></span>
<a name="l01298"></a>01298 <span class="comment">//*****************************************************************************</span>
<a name="l01299"></a>01299 <span class="comment">//</span>
<a name="l01300"></a>01300 <span class="comment">// The following are defines for the bit fields in the EMAC_O_EPHYRIS register.</span>
<a name="l01301"></a>01301 <span class="comment">//</span>
<a name="l01302"></a>01302 <span class="comment">//*****************************************************************************</span>
<a name="l01303"></a><a class="code" href="hw__emac_8h.html#a19f7de1647df132f11fba07064bc58b9">01303</a> <span class="preprocessor">#define EMAC_EPHYRIS_INT        0x00000001  // Ethernet PHY Raw Interrupt</span>
<a name="l01304"></a>01304 <span class="preprocessor"></span>                                            <span class="comment">// Status</span>
<a name="l01305"></a>01305 
<a name="l01306"></a>01306 <span class="comment">//*****************************************************************************</span>
<a name="l01307"></a>01307 <span class="comment">//</span>
<a name="l01308"></a>01308 <span class="comment">// The following are defines for the bit fields in the EMAC_O_EPHYIM register.</span>
<a name="l01309"></a>01309 <span class="comment">//</span>
<a name="l01310"></a>01310 <span class="comment">//*****************************************************************************</span>
<a name="l01311"></a><a class="code" href="hw__emac_8h.html#a1759296a4d5a59cc95d14a8aea815516">01311</a> <span class="preprocessor">#define EMAC_EPHYIM_INT         0x00000001  // Ethernet PHY Interrupt Mask</span>
<a name="l01312"></a>01312 <span class="preprocessor"></span>
<a name="l01313"></a>01313 <span class="comment">//*****************************************************************************</span>
<a name="l01314"></a>01314 <span class="comment">//</span>
<a name="l01315"></a>01315 <span class="comment">// The following are defines for the bit fields in the EMAC_O_EPHYMISC</span>
<a name="l01316"></a>01316 <span class="comment">// register.</span>
<a name="l01317"></a>01317 <span class="comment">//</span>
<a name="l01318"></a>01318 <span class="comment">//*****************************************************************************</span>
<a name="l01319"></a><a class="code" href="hw__emac_8h.html#a28889887723ed52d50b6bce9a7638556">01319</a> <span class="preprocessor">#define EMAC_EPHYMISC_INT       0x00000001  // Ethernet PHY Status and Clear</span>
<a name="l01320"></a>01320 <span class="preprocessor"></span>                                            <span class="comment">// register</span>
<a name="l01321"></a>01321 
<a name="l01322"></a>01322 <span class="comment">//*****************************************************************************</span>
<a name="l01323"></a>01323 <span class="comment">//</span>
<a name="l01324"></a>01324 <span class="comment">// The following are defines for the EPHY register offsets.</span>
<a name="l01325"></a>01325 <span class="comment">//</span>
<a name="l01326"></a>01326 <span class="comment">//*****************************************************************************</span>
<a name="l01327"></a><a class="code" href="hw__emac_8h.html#ac255171e2801e57a0d00c6a75af13c59">01327</a> <span class="preprocessor">#define EPHY_BMCR               0x00000000  // Ethernet PHY Basic Mode Control</span>
<a name="l01328"></a><a class="code" href="hw__emac_8h.html#a67f184954f3628ade0ab769208492b6d">01328</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR               0x00000001  // Ethernet PHY Basic Mode Status</span>
<a name="l01329"></a><a class="code" href="hw__emac_8h.html#a47dd7385c970ff881574398b582648b8">01329</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ID1                0x00000002  // Ethernet PHY Identifier Register</span>
<a name="l01330"></a>01330 <span class="preprocessor"></span>                                            <span class="comment">// 1</span>
<a name="l01331"></a><a class="code" href="hw__emac_8h.html#a001d1ff9e3a25b3f2f420a0f4b33f101">01331</a> <span class="preprocessor">#define EPHY_ID2                0x00000003  // Ethernet PHY Identifier Register</span>
<a name="l01332"></a>01332 <span class="preprocessor"></span>                                            <span class="comment">// 2</span>
<a name="l01333"></a><a class="code" href="hw__emac_8h.html#ab1d25a052ec9c95d637ede2e3117c98b">01333</a> <span class="preprocessor">#define EPHY_ANA                0x00000004  // Ethernet PHY Auto-Negotiation</span>
<a name="l01334"></a>01334 <span class="preprocessor"></span>                                            <span class="comment">// Advertisement</span>
<a name="l01335"></a><a class="code" href="hw__emac_8h.html#ab1ff69eb0a2256f013e211491eb24e31">01335</a> <span class="preprocessor">#define EPHY_ANLPA              0x00000005  // Ethernet PHY Auto-Negotiation</span>
<a name="l01336"></a>01336 <span class="preprocessor"></span>                                            <span class="comment">// Link Partner Ability</span>
<a name="l01337"></a><a class="code" href="hw__emac_8h.html#a9af849a4ed8a43eb8905502cf204f8f8">01337</a> <span class="preprocessor">#define EPHY_ANER               0x00000006  // Ethernet PHY Auto-Negotiation</span>
<a name="l01338"></a>01338 <span class="preprocessor"></span>                                            <span class="comment">// Expansion</span>
<a name="l01339"></a><a class="code" href="hw__emac_8h.html#a2936b80534b2de579975ce7f493fae74">01339</a> <span class="preprocessor">#define EPHY_ANNPTR             0x00000007  // Ethernet PHY Auto-Negotiation</span>
<a name="l01340"></a>01340 <span class="preprocessor"></span>                                            <span class="comment">// Next Page TX</span>
<a name="l01341"></a><a class="code" href="hw__emac_8h.html#acb2134cf83edef9cebe3d384e617302e">01341</a> <span class="preprocessor">#define EPHY_ANLNPTR            0x00000008  // Ethernet PHY Auto-Negotiation</span>
<a name="l01342"></a>01342 <span class="preprocessor"></span>                                            <span class="comment">// Link Partner Ability Next Page</span>
<a name="l01343"></a><a class="code" href="hw__emac_8h.html#a2e9e189fc536d91d8574f3909f648b29">01343</a> <span class="preprocessor">#define EPHY_CFG1               0x00000009  // Ethernet PHY Configuration 1</span>
<a name="l01344"></a><a class="code" href="hw__emac_8h.html#a771f16f7826efbcba2aea721212cd7a3">01344</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG2               0x0000000A  // Ethernet PHY Configuration 2</span>
<a name="l01345"></a><a class="code" href="hw__emac_8h.html#a71eda5567e3aa92b9f980eed32cdd44f">01345</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG3               0x0000000B  // Ethernet PHY Configuration 3</span>
<a name="l01346"></a><a class="code" href="hw__emac_8h.html#aeb653f6035f29d87d982eafe2e751a6d">01346</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_REGCTL             0x0000000D  // Ethernet PHY Register Control</span>
<a name="l01347"></a><a class="code" href="hw__emac_8h.html#aea7e15e371055887f958d69ca4e54be1">01347</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ADDAR              0x0000000E  // Ethernet PHY Address or Data</span>
<a name="l01348"></a><a class="code" href="hw__emac_8h.html#a252b60d86da60f169192291ef805c33e">01348</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS                0x00000010  // Ethernet PHY Status</span>
<a name="l01349"></a><a class="code" href="hw__emac_8h.html#ab268777b61d9adcaab46b33c9c3d92ba">01349</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR                0x00000011  // Ethernet PHY Specific Control</span>
<a name="l01350"></a><a class="code" href="hw__emac_8h.html#a498d9392c6f0641cade4722dac2eec7b">01350</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1              0x00000012  // Ethernet PHY MII Interrupt</span>
<a name="l01351"></a>01351 <span class="preprocessor"></span>                                            <span class="comment">// Status 1</span>
<a name="l01352"></a><a class="code" href="hw__emac_8h.html#a24fb76039860067097914c1c746c5fcd">01352</a> <span class="preprocessor">#define EPHY_MISR2              0x00000013  // Ethernet PHY MII Interrupt</span>
<a name="l01353"></a>01353 <span class="preprocessor"></span>                                            <span class="comment">// Status 2</span>
<a name="l01354"></a><a class="code" href="hw__emac_8h.html#a2a347e09c5bdf01dfabc76164e412d09">01354</a> <span class="preprocessor">#define EPHY_FCSCR              0x00000014  // Ethernet PHY False Carrier Sense</span>
<a name="l01355"></a>01355 <span class="preprocessor"></span>                                            <span class="comment">// Counter</span>
<a name="l01356"></a><a class="code" href="hw__emac_8h.html#a42587956b67568085cd3e31f3840073b">01356</a> <span class="preprocessor">#define EPHY_RXERCNT            0x00000015  // Ethernet PHY Receive Error Count</span>
<a name="l01357"></a><a class="code" href="hw__emac_8h.html#a1adecd583b56fb63373dc6ea875b0c26">01357</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR             0x00000016  // Ethernet PHY BIST Control</span>
<a name="l01358"></a><a class="code" href="hw__emac_8h.html#add491caf5a2801a5a5e47b03db3e81b1">01358</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCR              0x00000018  // Ethernet PHY LED Control</span>
<a name="l01359"></a><a class="code" href="hw__emac_8h.html#add8694491b0c44269b96ff5ba7954878">01359</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CTL                0x00000019  // Ethernet PHY Control</span>
<a name="l01360"></a><a class="code" href="hw__emac_8h.html#a0a63ed8aae656fbfe9bc2737a6fec85b">01360</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_10BTSC             0x0000001A  // Ethernet PHY 10Base-T</span>
<a name="l01361"></a>01361 <span class="preprocessor"></span>                                            <span class="comment">// Status/Control - MR26</span>
<a name="l01362"></a><a class="code" href="hw__emac_8h.html#a07c61749f5e38d77bd4ec5eaf390a870">01362</a> <span class="preprocessor">#define EPHY_BICSR1             0x0000001B  // Ethernet PHY BIST Control and</span>
<a name="l01363"></a>01363 <span class="preprocessor"></span>                                            <span class="comment">// Status 1</span>
<a name="l01364"></a><a class="code" href="hw__emac_8h.html#a4f956dee57fdbc6be03f242507d25d54">01364</a> <span class="preprocessor">#define EPHY_BICSR2             0x0000001C  // Ethernet PHY BIST Control and</span>
<a name="l01365"></a>01365 <span class="preprocessor"></span>                                            <span class="comment">// Status 2</span>
<a name="l01366"></a><a class="code" href="hw__emac_8h.html#a6b12d936743c27f01f740687f6c19063">01366</a> <span class="preprocessor">#define EPHY_CDCR               0x0000001E  // Ethernet PHY Cable Diagnostic</span>
<a name="l01367"></a>01367 <span class="preprocessor"></span>                                            <span class="comment">// Control</span>
<a name="l01368"></a><a class="code" href="hw__emac_8h.html#aef976107de4fa4217753d268e52ad99c">01368</a> <span class="preprocessor">#define EPHY_RCR                0x0000001F  // Ethernet PHY Reset Control</span>
<a name="l01369"></a><a class="code" href="hw__emac_8h.html#a626ed9435cd3dc9795188c2940cc03ba">01369</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG             0x00000025  // Ethernet PHY LED Configuration</span>
<a name="l01370"></a>01370 <span class="preprocessor"></span>
<a name="l01371"></a>01371 <span class="comment">//*****************************************************************************</span>
<a name="l01372"></a>01372 <span class="comment">//</span>
<a name="l01373"></a>01373 <span class="comment">// The following are defines for the bit fields in the EPHY_BMCR register.</span>
<a name="l01374"></a>01374 <span class="comment">//</span>
<a name="l01375"></a>01375 <span class="comment">//*****************************************************************************</span>
<a name="l01376"></a><a class="code" href="hw__emac_8h.html#a2da74cbd1ae6dfaebc2196e57d51487b">01376</a> <span class="preprocessor">#define EPHY_BMCR_MIIRESET      0x00008000  // MII Register reset</span>
<a name="l01377"></a><a class="code" href="hw__emac_8h.html#a7a5f96cc9af5738245b86a7cd41dd483">01377</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_MIILOOPBK     0x00004000  // MII Loopback</span>
<a name="l01378"></a><a class="code" href="hw__emac_8h.html#a3e66332a54104b74d97a85deaa650f1b">01378</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_SPEED         0x00002000  // Speed Select</span>
<a name="l01379"></a><a class="code" href="hw__emac_8h.html#a40e94f35e4d9c441fdb7622209a31675">01379</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_ANEN          0x00001000  // Auto-Negotiate Enable</span>
<a name="l01380"></a><a class="code" href="hw__emac_8h.html#a14da5ae310dfa418b66714c17c36912a">01380</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_PWRDWN        0x00000800  // Power Down</span>
<a name="l01381"></a><a class="code" href="hw__emac_8h.html#aa29df20730cb8ad0ba7e8deefc6cd1d0">01381</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_ISOLATE       0x00000400  // Port Isolate</span>
<a name="l01382"></a><a class="code" href="hw__emac_8h.html#a1a842fdd61101696586d9e0b65e50f30">01382</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_RESTARTAN     0x00000200  // Restart Auto-Negotiation</span>
<a name="l01383"></a><a class="code" href="hw__emac_8h.html#ad9b517b5c895e2162d54be292ee9576f">01383</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_DUPLEXM       0x00000100  // Duplex Mode</span>
<a name="l01384"></a><a class="code" href="hw__emac_8h.html#a4ca85bdef4aedaf4e5e40faf92300a67">01384</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMCR_COLLTST       0x00000080  // Collision Test</span>
<a name="l01385"></a>01385 <span class="preprocessor"></span>
<a name="l01386"></a>01386 <span class="comment">//*****************************************************************************</span>
<a name="l01387"></a>01387 <span class="comment">//</span>
<a name="l01388"></a>01388 <span class="comment">// The following are defines for the bit fields in the EPHY_BMSR register.</span>
<a name="l01389"></a>01389 <span class="comment">//</span>
<a name="l01390"></a>01390 <span class="comment">//*****************************************************************************</span>
<a name="l01391"></a><a class="code" href="hw__emac_8h.html#ac6f2565ae040abb1afa90274851a4d18">01391</a> <span class="preprocessor">#define EPHY_BMSR_100BTXFD      0x00004000  // 100Base-TX Full Duplex Capable</span>
<a name="l01392"></a><a class="code" href="hw__emac_8h.html#a4b85c9b3e09999f2c5fa7befc5a94942">01392</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_100BTXHD      0x00002000  // 100Base-TX Half Duplex Capable</span>
<a name="l01393"></a><a class="code" href="hw__emac_8h.html#afc8d4e5f414eede235ab8cd8d04498d7">01393</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_10BTFD        0x00001000  // 10 Base-T Full Duplex Capable</span>
<a name="l01394"></a><a class="code" href="hw__emac_8h.html#a8b16343d7cd8aae86fd24557081d5a65">01394</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_10BTHD        0x00000800  // 10 Base-T Half Duplex Capable</span>
<a name="l01395"></a><a class="code" href="hw__emac_8h.html#a826ace2d63f70d9121b64d36dcb767fd">01395</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_MFPRESUP      0x00000040  // Preamble Suppression Capable</span>
<a name="l01396"></a><a class="code" href="hw__emac_8h.html#a510ce746c342099907f9ffaca5bec6a6">01396</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_ANC           0x00000020  // Auto-Negotiation Complete</span>
<a name="l01397"></a><a class="code" href="hw__emac_8h.html#aecfcceb1e0d8efec49a30fd7cb817e3a">01397</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_RFAULT        0x00000010  // Remote Fault</span>
<a name="l01398"></a><a class="code" href="hw__emac_8h.html#a621498e79f9ecdc89afcfae564a38a5a">01398</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_ANEN          0x00000008  // Auto Negotiation Enabled</span>
<a name="l01399"></a><a class="code" href="hw__emac_8h.html#a01842375bd8d01b54f0ca5319acdc5df">01399</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_LINKSTAT      0x00000004  // Link Status</span>
<a name="l01400"></a><a class="code" href="hw__emac_8h.html#af04ba45fc87ea287651581b11884942a">01400</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_JABBER        0x00000002  // Jabber Detect</span>
<a name="l01401"></a><a class="code" href="hw__emac_8h.html#a8a2375e32c09d733bc1e19efe195feb8">01401</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BMSR_EXTEN         0x00000001  // Extended Capability Enable</span>
<a name="l01402"></a>01402 <span class="preprocessor"></span>
<a name="l01403"></a>01403 <span class="comment">//*****************************************************************************</span>
<a name="l01404"></a>01404 <span class="comment">//</span>
<a name="l01405"></a>01405 <span class="comment">// The following are defines for the bit fields in the EPHY_ID1 register.</span>
<a name="l01406"></a>01406 <span class="comment">//</span>
<a name="l01407"></a>01407 <span class="comment">//*****************************************************************************</span>
<a name="l01408"></a><a class="code" href="hw__emac_8h.html#a5c5542107372d3d9ccf568ab75e61f78">01408</a> <span class="preprocessor">#define EPHY_ID1_OUIMSB_M       0x0000FFFF  // OUI Most Significant Bits</span>
<a name="l01409"></a><a class="code" href="hw__emac_8h.html#a5d0d27e56f1a492f9517a22288115e45">01409</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ID1_OUIMSB_S       0</span>
<a name="l01410"></a>01410 <span class="preprocessor"></span>
<a name="l01411"></a>01411 <span class="comment">//*****************************************************************************</span>
<a name="l01412"></a>01412 <span class="comment">//</span>
<a name="l01413"></a>01413 <span class="comment">// The following are defines for the bit fields in the EPHY_ID2 register.</span>
<a name="l01414"></a>01414 <span class="comment">//</span>
<a name="l01415"></a>01415 <span class="comment">//*****************************************************************************</span>
<a name="l01416"></a><a class="code" href="hw__emac_8h.html#a77bed10d2b3173b2779bc276be224118">01416</a> <span class="preprocessor">#define EPHY_ID2_OUILSB_M       0x0000FC00  // OUI Least Significant Bits</span>
<a name="l01417"></a><a class="code" href="hw__emac_8h.html#af1cf99dc9c611b6bdecfa86b41f3b6d5">01417</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ID2_VNDRMDL_M      0x000003F0  // Vendor Model Number</span>
<a name="l01418"></a><a class="code" href="hw__emac_8h.html#a5a3a477df2319aeca88877546ddbcfab">01418</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ID2_MDLREV_M       0x0000000F  // Model Revision Number</span>
<a name="l01419"></a><a class="code" href="hw__emac_8h.html#ab162d56e91eca98d1f30d305b62abdd8">01419</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ID2_OUILSB_S       10</span>
<a name="l01420"></a><a class="code" href="hw__emac_8h.html#a3037c41b75587ac5fb21570cd3b6f3d0">01420</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ID2_VNDRMDL_S      4</span>
<a name="l01421"></a><a class="code" href="hw__emac_8h.html#ac46e20aea26b6d12b125a29d9970e1f7">01421</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ID2_MDLREV_S       0</span>
<a name="l01422"></a>01422 <span class="preprocessor"></span>
<a name="l01423"></a>01423 <span class="comment">//*****************************************************************************</span>
<a name="l01424"></a>01424 <span class="comment">//</span>
<a name="l01425"></a>01425 <span class="comment">// The following are defines for the bit fields in the EPHY_ANA register.</span>
<a name="l01426"></a>01426 <span class="comment">//</span>
<a name="l01427"></a>01427 <span class="comment">//*****************************************************************************</span>
<a name="l01428"></a><a class="code" href="hw__emac_8h.html#aa350bdc3cb6e1df52d2af65b0afa3414">01428</a> <span class="preprocessor">#define EPHY_ANA_NP             0x00008000  // Next Page Indication</span>
<a name="l01429"></a><a class="code" href="hw__emac_8h.html#ae10f5ffabeda26ae51caaf636c220198">01429</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_RF             0x00002000  // Remote Fault</span>
<a name="l01430"></a><a class="code" href="hw__emac_8h.html#afe906bf0451ca3ede17933ac9bf10272">01430</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_ASMDUP         0x00000800  // Asymmetric PAUSE support for</span>
<a name="l01431"></a>01431 <span class="preprocessor"></span>                                            <span class="comment">// Full Duplex Links</span>
<a name="l01432"></a><a class="code" href="hw__emac_8h.html#ab6adb35ff42ae2fa936a1b2c9c29f844">01432</a> <span class="preprocessor">#define EPHY_ANA_PAUSE          0x00000400  // PAUSE Support for Full Duplex</span>
<a name="l01433"></a>01433 <span class="preprocessor"></span>                                            <span class="comment">// Links</span>
<a name="l01434"></a><a class="code" href="hw__emac_8h.html#a02372ebf074115df63364ac9c7024013">01434</a> <span class="preprocessor">#define EPHY_ANA_100BT4         0x00000200  // 100Base-T4 Support</span>
<a name="l01435"></a><a class="code" href="hw__emac_8h.html#a65c88235e9cd6ae8489d10d5c0b38eef">01435</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_100BTXFD       0x00000100  // 100Base-TX Full Duplex Support</span>
<a name="l01436"></a><a class="code" href="hw__emac_8h.html#a31dc4a4591d15085f1805698affdf897">01436</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_100BTX         0x00000080  // 100Base-TX Support</span>
<a name="l01437"></a><a class="code" href="hw__emac_8h.html#a734402b866e0dd073bbbdde29f461203">01437</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_10BTFD         0x00000040  // 10Base-T Full Duplex Support</span>
<a name="l01438"></a><a class="code" href="hw__emac_8h.html#a456fdeebbe5ae9c76d24cf548a9894c9">01438</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_10BT           0x00000020  // 10Base-T Support</span>
<a name="l01439"></a><a class="code" href="hw__emac_8h.html#a4a39a8c995fa510d8b4b9efb22b454b5">01439</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_SELECT_M       0x0000001F  // Protocol Selection</span>
<a name="l01440"></a><a class="code" href="hw__emac_8h.html#a1b292caf778afe2b0ca82bc2b81df35f">01440</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANA_SELECT_S       0</span>
<a name="l01441"></a>01441 <span class="preprocessor"></span>
<a name="l01442"></a>01442 <span class="comment">//*****************************************************************************</span>
<a name="l01443"></a>01443 <span class="comment">//</span>
<a name="l01444"></a>01444 <span class="comment">// The following are defines for the bit fields in the EPHY_ANLPA register.</span>
<a name="l01445"></a>01445 <span class="comment">//</span>
<a name="l01446"></a>01446 <span class="comment">//*****************************************************************************</span>
<a name="l01447"></a><a class="code" href="hw__emac_8h.html#a67cc131c63087bee975d75d3505e139e">01447</a> <span class="preprocessor">#define EPHY_ANLPA_NP           0x00008000  // Next Page Indication</span>
<a name="l01448"></a><a class="code" href="hw__emac_8h.html#a3857d31485a6154099ab8417ebbb4f65">01448</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_ACK          0x00004000  // Acknowledge</span>
<a name="l01449"></a><a class="code" href="hw__emac_8h.html#ab49bf067c5427bdc6002bd4e09eb2aed">01449</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_RF           0x00002000  // Remote Fault</span>
<a name="l01450"></a><a class="code" href="hw__emac_8h.html#aacda61ffae823bbd62c349e4b70fe0df">01450</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_ASMDUP       0x00000800  // Asymmetric PAUSE</span>
<a name="l01451"></a><a class="code" href="hw__emac_8h.html#a830110104b34afb94ee16202716837ec">01451</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_PAUSE        0x00000400  // PAUSE</span>
<a name="l01452"></a><a class="code" href="hw__emac_8h.html#a0e13962dc54c748f38c69c26855c0c71">01452</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_100BT4       0x00000200  // 100Base-T4 Support</span>
<a name="l01453"></a><a class="code" href="hw__emac_8h.html#a5c890b24a20a734a6d16b9da50216678">01453</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_100BTXFD     0x00000100  // 100Base-TX Full Duplex Support</span>
<a name="l01454"></a><a class="code" href="hw__emac_8h.html#a100e8afdb5266668ddc99cb4dd36b9b7">01454</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_100BTX       0x00000080  // 100Base-TX Support</span>
<a name="l01455"></a><a class="code" href="hw__emac_8h.html#a214677664701f4eb4d3bd012a8bc0f8e">01455</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_10BTFD       0x00000040  // 10Base-T Full Duplex Support</span>
<a name="l01456"></a><a class="code" href="hw__emac_8h.html#adb3735e299a6763f2f49b1ff904f840a">01456</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_10BT         0x00000020  // 10Base-T Support</span>
<a name="l01457"></a><a class="code" href="hw__emac_8h.html#a53726afe34c2e72b36d285ed1e9a6040">01457</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_SELECT_M     0x0000001F  // Protocol Selection</span>
<a name="l01458"></a><a class="code" href="hw__emac_8h.html#ab929de0fe9baf85717fff570930f775f">01458</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLPA_SELECT_S     0</span>
<a name="l01459"></a>01459 <span class="preprocessor"></span>
<a name="l01460"></a>01460 <span class="comment">//*****************************************************************************</span>
<a name="l01461"></a>01461 <span class="comment">//</span>
<a name="l01462"></a>01462 <span class="comment">// The following are defines for the bit fields in the EPHY_ANER register.</span>
<a name="l01463"></a>01463 <span class="comment">//</span>
<a name="l01464"></a>01464 <span class="comment">//*****************************************************************************</span>
<a name="l01465"></a><a class="code" href="hw__emac_8h.html#a22c6a95d88bf2cb12f4728468c47ea83">01465</a> <span class="preprocessor">#define EPHY_ANER_PDF           0x00000010  // Parallel Detection Fault</span>
<a name="l01466"></a><a class="code" href="hw__emac_8h.html#a60802700d9d66029892da73f5e96232f">01466</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANER_LPNPABLE      0x00000008  // Link Partner Next Page Able</span>
<a name="l01467"></a><a class="code" href="hw__emac_8h.html#a1fab705e015a733574fff9c409105d89">01467</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANER_NPABLE        0x00000004  // Next Page Able</span>
<a name="l01468"></a><a class="code" href="hw__emac_8h.html#aa19357173634228dc1a5fc173687c1d6">01468</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANER_PAGERX        0x00000002  // Link Code Word Page Received</span>
<a name="l01469"></a><a class="code" href="hw__emac_8h.html#a2b63f3a1005ea511f477f10add8e0a3d">01469</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANER_LPANABLE      0x00000001  // Link Partner Auto-Negotiation</span>
<a name="l01470"></a>01470 <span class="preprocessor"></span>                                            <span class="comment">// Able</span>
<a name="l01471"></a>01471 
<a name="l01472"></a>01472 <span class="comment">//*****************************************************************************</span>
<a name="l01473"></a>01473 <span class="comment">//</span>
<a name="l01474"></a>01474 <span class="comment">// The following are defines for the bit fields in the EPHY_ANNPTR register.</span>
<a name="l01475"></a>01475 <span class="comment">//</span>
<a name="l01476"></a>01476 <span class="comment">//*****************************************************************************</span>
<a name="l01477"></a><a class="code" href="hw__emac_8h.html#a69e339abe5c78a8cc27ea96c029b5e6a">01477</a> <span class="preprocessor">#define EPHY_ANNPTR_NP          0x00008000  // Next Page Indication</span>
<a name="l01478"></a><a class="code" href="hw__emac_8h.html#a5155459efe85d119869d2dcb28efe4b3">01478</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANNPTR_MP          0x00002000  // Message Page</span>
<a name="l01479"></a><a class="code" href="hw__emac_8h.html#ac1c4b341a66fcad95fa5f3e8d855921e">01479</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANNPTR_ACK2        0x00001000  // Acknowledge 2</span>
<a name="l01480"></a><a class="code" href="hw__emac_8h.html#aceab5d7e4b84c3d778ed20d473fd9ade">01480</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANNPTR_TOGTX       0x00000800  // Toggle</span>
<a name="l01481"></a><a class="code" href="hw__emac_8h.html#ac9590e4aef4074a35ca4d58d7d4480fa">01481</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANNPTR_CODE_M      0x000007FF  // Code</span>
<a name="l01482"></a><a class="code" href="hw__emac_8h.html#adbdce9269d84f44cfb49011cab2bcb83">01482</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANNPTR_CODE_S      0</span>
<a name="l01483"></a>01483 <span class="preprocessor"></span>
<a name="l01484"></a>01484 <span class="comment">//*****************************************************************************</span>
<a name="l01485"></a>01485 <span class="comment">//</span>
<a name="l01486"></a>01486 <span class="comment">// The following are defines for the bit fields in the EPHY_ANLNPTR register.</span>
<a name="l01487"></a>01487 <span class="comment">//</span>
<a name="l01488"></a>01488 <span class="comment">//*****************************************************************************</span>
<a name="l01489"></a><a class="code" href="hw__emac_8h.html#aa92d2788eddfd89397c771f0231945eb">01489</a> <span class="preprocessor">#define EPHY_ANLNPTR_NP         0x00008000  // Next Page Indication</span>
<a name="l01490"></a><a class="code" href="hw__emac_8h.html#a72dd4e40ef0bb3d668876f06a6357614">01490</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLNPTR_ACK        0x00004000  // Acknowledge</span>
<a name="l01491"></a><a class="code" href="hw__emac_8h.html#a3aeeb54f6443a8da190e7695e37ef6bc">01491</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLNPTR_MP         0x00002000  // Message Page</span>
<a name="l01492"></a><a class="code" href="hw__emac_8h.html#a713566c9adf4742281aae2620e35d833">01492</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLNPTR_ACK2       0x00001000  // Acknowledge 2</span>
<a name="l01493"></a><a class="code" href="hw__emac_8h.html#ae699a12924bfb8561ceb4dd18d469045">01493</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLNPTR_TOG        0x00000800  // Toggle</span>
<a name="l01494"></a><a class="code" href="hw__emac_8h.html#a4d70aeeb43f3614b68097ffd257a250e">01494</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLNPTR_CODE_M     0x000007FF  // Code</span>
<a name="l01495"></a><a class="code" href="hw__emac_8h.html#a5251d4c19aa7b7261a36bd972d1186d0">01495</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ANLNPTR_CODE_S     0</span>
<a name="l01496"></a>01496 <span class="preprocessor"></span>
<a name="l01497"></a>01497 <span class="comment">//*****************************************************************************</span>
<a name="l01498"></a>01498 <span class="comment">//</span>
<a name="l01499"></a>01499 <span class="comment">// The following are defines for the bit fields in the EPHY_CFG1 register.</span>
<a name="l01500"></a>01500 <span class="comment">//</span>
<a name="l01501"></a>01501 <span class="comment">//*****************************************************************************</span>
<a name="l01502"></a><a class="code" href="hw__emac_8h.html#a0711c6982fcd37bce5cc547e6c36c5cb">01502</a> <span class="preprocessor">#define EPHY_CFG1_DONE          0x00008000  // Configuration Done</span>
<a name="l01503"></a><a class="code" href="hw__emac_8h.html#ae8b6d047500fc4b6b02eaac7082036d2">01503</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_TDRAR         0x00000100  // TDR Auto-Run at Link Down</span>
<a name="l01504"></a><a class="code" href="hw__emac_8h.html#adc46ad05997f97e1a1027f80382f2667">01504</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_LLR           0x00000080  // Link Loss Recovery</span>
<a name="l01505"></a><a class="code" href="hw__emac_8h.html#acd575c018acf5e3b8a4bbadd016e1ee0">01505</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_FAMDIX        0x00000040  // Fast Auto MDI/MDIX</span>
<a name="l01506"></a><a class="code" href="hw__emac_8h.html#abba5010e3d067eba595060d003d5d263">01506</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_RAMDIX        0x00000020  // Robust Auto MDI/MDIX</span>
<a name="l01507"></a><a class="code" href="hw__emac_8h.html#a4faa6a87a74b46df2bbca592296e07f4">01507</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_FASTANEN      0x00000010  // Fast Auto Negotiation Enable</span>
<a name="l01508"></a><a class="code" href="hw__emac_8h.html#ae4ac076a6c476516998e0d4e93d1a2f9">01508</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_FANSEL_M      0x0000000C  // Fast Auto-Negotiation Select</span>
<a name="l01509"></a>01509 <span class="preprocessor"></span>                                            <span class="comment">// Configuration</span>
<a name="l01510"></a><a class="code" href="hw__emac_8h.html#a752f8af21ce11642eec65976fe4d1377">01510</a> <span class="preprocessor">#define EPHY_CFG1_FANSEL_BLT80  0x00000000  // Break Link Timer: 80 ms</span>
<a name="l01511"></a><a class="code" href="hw__emac_8h.html#a312ed755f77513a9a3a19a85c17eea49">01511</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_FANSEL_BLT120 0x00000004  // Break Link Timer: 120 ms</span>
<a name="l01512"></a><a class="code" href="hw__emac_8h.html#a1929ca847f02830e7db80736be26852c">01512</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_FANSEL_BLT240 0x00000008  // Break Link Timer: 240 ms</span>
<a name="l01513"></a><a class="code" href="hw__emac_8h.html#acabc54a0abdeadaf677fa98cc9cebb72">01513</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG1_FRXDVDET      0x00000002  // FAST RXDV Detection</span>
<a name="l01514"></a>01514 <span class="preprocessor"></span>
<a name="l01515"></a>01515 <span class="comment">//*****************************************************************************</span>
<a name="l01516"></a>01516 <span class="comment">//</span>
<a name="l01517"></a>01517 <span class="comment">// The following are defines for the bit fields in the EPHY_CFG2 register.</span>
<a name="l01518"></a>01518 <span class="comment">//</span>
<a name="l01519"></a>01519 <span class="comment">//*****************************************************************************</span>
<a name="l01520"></a><a class="code" href="hw__emac_8h.html#aa24cff7887605d9295a13320b56fe035">01520</a> <span class="preprocessor">#define EPHY_CFG2_FLUPPD        0x00000040  // Fast Link-Up in Parallel Detect</span>
<a name="l01521"></a>01521 <span class="preprocessor"></span>                                            <span class="comment">// Mode</span>
<a name="l01522"></a><a class="code" href="hw__emac_8h.html#af1b27e02d8e6f4918d16df26be938760">01522</a> <span class="preprocessor">#define EPHY_CFG2_EXTFD         0x00000020  // Extended Full-Duplex Ability</span>
<a name="l01523"></a><a class="code" href="hw__emac_8h.html#a4fb7f45201519a7fe201179b22b50a05">01523</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG2_ENLEDLINK     0x00000010  // Enhanced LED Functionality</span>
<a name="l01524"></a><a class="code" href="hw__emac_8h.html#a30c0bc31ea0a21fb0f91b18fec17f723">01524</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG2_ISOMIILL      0x00000008  // Isolate MII outputs when</span>
<a name="l01525"></a>01525 <span class="preprocessor"></span>                                            <span class="comment">// Enhanced Link is not Achievable</span>
<a name="l01526"></a><a class="code" href="hw__emac_8h.html#ab3e7f0bbc70a82f88ee0408bb83aac8b">01526</a> <span class="preprocessor">#define EPHY_CFG2_RXERRIDLE     0x00000004  // Detection of Receive Symbol</span>
<a name="l01527"></a>01527 <span class="preprocessor"></span>                                            <span class="comment">// Error During IDLE State</span>
<a name="l01528"></a><a class="code" href="hw__emac_8h.html#a33a5f49a3105e9baf670716e9e94c07a">01528</a> <span class="preprocessor">#define EPHY_CFG2_ODDNDETDIS    0x00000002  // Detection of Transmit Error</span>
<a name="l01529"></a>01529 <span class="preprocessor"></span>
<a name="l01530"></a>01530 <span class="comment">//*****************************************************************************</span>
<a name="l01531"></a>01531 <span class="comment">//</span>
<a name="l01532"></a>01532 <span class="comment">// The following are defines for the bit fields in the EPHY_CFG3 register.</span>
<a name="l01533"></a>01533 <span class="comment">//</span>
<a name="l01534"></a>01534 <span class="comment">//*****************************************************************************</span>
<a name="l01535"></a><a class="code" href="hw__emac_8h.html#aedcb6f3b711f90d8bc328fa8290ee79d">01535</a> <span class="preprocessor">#define EPHY_CFG3_POLSWAP       0x00000080  // Polarity Swap</span>
<a name="l01536"></a><a class="code" href="hw__emac_8h.html#a902164d0d16ad5dbdfb3c954009c663f">01536</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG3_MDIMDIXS      0x00000040  // MDI/MDIX Swap</span>
<a name="l01537"></a><a class="code" href="hw__emac_8h.html#a5cf29ff1ed83aaf224cad8cfaf863d5f">01537</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG3_FLDWNM_M      0x0000001F  // Fast Link Down Modes</span>
<a name="l01538"></a><a class="code" href="hw__emac_8h.html#a7d56eb9d889921b106489fcf5c2d35f5">01538</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CFG3_FLDWNM_S      0</span>
<a name="l01539"></a>01539 <span class="preprocessor"></span>
<a name="l01540"></a>01540 <span class="comment">//*****************************************************************************</span>
<a name="l01541"></a>01541 <span class="comment">//</span>
<a name="l01542"></a>01542 <span class="comment">// The following are defines for the bit fields in the EPHY_REGCTL register.</span>
<a name="l01543"></a>01543 <span class="comment">//</span>
<a name="l01544"></a>01544 <span class="comment">//*****************************************************************************</span>
<a name="l01545"></a><a class="code" href="hw__emac_8h.html#a71de71d401344c6a544454a777513120">01545</a> <span class="preprocessor">#define EPHY_REGCTL_FUNC_M      0x0000C000  // Function</span>
<a name="l01546"></a><a class="code" href="hw__emac_8h.html#a6823832f2680154fc47102714645281f">01546</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_REGCTL_FUNC_ADDR   0x00000000  // Address</span>
<a name="l01547"></a><a class="code" href="hw__emac_8h.html#ab7cadd8069754c1a907b4123321fac87">01547</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_REGCTL_FUNC_DATANI 0x00004000  // Data, no post increment</span>
<a name="l01548"></a><a class="code" href="hw__emac_8h.html#a2247a212ad3db7fcb25c76b0cef31dfd">01548</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_REGCTL_FUNC_DATAPIRW                                             \</span>
<a name="l01549"></a>01549 <span class="preprocessor">                                0x00008000  // Data, post increment on read and</span>
<a name="l01550"></a>01550 <span class="preprocessor"></span>                                            <span class="comment">// write</span>
<a name="l01551"></a><a class="code" href="hw__emac_8h.html#a1bc29058917a15a65695018dd86bd177">01551</a> <span class="preprocessor">#define EPHY_REGCTL_FUNC_DATAPIWO                                             \</span>
<a name="l01552"></a>01552 <span class="preprocessor">                                0x0000C000  // Data, post increment on write</span>
<a name="l01553"></a>01553 <span class="preprocessor"></span>                                            <span class="comment">// only</span>
<a name="l01554"></a><a class="code" href="hw__emac_8h.html#a1c71319dc6b4fb4911650578d04b9686">01554</a> <span class="preprocessor">#define EPHY_REGCTL_DEVAD_M     0x0000001F  // Device Address</span>
<a name="l01555"></a><a class="code" href="hw__emac_8h.html#a80c5ae0369eccb1c4afa3ce3ffa5d100">01555</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_REGCTL_DEVAD_S     0</span>
<a name="l01556"></a>01556 <span class="preprocessor"></span>
<a name="l01557"></a>01557 <span class="comment">//*****************************************************************************</span>
<a name="l01558"></a>01558 <span class="comment">//</span>
<a name="l01559"></a>01559 <span class="comment">// The following are defines for the bit fields in the EPHY_ADDAR register.</span>
<a name="l01560"></a>01560 <span class="comment">//</span>
<a name="l01561"></a>01561 <span class="comment">//*****************************************************************************</span>
<a name="l01562"></a><a class="code" href="hw__emac_8h.html#a204210c59a764f0efa6d1f4723c5ab6f">01562</a> <span class="preprocessor">#define EPHY_ADDAR_ADDRDATA_M   0x0000FFFF  // Address or Data</span>
<a name="l01563"></a><a class="code" href="hw__emac_8h.html#a304216e7cea1da4d15c9528ba3c3249a">01563</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_ADDAR_ADDRDATA_S   0</span>
<a name="l01564"></a>01564 <span class="preprocessor"></span>
<a name="l01565"></a>01565 <span class="comment">//*****************************************************************************</span>
<a name="l01566"></a>01566 <span class="comment">//</span>
<a name="l01567"></a>01567 <span class="comment">// The following are defines for the bit fields in the EPHY_STS register.</span>
<a name="l01568"></a>01568 <span class="comment">//</span>
<a name="l01569"></a>01569 <span class="comment">//*****************************************************************************</span>
<a name="l01570"></a><a class="code" href="hw__emac_8h.html#ababd511baf8efbed4af9035c02547ab5">01570</a> <span class="preprocessor">#define EPHY_STS_MDIXM          0x00004000  // MDI-X Mode</span>
<a name="l01571"></a><a class="code" href="hw__emac_8h.html#a13688a8f8429c929eed40a5fdea57eed">01571</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_RXLERR         0x00002000  // Receive Error Latch</span>
<a name="l01572"></a><a class="code" href="hw__emac_8h.html#ad7b7aa979fe411fc2bd9ae909ce63191">01572</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_POLSTAT        0x00001000  // Polarity Status</span>
<a name="l01573"></a><a class="code" href="hw__emac_8h.html#a16a204cac1f38c9d0d4f5721c9965c0b">01573</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_FCSL           0x00000800  // False Carrier Sense Latch</span>
<a name="l01574"></a><a class="code" href="hw__emac_8h.html#a3758c34055cce5f5ce28f9eec9c1addf">01574</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_SD             0x00000400  // Signal Detect</span>
<a name="l01575"></a><a class="code" href="hw__emac_8h.html#ae6fa1361005941bafe0c6739d59b0785">01575</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_DL             0x00000200  // Descrambler Lock</span>
<a name="l01576"></a><a class="code" href="hw__emac_8h.html#a15b0a28912509b728bccbe1ba2629249">01576</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_PAGERX         0x00000100  // Link Code Page Received</span>
<a name="l01577"></a><a class="code" href="hw__emac_8h.html#a18f20ba8a4a26be94d172d78d03360d1">01577</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_MIIREQ         0x00000080  // MII Interrupt Pending</span>
<a name="l01578"></a><a class="code" href="hw__emac_8h.html#aae88a2b68d8f5e288f8513943cc1c408">01578</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_RF             0x00000040  // Remote Fault</span>
<a name="l01579"></a><a class="code" href="hw__emac_8h.html#a22a679ca838680c303ef27af84e1c660">01579</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_JD             0x00000020  // Jabber Detect</span>
<a name="l01580"></a><a class="code" href="hw__emac_8h.html#aab43604c3eb24b99a3ebc1a47042306d">01580</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_ANS            0x00000010  // Auto-Negotiation Status</span>
<a name="l01581"></a><a class="code" href="hw__emac_8h.html#a9b4a891181e7d4a39f8b1ea24fe8a552">01581</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_MIILB          0x00000008  // MII Loopback Status</span>
<a name="l01582"></a><a class="code" href="hw__emac_8h.html#a41b3a82a236dc9fa3072555cd1638684">01582</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_DUPLEX         0x00000004  // Duplex Status</span>
<a name="l01583"></a><a class="code" href="hw__emac_8h.html#a587d3e0a078806734f990839e88260ca">01583</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_SPEED          0x00000002  // Speed Status</span>
<a name="l01584"></a><a class="code" href="hw__emac_8h.html#a891e9261147375ba6d9f3ee05f4e2e4f">01584</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_STS_LINK           0x00000001  // Link Status</span>
<a name="l01585"></a>01585 <span class="preprocessor"></span>
<a name="l01586"></a>01586 <span class="comment">//*****************************************************************************</span>
<a name="l01587"></a>01587 <span class="comment">//</span>
<a name="l01588"></a>01588 <span class="comment">// The following are defines for the bit fields in the EPHY_SCR register.</span>
<a name="l01589"></a>01589 <span class="comment">//</span>
<a name="l01590"></a>01590 <span class="comment">//*****************************************************************************</span>
<a name="l01591"></a><a class="code" href="hw__emac_8h.html#ac6806a0c9c317a883a57fb1cf2ad4451">01591</a> <span class="preprocessor">#define EPHY_SCR_DISCLK         0x00008000  // Disable CLK</span>
<a name="l01592"></a><a class="code" href="hw__emac_8h.html#a839c270a49e8a5e60aeed27e67692351">01592</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_PSEN           0x00004000  // Power Saving Modes Enable</span>
<a name="l01593"></a><a class="code" href="hw__emac_8h.html#ac37daa066b79199ea614cbb4ce71a372">01593</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_PSMODE_M       0x00003000  // Power Saving Modes</span>
<a name="l01594"></a><a class="code" href="hw__emac_8h.html#aad7cdf4e5e9fa5057771492874b60903">01594</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_PSMODE_NORMAL  0x00000000  // Normal: Normal operation mode.</span>
<a name="l01595"></a>01595 <span class="preprocessor"></span>                                            <span class="comment">// PHY is fully functional</span>
<a name="l01596"></a><a class="code" href="hw__emac_8h.html#acbdbac259bcd85cdd756cdd396893f58">01596</a> <span class="preprocessor">#define EPHY_SCR_PSMODE_LOWPWR  0x00001000  // IEEE Power Down</span>
<a name="l01597"></a><a class="code" href="hw__emac_8h.html#af330e4101f5eb6699c5070e787164231">01597</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_PSMODE_ACTWOL  0x00002000  // Active Sleep</span>
<a name="l01598"></a><a class="code" href="hw__emac_8h.html#aa1b63c46eb5042b138b434bb15253f60">01598</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_PSMODE_PASWOL  0x00003000  // Passive Sleep</span>
<a name="l01599"></a><a class="code" href="hw__emac_8h.html#ab7bd9715f55d07aace4fa0c0fe75b5e4">01599</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_SBPYASS        0x00000800  // Scrambler Bypass</span>
<a name="l01600"></a><a class="code" href="hw__emac_8h.html#a1a68beccc93bc6ca8d406b202a98b2e5">01600</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_LBFIFO_M       0x00000300  // Loopback FIFO Depth</span>
<a name="l01601"></a><a class="code" href="hw__emac_8h.html#ae2110b59c09fa85016f1cafa82e7e6ff">01601</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_LBFIFO_4       0x00000000  // Four nibble FIFO</span>
<a name="l01602"></a><a class="code" href="hw__emac_8h.html#a2f44ea1ff961f405712772ed9f11d707">01602</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_LBFIFO_5       0x00000100  // Five nibble FIFO</span>
<a name="l01603"></a><a class="code" href="hw__emac_8h.html#a5e1e2a80ce0d39bfb0354f20e13a0523">01603</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_LBFIFO_6       0x00000200  // Six nibble FIFO</span>
<a name="l01604"></a><a class="code" href="hw__emac_8h.html#ac0273dc8ef29e333695e6d563ac84cc2">01604</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_LBFIFO_8       0x00000300  // Eight nibble FIFO</span>
<a name="l01605"></a><a class="code" href="hw__emac_8h.html#aa7b45fc71cc454a1ba353a59a81e786c">01605</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_COLFDM         0x00000010  // Collision in Full-Duplex Mode</span>
<a name="l01606"></a><a class="code" href="hw__emac_8h.html#a6b0bf2b5c58baefbd1e9bfaa29327042">01606</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_TINT           0x00000004  // Test Interrupt</span>
<a name="l01607"></a><a class="code" href="hw__emac_8h.html#a33ec4a35331d49ba40f92e7caead8bd5">01607</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_SCR_INTEN          0x00000002  // Interrupt Enable</span>
<a name="l01608"></a>01608 <span class="preprocessor"></span>
<a name="l01609"></a>01609 <span class="comment">//*****************************************************************************</span>
<a name="l01610"></a>01610 <span class="comment">//</span>
<a name="l01611"></a>01611 <span class="comment">// The following are defines for the bit fields in the EPHY_MISR1 register.</span>
<a name="l01612"></a>01612 <span class="comment">//</span>
<a name="l01613"></a>01613 <span class="comment">//*****************************************************************************</span>
<a name="l01614"></a><a class="code" href="hw__emac_8h.html#af5297ded7e9ae505263a3ccd3ff93d88">01614</a> <span class="preprocessor">#define EPHY_MISR1_LINKSTAT     0x00002000  // Change of Link Status Interrupt</span>
<a name="l01615"></a><a class="code" href="hw__emac_8h.html#aa6e6718be99b248c33eeff44d96a855e">01615</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_SPEED        0x00001000  // Change of Speed Status Interrupt</span>
<a name="l01616"></a><a class="code" href="hw__emac_8h.html#a56578d07ca76a0ecda9a5919a13b038f">01616</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_DUPLEXM      0x00000800  // Change of Duplex Status</span>
<a name="l01617"></a>01617 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt</span>
<a name="l01618"></a><a class="code" href="hw__emac_8h.html#a76e2fb6cc16024755d140a0163c5d31a">01618</a> <span class="preprocessor">#define EPHY_MISR1_ANC          0x00000400  // Auto-Negotiation Complete</span>
<a name="l01619"></a>01619 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt</span>
<a name="l01620"></a><a class="code" href="hw__emac_8h.html#ac1b7b8941aff4d04509b49a6c98af4c7">01620</a> <span class="preprocessor">#define EPHY_MISR1_FCHF         0x00000200  // False Carrier Counter Half-Full</span>
<a name="l01621"></a>01621 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt</span>
<a name="l01622"></a><a class="code" href="hw__emac_8h.html#ae4483349327f09231465a97b910725db">01622</a> <span class="preprocessor">#define EPHY_MISR1_RXHF         0x00000100  // Receive Error Counter Half-Full</span>
<a name="l01623"></a>01623 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt</span>
<a name="l01624"></a><a class="code" href="hw__emac_8h.html#aa786ea64b27f320472036a905b9801fd">01624</a> <span class="preprocessor">#define EPHY_MISR1_LINKSTATEN   0x00000020  // Link Status Interrupt Enable</span>
<a name="l01625"></a><a class="code" href="hw__emac_8h.html#a95f8a685846a5d017adf4e34f814343f">01625</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_SPEEDEN      0x00000010  // Speed Change Interrupt Enable</span>
<a name="l01626"></a><a class="code" href="hw__emac_8h.html#a4d3618666e37641be0402b52832be81e">01626</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_DUPLEXMEN    0x00000008  // Duplex Status Interrupt Enable</span>
<a name="l01627"></a><a class="code" href="hw__emac_8h.html#a2be6541b374c1dc3fe5623afe111d51d">01627</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR1_ANCEN        0x00000004  // Auto-Negotiation Complete</span>
<a name="l01628"></a>01628 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Enable</span>
<a name="l01629"></a><a class="code" href="hw__emac_8h.html#ab15be69c1df393e31c3a378ec471f255">01629</a> <span class="preprocessor">#define EPHY_MISR1_FCHFEN       0x00000002  // False Carrier Counter Register</span>
<a name="l01630"></a>01630 <span class="preprocessor"></span>                                            <span class="comment">// half-full Interrupt Enable</span>
<a name="l01631"></a><a class="code" href="hw__emac_8h.html#a64a9263a38b98ead05aea017c003e44a">01631</a> <span class="preprocessor">#define EPHY_MISR1_RXHFEN       0x00000001  // Receive Error Counter Register</span>
<a name="l01632"></a>01632 <span class="preprocessor"></span>                                            <span class="comment">// Half-Full Event Interrupt</span>
<a name="l01633"></a>01633 
<a name="l01634"></a>01634 <span class="comment">//*****************************************************************************</span>
<a name="l01635"></a>01635 <span class="comment">//</span>
<a name="l01636"></a>01636 <span class="comment">// The following are defines for the bit fields in the EPHY_MISR2 register.</span>
<a name="l01637"></a>01637 <span class="comment">//</span>
<a name="l01638"></a>01638 <span class="comment">//*****************************************************************************</span>
<a name="l01639"></a><a class="code" href="hw__emac_8h.html#aceb8c4014c809e3d57c8791b38412e19">01639</a> <span class="preprocessor">#define EPHY_MISR2_ANERR        0x00004000  // Auto-Negotiation Error Interrupt</span>
<a name="l01640"></a><a class="code" href="hw__emac_8h.html#a26d05cfb77c12f80a8faa4f27aa6fceb">01640</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_PAGERX       0x00002000  // Page Receive Interrupt</span>
<a name="l01641"></a><a class="code" href="hw__emac_8h.html#a6ddebd9d07a2fa6dd704a24e07924845">01641</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_LBFIFO       0x00001000  // Loopback FIFO Overflow/Underflow</span>
<a name="l01642"></a>01642 <span class="preprocessor"></span>                                            <span class="comment">// Event Interrupt</span>
<a name="l01643"></a><a class="code" href="hw__emac_8h.html#abb6b7c51be9bd72fc0a8602fa2076994">01643</a> <span class="preprocessor">#define EPHY_MISR2_MDICO        0x00000800  // MDI/MDIX Crossover Status</span>
<a name="l01644"></a>01644 <span class="preprocessor"></span>                                            <span class="comment">// Changed Interrupt</span>
<a name="l01645"></a><a class="code" href="hw__emac_8h.html#ab3455e1529964e55f1ede9a34fec17ca">01645</a> <span class="preprocessor">#define EPHY_MISR2_SLEEP        0x00000400  // Sleep Mode Event Interrupt</span>
<a name="l01646"></a><a class="code" href="hw__emac_8h.html#ac357daac10b126ef75430e4cfdf66951">01646</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_POLINT       0x00000200  // Polarity Changed Interrupt</span>
<a name="l01647"></a><a class="code" href="hw__emac_8h.html#aacdf7148accd7c91458e24fdcc67a965">01647</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_JABBER       0x00000100  // Jabber Detect Event Interrupt</span>
<a name="l01648"></a><a class="code" href="hw__emac_8h.html#aa894838ea1f0898990f24bad76ca6a62">01648</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_ANERREN      0x00000040  // Auto-Negotiation Error Interrupt</span>
<a name="l01649"></a>01649 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l01650"></a><a class="code" href="hw__emac_8h.html#ac38f7816d7ed0983ca9abfa9e0879672">01650</a> <span class="preprocessor">#define EPHY_MISR2_PAGERXEN     0x00000020  // Page Receive Interrupt Enable</span>
<a name="l01651"></a><a class="code" href="hw__emac_8h.html#a3c719101772dcbaa901ace16871cb499">01651</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_MISR2_LBFIFOEN     0x00000010  // Loopback FIFO Overflow/Underflow</span>
<a name="l01652"></a>01652 <span class="preprocessor"></span>                                            <span class="comment">// Interrupt Enable</span>
<a name="l01653"></a><a class="code" href="hw__emac_8h.html#aa8e79ccddacb37f46abb4aea75ec8786">01653</a> <span class="preprocessor">#define EPHY_MISR2_MDICOEN      0x00000008  // MDI/MDIX Crossover Status</span>
<a name="l01654"></a>01654 <span class="preprocessor"></span>                                            <span class="comment">// Changed Interrupt Enable</span>
<a name="l01655"></a><a class="code" href="hw__emac_8h.html#af7bcb628dcc0fd4d1e67e9a7ce11a502">01655</a> <span class="preprocessor">#define EPHY_MISR2_SLEEPEN      0x00000004  // Sleep Mode Event Interrupt</span>
<a name="l01656"></a>01656 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l01657"></a><a class="code" href="hw__emac_8h.html#a2bd15dfcca345d3c8d19c550f8132fa7">01657</a> <span class="preprocessor">#define EPHY_MISR2_POLINTEN     0x00000002  // Polarity Changed Interrupt</span>
<a name="l01658"></a>01658 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l01659"></a><a class="code" href="hw__emac_8h.html#a465449ab0753dcb29155be21bfd20938">01659</a> <span class="preprocessor">#define EPHY_MISR2_JABBEREN     0x00000001  // Jabber Detect Event Interrupt</span>
<a name="l01660"></a>01660 <span class="preprocessor"></span>                                            <span class="comment">// Enable</span>
<a name="l01661"></a>01661 
<a name="l01662"></a>01662 <span class="comment">//*****************************************************************************</span>
<a name="l01663"></a>01663 <span class="comment">//</span>
<a name="l01664"></a>01664 <span class="comment">// The following are defines for the bit fields in the EPHY_FCSCR register.</span>
<a name="l01665"></a>01665 <span class="comment">//</span>
<a name="l01666"></a>01666 <span class="comment">//*****************************************************************************</span>
<a name="l01667"></a><a class="code" href="hw__emac_8h.html#a6b85814c5889694a3e67cf2ac7908bbb">01667</a> <span class="preprocessor">#define EPHY_FCSCR_FCSCNT_M     0x000000FF  // False Carrier Event Counter</span>
<a name="l01668"></a><a class="code" href="hw__emac_8h.html#a8659d804ddcc13fb38e2acdb009e132a">01668</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_FCSCR_FCSCNT_S     0</span>
<a name="l01669"></a>01669 <span class="preprocessor"></span>
<a name="l01670"></a>01670 <span class="comment">//*****************************************************************************</span>
<a name="l01671"></a>01671 <span class="comment">//</span>
<a name="l01672"></a>01672 <span class="comment">// The following are defines for the bit fields in the EPHY_RXERCNT register.</span>
<a name="l01673"></a>01673 <span class="comment">//</span>
<a name="l01674"></a>01674 <span class="comment">//*****************************************************************************</span>
<a name="l01675"></a><a class="code" href="hw__emac_8h.html#af4191a1fe54799c90d5339192c014b35">01675</a> <span class="preprocessor">#define EPHY_RXERCNT_RXERRCNT_M 0x0000FFFF  // Receive Error Count</span>
<a name="l01676"></a><a class="code" href="hw__emac_8h.html#a5b82c5b35bfe9d06f52ceed8137e636d">01676</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_RXERCNT_RXERRCNT_S 0</span>
<a name="l01677"></a>01677 <span class="preprocessor"></span>
<a name="l01678"></a>01678 <span class="comment">//*****************************************************************************</span>
<a name="l01679"></a>01679 <span class="comment">//</span>
<a name="l01680"></a>01680 <span class="comment">// The following are defines for the bit fields in the EPHY_BISTCR register.</span>
<a name="l01681"></a>01681 <span class="comment">//</span>
<a name="l01682"></a>01682 <span class="comment">//*****************************************************************************</span>
<a name="l01683"></a><a class="code" href="hw__emac_8h.html#abe41d9e89eddb612dcca4e061b416899">01683</a> <span class="preprocessor">#define EPHY_BISTCR_PRBSM       0x00004000  // PRBS Single/Continuous Mode</span>
<a name="l01684"></a><a class="code" href="hw__emac_8h.html#a188633ea2af9cf7e18786911b70b02a0">01684</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_PRBSPKT     0x00002000  // Generated PRBS Packets</span>
<a name="l01685"></a><a class="code" href="hw__emac_8h.html#aca7a93848b53dbe2b7ef174b00378b56">01685</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_PKTEN       0x00001000  // Packet Generation Enable</span>
<a name="l01686"></a><a class="code" href="hw__emac_8h.html#adf957f57b01911195e0f0b52545c4b7d">01686</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_PRBSCHKLK   0x00000800  // PRBS Checker Lock Indication</span>
<a name="l01687"></a><a class="code" href="hw__emac_8h.html#ae06bb5fd9f10b3f27d5ff5a5e5d95d5b">01687</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_PRBSCHKSYNC 0x00000400  // PRBS Checker Lock Sync Loss</span>
<a name="l01688"></a>01688 <span class="preprocessor"></span>                                            <span class="comment">// Indication</span>
<a name="l01689"></a><a class="code" href="hw__emac_8h.html#aa17a2b6ce33efbd8d8c27a868ceb1d05">01689</a> <span class="preprocessor">#define EPHY_BISTCR_PKTGENSTAT  0x00000200  // Packet Generator Status</span>
<a name="l01690"></a>01690 <span class="preprocessor"></span>                                            <span class="comment">// Indication</span>
<a name="l01691"></a><a class="code" href="hw__emac_8h.html#ad6e42166b48fb9d44633e8bdf9de2515">01691</a> <span class="preprocessor">#define EPHY_BISTCR_PWRMODE     0x00000100  // Power Mode Indication</span>
<a name="l01692"></a><a class="code" href="hw__emac_8h.html#ae59fd376621d65e3bdfd01ae5636a841">01692</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_TXMIILB     0x00000040  // Transmit Data in MII Loopback</span>
<a name="l01693"></a>01693 <span class="preprocessor"></span>                                            <span class="comment">// Mode</span>
<a name="l01694"></a><a class="code" href="hw__emac_8h.html#ae8f074083fa2c9eca5d1cac87a243747">01694</a> <span class="preprocessor">#define EPHY_BISTCR_LBMODE_M    0x0000001F  // Loopback Mode Select</span>
<a name="l01695"></a><a class="code" href="hw__emac_8h.html#a222a6338c7561102cd33dded0da647a2">01695</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BISTCR_LBMODE_NPCSIN                                             \</span>
<a name="l01696"></a>01696 <span class="preprocessor">                                0x00000001  // Near-end loopback: PCS Input</span>
<a name="l01697"></a>01697 <span class="preprocessor"></span>                                            <span class="comment">// Loopback</span>
<a name="l01698"></a><a class="code" href="hw__emac_8h.html#addcd30fd8d97ffde690023e430f279a2">01698</a> <span class="preprocessor">#define EPHY_BISTCR_LBMODE_NPCSOUT                                            \</span>
<a name="l01699"></a>01699 <span class="preprocessor">                                0x00000002  // Near-end loopback: PCS Output</span>
<a name="l01700"></a>01700 <span class="preprocessor"></span>                                            <span class="comment">// Loopback (In 100Base-TX only)</span>
<a name="l01701"></a><a class="code" href="hw__emac_8h.html#ad55715e533814f9b79b5842dec937699">01701</a> <span class="preprocessor">#define EPHY_BISTCR_LBMODE_NDIG 0x00000004  // Near-end loopback: Digital</span>
<a name="l01702"></a>01702 <span class="preprocessor"></span>                                            <span class="comment">// Loopback</span>
<a name="l01703"></a><a class="code" href="hw__emac_8h.html#a3aa98e68a9e74c0fc90f32c2eaa5906b">01703</a> <span class="preprocessor">#define EPHY_BISTCR_LBMODE_NANA 0x00000008  // Near-end loopback: Analog</span>
<a name="l01704"></a>01704 <span class="preprocessor"></span>                                            <span class="comment">// Loopback (requires 100 Ohm</span>
<a name="l01705"></a>01705                                             <span class="comment">// termination)</span>
<a name="l01706"></a><a class="code" href="hw__emac_8h.html#aa7ea1fb37c9e57e86fbbf92261f7ff98">01706</a> <span class="preprocessor">#define EPHY_BISTCR_LBMODE_FREV 0x00000010  // Far-end Loopback: Reverse</span>
<a name="l01707"></a>01707 <span class="preprocessor"></span>                                            <span class="comment">// Loopback</span>
<a name="l01708"></a>01708 
<a name="l01709"></a>01709 <span class="comment">//*****************************************************************************</span>
<a name="l01710"></a>01710 <span class="comment">//</span>
<a name="l01711"></a>01711 <span class="comment">// The following are defines for the bit fields in the EPHY_LEDCR register.</span>
<a name="l01712"></a>01712 <span class="comment">//</span>
<a name="l01713"></a>01713 <span class="comment">//*****************************************************************************</span>
<a name="l01714"></a><a class="code" href="hw__emac_8h.html#ae36c0ad409aa58daa14280d143d96f59">01714</a> <span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_M  0x00000600  // LED Blinking Rate (ON/OFF</span>
<a name="l01715"></a>01715 <span class="preprocessor"></span>                                            <span class="comment">// duration):</span>
<a name="l01716"></a><a class="code" href="hw__emac_8h.html#ae34d99d20e6f2af48123bffb867a5741">01716</a> <span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_20HZ                                             \</span>
<a name="l01717"></a>01717 <span class="preprocessor">                                0x00000000  // 20 Hz (50 ms)</span>
<a name="l01718"></a><a class="code" href="hw__emac_8h.html#a41b62b9fdc1fba899f1bc544f115e3cf">01718</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_10HZ                                             \</span>
<a name="l01719"></a>01719 <span class="preprocessor">                                0x00000200  // 10 Hz (100 ms)</span>
<a name="l01720"></a><a class="code" href="hw__emac_8h.html#ac2b3980332169e1dade0ea3344fdd040">01720</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_5HZ                                              \</span>
<a name="l01721"></a>01721 <span class="preprocessor">                                0x00000400  // 5 Hz (200 ms)</span>
<a name="l01722"></a><a class="code" href="hw__emac_8h.html#a5bb9da55034cf8e834214fdffe29f026">01722</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCR_BLINKRATE_2HZ                                              \</span>
<a name="l01723"></a>01723 <span class="preprocessor">                                0x00000600  // 2 Hz (500 ms)</span>
<a name="l01724"></a>01724 <span class="preprocessor"></span>
<a name="l01725"></a>01725 <span class="comment">//*****************************************************************************</span>
<a name="l01726"></a>01726 <span class="comment">//</span>
<a name="l01727"></a>01727 <span class="comment">// The following are defines for the bit fields in the EPHY_CTL register.</span>
<a name="l01728"></a>01728 <span class="comment">//</span>
<a name="l01729"></a>01729 <span class="comment">//*****************************************************************************</span>
<a name="l01730"></a><a class="code" href="hw__emac_8h.html#ade4e5c065165fb74877f054987307824">01730</a> <span class="preprocessor">#define EPHY_CTL_AUTOMDI        0x00008000  // Auto-MDIX Enable</span>
<a name="l01731"></a><a class="code" href="hw__emac_8h.html#a0c436841979a681daf70747d65c22fd6">01731</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CTL_FORCEMDI       0x00004000  // Force MDIX</span>
<a name="l01732"></a><a class="code" href="hw__emac_8h.html#a7a5d7f147f20575b255903b7eabf303b">01732</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CTL_PAUSERX        0x00002000  // Pause Receive Negotiated Status</span>
<a name="l01733"></a><a class="code" href="hw__emac_8h.html#a1a55765c225951eaf279448a07a2a022">01733</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CTL_PAUSETX        0x00001000  // Pause Transmit Negotiated Status</span>
<a name="l01734"></a><a class="code" href="hw__emac_8h.html#a5db01d89b739d3fa4b4c8c5283efa09f">01734</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CTL_MIILNKSTAT     0x00000800  // MII Link Status</span>
<a name="l01735"></a><a class="code" href="hw__emac_8h.html#a02addca76dbb8da26499d0825565c4d8">01735</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CTL_BYPLEDSTRCH    0x00000080  // Bypass LED Stretching</span>
<a name="l01736"></a>01736 <span class="preprocessor"></span>
<a name="l01737"></a>01737 <span class="comment">//*****************************************************************************</span>
<a name="l01738"></a>01738 <span class="comment">//</span>
<a name="l01739"></a>01739 <span class="comment">// The following are defines for the bit fields in the EPHY_10BTSC register.</span>
<a name="l01740"></a>01740 <span class="comment">//</span>
<a name="l01741"></a>01741 <span class="comment">//*****************************************************************************</span>
<a name="l01742"></a><a class="code" href="hw__emac_8h.html#a22c79940d8e3972cde85ff581e6770ed">01742</a> <span class="preprocessor">#define EPHY_10BTSC_RXTHEN      0x00002000  // Lower Receiver Threshold Enable</span>
<a name="l01743"></a><a class="code" href="hw__emac_8h.html#aa965520260963aae1d0b03d703965e0a">01743</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_10BTSC_SQUELCH_M   0x00001E00  // Squelch Configuration</span>
<a name="l01744"></a><a class="code" href="hw__emac_8h.html#a2d73a0cf92b755a4383ef5bd3e2ff344">01744</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_10BTSC_NLPDIS      0x00000080  // Normal Link Pulse (NLP)</span>
<a name="l01745"></a>01745 <span class="preprocessor"></span>                                            <span class="comment">// Transmission Control</span>
<a name="l01746"></a><a class="code" href="hw__emac_8h.html#a83df18cefa9da8e9a67c3b56ef30d815">01746</a> <span class="preprocessor">#define EPHY_10BTSC_POLSTAT     0x00000010  // 10 Mb Polarity Status</span>
<a name="l01747"></a><a class="code" href="hw__emac_8h.html#a3947cf99db3ba90880b856dc6f613616">01747</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_10BTSC_JABBERD     0x00000001  // Jabber Disable</span>
<a name="l01748"></a><a class="code" href="hw__emac_8h.html#a65508f7feb73bd35f1f06a9081937e58">01748</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_10BTSC_SQUELCH_S   9</span>
<a name="l01749"></a>01749 <span class="preprocessor"></span>
<a name="l01750"></a>01750 <span class="comment">//*****************************************************************************</span>
<a name="l01751"></a>01751 <span class="comment">//</span>
<a name="l01752"></a>01752 <span class="comment">// The following are defines for the bit fields in the EPHY_BICSR1 register.</span>
<a name="l01753"></a>01753 <span class="comment">//</span>
<a name="l01754"></a>01754 <span class="comment">//*****************************************************************************</span>
<a name="l01755"></a><a class="code" href="hw__emac_8h.html#aff1637f65b87678b9a0bf07aab12eca9">01755</a> <span class="preprocessor">#define EPHY_BICSR1_ERRCNT_M    0x0000FF00  // BIST Error Count</span>
<a name="l01756"></a><a class="code" href="hw__emac_8h.html#a57b5a1e97e9f94a84951aa2d86e869a1">01756</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BICSR1_IPGLENGTH_M 0x000000FF  // BIST IPG Length</span>
<a name="l01757"></a><a class="code" href="hw__emac_8h.html#a53a6fcb2bcf5ac450f3c5f756e38450b">01757</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BICSR1_ERRCNT_S    8</span>
<a name="l01758"></a><a class="code" href="hw__emac_8h.html#acbef08d1e88c468de0e2804431be9d0c">01758</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BICSR1_IPGLENGTH_S 0</span>
<a name="l01759"></a>01759 <span class="preprocessor"></span>
<a name="l01760"></a>01760 <span class="comment">//*****************************************************************************</span>
<a name="l01761"></a>01761 <span class="comment">//</span>
<a name="l01762"></a>01762 <span class="comment">// The following are defines for the bit fields in the EPHY_BICSR2 register.</span>
<a name="l01763"></a>01763 <span class="comment">//</span>
<a name="l01764"></a>01764 <span class="comment">//*****************************************************************************</span>
<a name="l01765"></a><a class="code" href="hw__emac_8h.html#a980fedeae405b7fc667d5c626024c5cc">01765</a> <span class="preprocessor">#define EPHY_BICSR2_PKTLENGTH_M 0x000007FF  // BIST Packet Length</span>
<a name="l01766"></a><a class="code" href="hw__emac_8h.html#a9041a04437a3c569cbf0363d9f1f0ee0">01766</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_BICSR2_PKTLENGTH_S 0</span>
<a name="l01767"></a>01767 <span class="preprocessor"></span>
<a name="l01768"></a>01768 <span class="comment">//*****************************************************************************</span>
<a name="l01769"></a>01769 <span class="comment">//</span>
<a name="l01770"></a>01770 <span class="comment">// The following are defines for the bit fields in the EPHY_CDCR register.</span>
<a name="l01771"></a>01771 <span class="comment">//</span>
<a name="l01772"></a>01772 <span class="comment">//*****************************************************************************</span>
<a name="l01773"></a><a class="code" href="hw__emac_8h.html#a6abaa608e31af6fa9e568d31e34f216f">01773</a> <span class="preprocessor">#define EPHY_CDCR_START         0x00008000  // Cable Diagnostic Process Start</span>
<a name="l01774"></a><a class="code" href="hw__emac_8h.html#a1c08f710a66432b1fa318f55a7faa3ca">01774</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CDCR_LINKQUAL_M    0x00000300  // Link Quality Indication</span>
<a name="l01775"></a><a class="code" href="hw__emac_8h.html#a964fa09317a6a6b9a53c9ff137423ab8">01775</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CDCR_LINKQUAL_GOOD 0x00000100  // Good Quality Link Indication</span>
<a name="l01776"></a><a class="code" href="hw__emac_8h.html#aa7526ff5d517e0644217757af60d2801">01776</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CDCR_LINKQUAL_MILD 0x00000200  // Mid- Quality Link Indication</span>
<a name="l01777"></a><a class="code" href="hw__emac_8h.html#a0412aeb0aefdf3551ae9efc1d062c815">01777</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CDCR_LINKQUAL_POOR 0x00000300  // Poor Quality Link Indication</span>
<a name="l01778"></a><a class="code" href="hw__emac_8h.html#a4a47f7f74edec6e460bd3536e0819bdc">01778</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CDCR_DONE          0x00000002  // Cable Diagnostic Process Done</span>
<a name="l01779"></a><a class="code" href="hw__emac_8h.html#ac06a39e8314e323cf686752bd1f78615">01779</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_CDCR_FAIL          0x00000001  // Cable Diagnostic Process Fail</span>
<a name="l01780"></a>01780 <span class="preprocessor"></span>
<a name="l01781"></a>01781 <span class="comment">//*****************************************************************************</span>
<a name="l01782"></a>01782 <span class="comment">//</span>
<a name="l01783"></a>01783 <span class="comment">// The following are defines for the bit fields in the EPHY_RCR register.</span>
<a name="l01784"></a>01784 <span class="comment">//</span>
<a name="l01785"></a>01785 <span class="comment">//*****************************************************************************</span>
<a name="l01786"></a><a class="code" href="hw__emac_8h.html#a912e842392d06eb9ebd650f94bd43559">01786</a> <span class="preprocessor">#define EPHY_RCR_SWRST          0x00008000  // Software Reset</span>
<a name="l01787"></a><a class="code" href="hw__emac_8h.html#a5e7737f743fc48ed9f3d11375bfe267a">01787</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_RCR_SWRESTART      0x00004000  // Software Restart</span>
<a name="l01788"></a>01788 <span class="preprocessor"></span>
<a name="l01789"></a>01789 <span class="comment">//*****************************************************************************</span>
<a name="l01790"></a>01790 <span class="comment">//</span>
<a name="l01791"></a>01791 <span class="comment">// The following are defines for the bit fields in the EPHY_LEDCFG register.</span>
<a name="l01792"></a>01792 <span class="comment">//</span>
<a name="l01793"></a>01793 <span class="comment">//*****************************************************************************</span>
<a name="l01794"></a><a class="code" href="hw__emac_8h.html#a3f013baa08246f80a8ec03e3fed96a29">01794</a> <span class="preprocessor">#define EPHY_LEDCFG_LED2_M      0x00000F00  // LED2 Configuration</span>
<a name="l01795"></a><a class="code" href="hw__emac_8h.html#a39e8bb802b0a0ac9e299b619b40a7856">01795</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED2_LINK   0x00000000  // Link OK</span>
<a name="l01796"></a><a class="code" href="hw__emac_8h.html#ac55851584ef44a690cd99f23960fd680">01796</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED2_RXTX   0x00000100  // RX/TX Activity</span>
<a name="l01797"></a><a class="code" href="hw__emac_8h.html#aab59a2c08f62c3cb1a235fe556140dc2">01797</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED2_TX     0x00000200  // TX Activity</span>
<a name="l01798"></a><a class="code" href="hw__emac_8h.html#a84caa80be2cf0786cf55ef96c7ac36f4">01798</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED2_RX     0x00000300  // RX Activity</span>
<a name="l01799"></a><a class="code" href="hw__emac_8h.html#a4f66779d56555c99134e2e2fa2d2f051">01799</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED2_COL    0x00000400  // Collision</span>
<a name="l01800"></a><a class="code" href="hw__emac_8h.html#a76cd5bb6fed65c4d8653f89ee2de9d38">01800</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED2_100BT  0x00000500  // 100-Base TX</span>
<a name="l01801"></a><a class="code" href="hw__emac_8h.html#ad48b33c6d17986cb387694da2e0bd186">01801</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED2_10BT   0x00000600  // 10-Base TX</span>
<a name="l01802"></a><a class="code" href="hw__emac_8h.html#ac313606e26af1c5c13213b06942a3a59">01802</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED2_FD     0x00000700  // Full Duplex</span>
<a name="l01803"></a><a class="code" href="hw__emac_8h.html#ac3675496d0d71956fd6a2c8299cb5646">01803</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED2_LINKTXRX                                             \</span>
<a name="l01804"></a>01804 <span class="preprocessor">                                0x00000800  // Link OK/Blink on TX/RX Activity</span>
<a name="l01805"></a><a class="code" href="hw__emac_8h.html#a1620a40a61cd2db4c012f1e77b08e59a">01805</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED1_M      0x000000F0  // LED1 Configuration</span>
<a name="l01806"></a><a class="code" href="hw__emac_8h.html#ad5279e88f0a1b7ba6b80be2527ce52bd">01806</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED1_LINK   0x00000000  // Link OK</span>
<a name="l01807"></a><a class="code" href="hw__emac_8h.html#ab26830f963895e92ed3889de6a772344">01807</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED1_RXTX   0x00000010  // RX/TX Activity</span>
<a name="l01808"></a><a class="code" href="hw__emac_8h.html#a64aa1a85b65edc824f6051ae554a970b">01808</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED1_TX     0x00000020  // TX Activity</span>
<a name="l01809"></a><a class="code" href="hw__emac_8h.html#a8b5423844eb7499319a1e40d7a51db27">01809</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED1_RX     0x00000030  // RX Activity</span>
<a name="l01810"></a><a class="code" href="hw__emac_8h.html#af45c9ba872d3ecc507f22f81564fb4c2">01810</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED1_COL    0x00000040  // Collision</span>
<a name="l01811"></a><a class="code" href="hw__emac_8h.html#abcfb6d9f2025a9aa8677ab7eea1dfb36">01811</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED1_100BT  0x00000050  // 100-Base TX</span>
<a name="l01812"></a><a class="code" href="hw__emac_8h.html#a1dc09adb9e7bea2fae9ff2db81c31c17">01812</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED1_10BT   0x00000060  // 10-Base TX</span>
<a name="l01813"></a><a class="code" href="hw__emac_8h.html#ad87d3c5c5234a9904499e270de2707ee">01813</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED1_FD     0x00000070  // Full Duplex</span>
<a name="l01814"></a><a class="code" href="hw__emac_8h.html#ab3e5b568023f206066d19eedc3ffad06">01814</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED1_LINKTXRX                                             \</span>
<a name="l01815"></a>01815 <span class="preprocessor">                                0x00000080  // Link OK/Blink on TX/RX Activity</span>
<a name="l01816"></a><a class="code" href="hw__emac_8h.html#a212d52561595c0206a3d9ec5fc9e38be">01816</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED0_M      0x0000000F  // LED0 Configuration</span>
<a name="l01817"></a><a class="code" href="hw__emac_8h.html#ae103fd18a4e12c51e6ec152b723f97dc">01817</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED0_LINK   0x00000000  // Link OK</span>
<a name="l01818"></a><a class="code" href="hw__emac_8h.html#a0db8093fed342cab5f4d7d7bac354382">01818</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED0_RXTX   0x00000001  // RX/TX Activity</span>
<a name="l01819"></a><a class="code" href="hw__emac_8h.html#afa11677e58bc4d7b8e84fca9bf72fb5d">01819</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED0_TX     0x00000002  // TX Activity</span>
<a name="l01820"></a><a class="code" href="hw__emac_8h.html#a25cdcb66550b91284359f539f973ed35">01820</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED0_RX     0x00000003  // RX Activity</span>
<a name="l01821"></a><a class="code" href="hw__emac_8h.html#a85b395327df2a0d4bbc784e1bf543bcc">01821</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED0_COL    0x00000004  // Collision</span>
<a name="l01822"></a><a class="code" href="hw__emac_8h.html#a0e7e80a1d90b61bd156d342f06526550">01822</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED0_100BT  0x00000005  // 100-Base TX</span>
<a name="l01823"></a><a class="code" href="hw__emac_8h.html#ab71127166518e4b874ff9312ef5b0095">01823</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED0_10BT   0x00000006  // 10-Base TX</span>
<a name="l01824"></a><a class="code" href="hw__emac_8h.html#a9f8598188a54c5f7da2c22093a833b54">01824</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED0_FD     0x00000007  // Full Duplex</span>
<a name="l01825"></a><a class="code" href="hw__emac_8h.html#a198566f4386d240199517c745039e0c6">01825</a> <span class="preprocessor"></span><span class="preprocessor">#define EPHY_LEDCFG_LED0_LINKTXRX                                             \</span>
<a name="l01826"></a>01826 <span class="preprocessor">                                0x00000008  // Link OK/Blink on TX/RX Activity</span>
<a name="l01827"></a>01827 <span class="preprocessor"></span>
<a name="l01828"></a>01828 <span class="comment">//*****************************************************************************</span>
<a name="l01829"></a>01829 <span class="comment">//</span>
<a name="l01830"></a>01830 <span class="comment">// The following definitions are deprecated.</span>
<a name="l01831"></a>01831 <span class="comment">//</span>
<a name="l01832"></a>01832 <span class="comment">//*****************************************************************************</span>
<a name="l01833"></a>01833 <span class="preprocessor">#ifndef DEPRECATED</span>
<a name="l01834"></a>01834 <span class="preprocessor"></span>
<a name="l01835"></a>01835 <span class="comment">//*****************************************************************************</span>
<a name="l01836"></a>01836 <span class="comment">//</span>
<a name="l01837"></a>01837 <span class="comment">// The following are deprecated defines for the bit fields in the EMAC_O_CC</span>
<a name="l01838"></a>01838 <span class="comment">// register.</span>
<a name="l01839"></a>01839 <span class="comment">//</span>
<a name="l01840"></a>01840 <span class="comment">//*****************************************************************************</span>
<a name="l01841"></a><a class="code" href="hw__emac_8h.html#aa7e7dabdf4deacf464fd08c50770d53b">01841</a> <span class="preprocessor">#define EMAC_CC_CS_PA7          0x00000001  // GPIO</span>
<a name="l01842"></a>01842 <span class="preprocessor"></span>
<a name="l01843"></a>01843 <span class="preprocessor">#endif</span>
<a name="l01844"></a>01844 <span class="preprocessor"></span>
<a name="l01845"></a>01845 <span class="preprocessor">#endif // __HW_EMAC_H__</span>
</pre></div></div><!-- contents -->
</div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Defines</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="hw__emac_8h.html">hw_emac.h</a>      </li>

    <li class="footer">Generated on Tue Jan 27 2015 22:02:15 for EE445M Real Time Operating Systems by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.7.6.1 </li>
   </ul>
 </div>


</body>
</html>
