<?xml version="1.0" encoding="ISO-8859-1"?>

<!-- AMC13 Spartan-6 Address Table -->

<node id="TOP">
  <node id="ID" address="0x0" permission="rw" description="Read IPBus version / address 0 alias" tags="ID"/>
  <node id="CONTROL0" address="0x0" permission="rw" description="Control register" tags="CONTROL0">
    <node id="T2_SERIAL_NO" mask="0xffff0000" permission="r" description="T2 Serial Number" tags="CONTROL0"/>
    <node id="T2_FIRM_VER" mask="0xffff" permission="r" description="T2 Firmware Version Number" tags="CONTROL0"/>
    <node id="START_V6" mask="0x10" permission="w" description="Start V6 configuration" tags="CONTROL0"/>
    <node id="START_V6_S6" mask="0x100" permission="w" description="Start both V6 and S6 Configuration" tags="CONTROL0"/>
  </node>
  <node id="ACTION">
    <node id="RESETS">
      <node id="GENERAL" address="0x0" mask="0x1" permission="w" description="bit 0 - general reset" tags="CONTROL0"/>
    </node>
  </node>  
  <node id="FLASH_CMD" address="0x1" permission="rw" description="Flash command (operation length)" tags="FLASH_CMD">
    <node id="FLASH_STATUS" mask="0xff" permission="r" description="Flash status" tags="FLASH_CMD"/>
    <node id="FLASH_BUSY" mask="0x1" permission="r" description="bit 0 - flash I/O busy" tags="FLASH_CMD"/>
  </node>
  <node id="TTC_ENABLE" address="0x2" permission="rw" description="Reads back what was written to Virtex 0x3" tags="TTC_ENABLE"/>
  <node id="CRC_READ" address="0x3" permission="r" description="Virtex6 config data file CRC (same algo as DCC2)" tags="CRC_READ">
    <node id="V_INIT_B_LOW" mask="0x80000000" permission="r" description="if '1', virtex chip INIT_B is low" tags="CRC_READ"/>
    <node id="V_DONE_LOW" mask="0x40000000" permission="r" description="if '1', virtex chip DONE is low" tags="CRC_READ"/>
    <node id="CONFIG_CRC" mask="0xffffff" permission="r" description="configuration data CRC" tags="CRC_READ"/>
  </node>
  <node id="TTC_EVN" address="0x4" permission="r" description="TTC event number register" tags="TTC_EVN"/>
  <node id="TTC_BCN" address="0x5" permission="r" description="TTC L1 Bunch count register" tags="TTC_BCN"/>
  <node id="TTC_ORN" address="0x6" permission="r" description="TTC L1 Orbit count register" tags="TTC_ORN"/>
  <node id="TTC_BCNT_ERR" address="0x7" permission="r" description="TTC Bunch count error counter" tags="TTC_BCNT_ERR"/>
  <node id="TTC_SGL_ERR" address="0x8" permission="r" description="TTC single bit error count" tags="TTC_SGL_ERR"/>
  <node id="TTC_MUL_ERR" address="0x9" permission="r" description="TTC multi bit error count" tags="TTC_MUL_ERR"/>
  <node id="T1_SERIAL_NO" address="0xa" permission="r" description="T1 Serial Number" tags="T1_SERIAL_NO"/>
  <node id="TTC_ADDL_DEST" address="0xd" permission="rw" description="Bitmask of additional locations to send TTC clock/data" tags="TTC_ADDL_DEST"/>
  <node id="T2_FPGA_DNA_LO" address="0xe" permission="r" description="Bits 0-31 of FPGA DNA" tags="T2_FPGA_DNA_LO"/>
  <node id="T2_FPGA_DNA_HI" address="0xf" permission="r" description="Bits 32-56 of FPGA DNA" tags="T2_FPGA_DNA_HI"/>
  <node id="FLASH_WBUF" address="0x1000" permission="rw" description="Flash write buffer (buffer is R/W)" tags="FLASH_WBUF"/>
  <node id="FLASH_RBUF" address="0x1080" permission="rw" description="Flash read buffer (buffer is R/W)" tags="FLASH_RBUF"/>
</node>
