<profile>

<section name = "Vivado HLS Report for 'dma_master_driver'" level="0">
<item name = "Date">Wed Mar 29 23:24:17 2023
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">hls_proj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">artix7</item>
<item name = "Target device">xc7a200tsbg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.750, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
<column name="grp_transfer_chunk_1_fu_87">transfer_chunk_1, ?, ?, ?, ?, none</column>
<column name="grp_transfer_chunk_fu_95">transfer_chunk, ?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, inf, no</column>
<column name=" + Loop 1.1">?, ?, ?, -, -, 900, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, 1, -, -</column>
<column name="Expression">-, -, 0, 30</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">2, -, 1942, 5850</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 618</column>
<column name="Register">-, -, 76, -</column>
<specialColumn name="Available">730, 740, 269200, 129000</specialColumn>
<specialColumn name="Utilization (%)">~0, ~0, ~0, 5</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="dma_master_driver_dma0_m_axi_U">dma_master_driver_dma0_m_axi, 2, 0, 512, 580</column>
<column name="dma_master_driverbkb_U11">dma_master_driverbkb, 0, 0, 226, 140</column>
<column name="grp_transfer_chunk_fu_95">transfer_chunk, 0, 0, 602, 2565</column>
<column name="grp_transfer_chunk_1_fu_87">transfer_chunk_1, 0, 0, 602, 2565</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="dma_master_drivercud_U12">dma_master_drivercud, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="chunk_ctr_1_fu_114_p2">+, 0, 0, 17, 10, 1</column>
<column name="exitcond_fu_108_p2">icmp, 0, 0, 13, 10, 8</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">129, 28, 1, 28</column>
<column name="chunk_ctr_reg_76">9, 2, 10, 20</column>
<column name="dma0_ARADDR">15, 3, 32, 96</column>
<column name="dma0_ARBURST">15, 3, 2, 6</column>
<column name="dma0_ARCACHE">15, 3, 4, 12</column>
<column name="dma0_ARID">15, 3, 1, 3</column>
<column name="dma0_ARLEN">15, 3, 32, 96</column>
<column name="dma0_ARLOCK">15, 3, 2, 6</column>
<column name="dma0_ARPROT">15, 3, 3, 9</column>
<column name="dma0_ARQOS">15, 3, 4, 12</column>
<column name="dma0_ARREGION">15, 3, 4, 12</column>
<column name="dma0_ARSIZE">15, 3, 3, 9</column>
<column name="dma0_ARUSER">15, 3, 1, 3</column>
<column name="dma0_ARVALID">15, 3, 1, 3</column>
<column name="dma0_AWADDR">15, 3, 32, 96</column>
<column name="dma0_AWBURST">15, 3, 2, 6</column>
<column name="dma0_AWCACHE">15, 3, 4, 12</column>
<column name="dma0_AWID">15, 3, 1, 3</column>
<column name="dma0_AWLEN">15, 3, 32, 96</column>
<column name="dma0_AWLOCK">15, 3, 2, 6</column>
<column name="dma0_AWPROT">15, 3, 3, 9</column>
<column name="dma0_AWQOS">15, 3, 4, 12</column>
<column name="dma0_AWREGION">15, 3, 4, 12</column>
<column name="dma0_AWSIZE">15, 3, 3, 9</column>
<column name="dma0_AWUSER">15, 3, 1, 3</column>
<column name="dma0_AWVALID">15, 3, 1, 3</column>
<column name="dma0_BREADY">15, 3, 1, 3</column>
<column name="dma0_RREADY">15, 3, 1, 3</column>
<column name="dma0_WDATA">15, 3, 32, 96</column>
<column name="dma0_WID">15, 3, 1, 3</column>
<column name="dma0_WLAST">15, 3, 1, 3</column>
<column name="dma0_WSTRB">15, 3, 4, 12</column>
<column name="dma0_WUSER">15, 3, 1, 3</column>
<column name="dma0_WVALID">15, 3, 1, 3</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">27, 0, 27, 0</column>
<column name="chunk_ctr_1_reg_175">10, 0, 10, 0</column>
<column name="chunk_ctr_reg_76">10, 0, 10, 0</column>
<column name="grp_transfer_chunk_1_fu_87_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_transfer_chunk_fu_95_ap_start_reg">1, 0, 1, 0</column>
<column name="input_row_reg_190">8, 0, 10, 2</column>
<column name="tmp_1_reg_185">8, 0, 8, 0</column>
<column name="tmp_2_reg_196">11, 0, 11, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, dma_master_driver, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, dma_master_driver, return value</column>
<column name="m_axi_dma0_AWVALID">out, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_AWREADY">in, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_AWADDR">out, 32, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_AWID">out, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_AWLEN">out, 8, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_AWSIZE">out, 3, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_AWBURST">out, 2, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_AWLOCK">out, 2, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_AWCACHE">out, 4, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_AWPROT">out, 3, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_AWQOS">out, 4, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_AWREGION">out, 4, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_AWUSER">out, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_WVALID">out, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_WREADY">in, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_WDATA">out, 32, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_WSTRB">out, 4, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_WLAST">out, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_WID">out, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_WUSER">out, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARVALID">out, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARREADY">in, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARADDR">out, 32, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARID">out, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARLEN">out, 8, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARSIZE">out, 3, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARBURST">out, 2, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARLOCK">out, 2, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARCACHE">out, 4, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARPROT">out, 3, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARQOS">out, 4, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARREGION">out, 4, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_ARUSER">out, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_RVALID">in, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_RREADY">out, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_RDATA">in, 32, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_RLAST">in, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_RID">in, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_RUSER">in, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_RRESP">in, 2, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_BVALID">in, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_BREADY">out, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_BRESP">in, 2, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_BID">in, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma0_BUSER">in, 1, m_axi, dma0, pointer</column>
<column name="m_axi_dma1_AWVALID">out, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_AWREADY">in, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_AWADDR">out, 32, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_AWID">out, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_AWLEN">out, 8, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_AWSIZE">out, 3, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_AWBURST">out, 2, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_AWLOCK">out, 2, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_AWCACHE">out, 4, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_AWPROT">out, 3, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_AWQOS">out, 4, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_AWREGION">out, 4, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_AWUSER">out, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_WVALID">out, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_WREADY">in, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_WDATA">out, 32, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_WSTRB">out, 4, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_WLAST">out, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_WID">out, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_WUSER">out, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARVALID">out, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARREADY">in, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARADDR">out, 32, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARID">out, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARLEN">out, 8, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARSIZE">out, 3, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARBURST">out, 2, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARLOCK">out, 2, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARCACHE">out, 4, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARPROT">out, 3, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARQOS">out, 4, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARREGION">out, 4, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_ARUSER">out, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_RVALID">in, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_RREADY">out, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_RDATA">in, 32, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_RLAST">in, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_RID">in, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_RUSER">in, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_RRESP">in, 2, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_BVALID">in, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_BREADY">out, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_BRESP">in, 2, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_BID">in, 1, m_axi, dma1, pointer</column>
<column name="m_axi_dma1_BUSER">in, 1, m_axi, dma1, pointer</column>
<column name="frame_trigger_V">in, 1, ap_none, frame_trigger_V, scalar</column>
</table>
</item>
</section>
</profile>
