Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sat Apr  4 22:32:25 2020
| Host         : LAPTOP-8K9SBMUC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Top_Student_timing_summary_routed.rpt -pb Top_Student_timing_summary_routed.pb -rpx Top_Student_timing_summary_routed.rpx -warn_on_violation
| Design       : Top_Student
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 12 register/latch pins with no clock driven by root clock pin: c3/Z_reg/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: d2/Max_reg[10]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: d2/Max_reg[11]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: d2/Max_reg[1]/Q (HIGH)

 There are 19 register/latch pins with no clock driven by root clock pin: d2/Max_reg[2]/Q (HIGH)

 There are 21 register/latch pins with no clock driven by root clock pin: d2/Max_reg[3]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: d2/Max_reg[4]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: d2/Max_reg[5]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: d2/Max_reg[6]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: d2/Max_reg[7]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: d2/Max_reg[8]/Q (HIGH)

 There are 23 register/latch pins with no clock driven by root clock pin: d2/Max_reg[9]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: d5/dut0/OUTCLOCK_reg/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: d5/name_reg[0]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: d5/name_reg[1]/Q (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: d5/name_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: dev1/sclk_reg/Q (HIGH)

 There are 142 register/latch pins with no clock driven by root clock pin: dev3/CLKOUT_reg/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: dev4/dut0/OUTCLOCK_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: dev5/Z_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: dev8/dev1/dut0/OUTCLOCK_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: sc/Z_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 485 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 17 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.246        0.000                      0                  602        0.114        0.000                      0                  602        4.500        0.000                       0                   404  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.246        0.000                      0                  602        0.114        0.000                      0                  602        4.500        0.000                       0                   404  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.114ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (required time - arrival time)
  Source:                 d6/right_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d6/pixel_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.785ns  (logic 3.470ns (35.461%)  route 6.315ns (64.539%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.545     5.066    d6/CLOCK_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  d6/right_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  d6/right_reg[1]/Q
                         net (fo=56, routed)          1.610     7.132    d6/right_reg_n_0_[1]
    SLICE_X7Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.256 r  d6/pixel_data[10]_i_1942/O
                         net (fo=1, routed)           0.000     7.256    d6/pixel_data[10]_i_1942_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.806 r  d6/pixel_data_reg[10]_i_1762/CO[3]
                         net (fo=1, routed)           0.000     7.806    d6/pixel_data_reg[10]_i_1762_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.920 r  d6/pixel_data_reg[10]_i_1761/CO[3]
                         net (fo=1, routed)           0.000     7.920    d6/pixel_data_reg[10]_i_1761_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  d6/pixel_data_reg[10]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.034    d6/pixel_data_reg[10]_i_1374_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.148 r  d6/pixel_data_reg[10]_i_1373/CO[3]
                         net (fo=1, routed)           0.000     8.148    d6/pixel_data_reg[10]_i_1373_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.262 r  d6/pixel_data_reg[10]_i_911/CO[3]
                         net (fo=1, routed)           0.000     8.262    d6/pixel_data_reg[10]_i_911_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  d6/pixel_data_reg[10]_i_910/CO[3]
                         net (fo=1, routed)           0.000     8.376    d6/pixel_data_reg[10]_i_910_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 f  d6/pixel_data_reg[10]_i_492/O[1]
                         net (fo=1, routed)           0.640     9.350    d6/pixel_data_reg[10]_i_492_n_6
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.303     9.653 r  d6/pixel_data[10]_i_227/O
                         net (fo=1, routed)           0.000     9.653    d6/pixel_data[10]_i_227_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 r  d6/pixel_data_reg[10]_i_86/CO[3]
                         net (fo=2, routed)           1.648    11.814    d6/pixel_data578_in
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.938 r  d6/pixel_data[10]_i_25__0/O
                         net (fo=1, routed)           0.932    12.870    d6/pixel_data[10]_i_25__0_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124    12.994 r  d6/pixel_data[10]_i_9__0/O
                         net (fo=3, routed)           0.289    13.283    d6/pixel_data[10]_i_9__0_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    13.407 f  d6/pixel_data[5]_i_13__0/O
                         net (fo=1, routed)           0.500    13.907    d6/pixel_data[5]_i_13__0_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I3_O)        0.124    14.031 r  d6/pixel_data[5]_i_4/O
                         net (fo=5, routed)           0.696    14.727    d6/pixel_data[5]_i_4_n_0
    SLICE_X5Y62          LUT6 (Prop_lut6_I5_O)        0.124    14.851 r  d6/pixel_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000    14.851    d6/pixel_data[2]_i_1__0_n_0
    SLICE_X5Y62          FDRE                                         r  d6/pixel_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.503    14.844    d6/CLOCK_IBUF_BUFG
    SLICE_X5Y62          FDRE                                         r  d6/pixel_data_reg[2]/C
                         clock pessimism              0.258    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X5Y62          FDRE (Setup_fdre_C_D)        0.031    15.098    d6/pixel_data_reg[2]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                         -14.851    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.284ns  (required time - arrival time)
  Source:                 d6/right_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d6/pixel_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.797ns  (logic 3.470ns (35.420%)  route 6.327ns (64.579%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.545     5.066    d6/CLOCK_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  d6/right_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  d6/right_reg[1]/Q
                         net (fo=56, routed)          1.610     7.132    d6/right_reg_n_0_[1]
    SLICE_X7Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.256 r  d6/pixel_data[10]_i_1942/O
                         net (fo=1, routed)           0.000     7.256    d6/pixel_data[10]_i_1942_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.806 r  d6/pixel_data_reg[10]_i_1762/CO[3]
                         net (fo=1, routed)           0.000     7.806    d6/pixel_data_reg[10]_i_1762_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.920 r  d6/pixel_data_reg[10]_i_1761/CO[3]
                         net (fo=1, routed)           0.000     7.920    d6/pixel_data_reg[10]_i_1761_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  d6/pixel_data_reg[10]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.034    d6/pixel_data_reg[10]_i_1374_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.148 r  d6/pixel_data_reg[10]_i_1373/CO[3]
                         net (fo=1, routed)           0.000     8.148    d6/pixel_data_reg[10]_i_1373_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.262 r  d6/pixel_data_reg[10]_i_911/CO[3]
                         net (fo=1, routed)           0.000     8.262    d6/pixel_data_reg[10]_i_911_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  d6/pixel_data_reg[10]_i_910/CO[3]
                         net (fo=1, routed)           0.000     8.376    d6/pixel_data_reg[10]_i_910_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 f  d6/pixel_data_reg[10]_i_492/O[1]
                         net (fo=1, routed)           0.640     9.350    d6/pixel_data_reg[10]_i_492_n_6
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.303     9.653 r  d6/pixel_data[10]_i_227/O
                         net (fo=1, routed)           0.000     9.653    d6/pixel_data[10]_i_227_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 r  d6/pixel_data_reg[10]_i_86/CO[3]
                         net (fo=2, routed)           1.648    11.814    d6/pixel_data578_in
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.938 r  d6/pixel_data[10]_i_25__0/O
                         net (fo=1, routed)           0.932    12.870    d6/pixel_data[10]_i_25__0_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124    12.994 r  d6/pixel_data[10]_i_9__0/O
                         net (fo=3, routed)           0.289    13.283    d6/pixel_data[10]_i_9__0_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    13.407 f  d6/pixel_data[5]_i_13__0/O
                         net (fo=1, routed)           0.500    13.907    d6/pixel_data[5]_i_13__0_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I3_O)        0.124    14.031 r  d6/pixel_data[5]_i_4/O
                         net (fo=5, routed)           0.708    14.738    d6/pixel_data[5]_i_4_n_0
    SLICE_X6Y61          LUT6 (Prop_lut6_I1_O)        0.124    14.862 r  d6/pixel_data[1]_i_1__0/O
                         net (fo=1, routed)           0.000    14.862    d6/pixel_data[1]_i_1__0_n_0
    SLICE_X6Y61          FDRE                                         r  d6/pixel_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.504    14.845    d6/CLOCK_IBUF_BUFG
    SLICE_X6Y61          FDRE                                         r  d6/pixel_data_reg[1]/C
                         clock pessimism              0.258    15.103    
                         clock uncertainty           -0.035    15.068    
    SLICE_X6Y61          FDRE (Setup_fdre_C_D)        0.079    15.147    d6/pixel_data_reg[1]
  -------------------------------------------------------------------
                         required time                         15.147    
                         arrival time                         -14.862    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.391ns  (required time - arrival time)
  Source:                 d6/right_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d6/pixel_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.624ns  (logic 3.346ns (34.768%)  route 6.278ns (65.232%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.545     5.066    d6/CLOCK_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  d6/right_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  d6/right_reg[1]/Q
                         net (fo=56, routed)          1.610     7.132    d6/right_reg_n_0_[1]
    SLICE_X7Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.256 r  d6/pixel_data[10]_i_1942/O
                         net (fo=1, routed)           0.000     7.256    d6/pixel_data[10]_i_1942_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.806 r  d6/pixel_data_reg[10]_i_1762/CO[3]
                         net (fo=1, routed)           0.000     7.806    d6/pixel_data_reg[10]_i_1762_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.920 r  d6/pixel_data_reg[10]_i_1761/CO[3]
                         net (fo=1, routed)           0.000     7.920    d6/pixel_data_reg[10]_i_1761_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  d6/pixel_data_reg[10]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.034    d6/pixel_data_reg[10]_i_1374_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.148 r  d6/pixel_data_reg[10]_i_1373/CO[3]
                         net (fo=1, routed)           0.000     8.148    d6/pixel_data_reg[10]_i_1373_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.262 r  d6/pixel_data_reg[10]_i_911/CO[3]
                         net (fo=1, routed)           0.000     8.262    d6/pixel_data_reg[10]_i_911_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  d6/pixel_data_reg[10]_i_910/CO[3]
                         net (fo=1, routed)           0.000     8.376    d6/pixel_data_reg[10]_i_910_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 f  d6/pixel_data_reg[10]_i_492/O[1]
                         net (fo=1, routed)           0.640     9.350    d6/pixel_data_reg[10]_i_492_n_6
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.303     9.653 r  d6/pixel_data[10]_i_227/O
                         net (fo=1, routed)           0.000     9.653    d6/pixel_data[10]_i_227_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 r  d6/pixel_data_reg[10]_i_86/CO[3]
                         net (fo=2, routed)           1.648    11.814    d6/pixel_data578_in
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.938 r  d6/pixel_data[10]_i_25__0/O
                         net (fo=1, routed)           0.932    12.870    d6/pixel_data[10]_i_25__0_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124    12.994 r  d6/pixel_data[10]_i_9__0/O
                         net (fo=3, routed)           0.753    13.746    d6/pixel_data[10]_i_9__0_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I4_O)        0.124    13.870 f  d6/pixel_data[10]_i_2__0/O
                         net (fo=3, routed)           0.695    14.566    d6/pixel_data[10]_i_2__0_n_0
    SLICE_X8Y60          LUT6 (Prop_lut6_I0_O)        0.124    14.690 r  d6/pixel_data[10]_i_1__0/O
                         net (fo=1, routed)           0.000    14.690    d6/pixel_data[10]_i_1__0_n_0
    SLICE_X8Y60          FDRE                                         r  d6/pixel_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.438    14.779    d6/CLOCK_IBUF_BUFG
    SLICE_X8Y60          FDRE                                         r  d6/pixel_data_reg[10]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X8Y60          FDRE (Setup_fdre_C_D)        0.079    15.081    d6/pixel_data_reg[10]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -14.690    
  -------------------------------------------------------------------
                         slack                                  0.391    

Slack (MET) :             0.426ns  (required time - arrival time)
  Source:                 d6/right_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d6/pixel_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.656ns  (logic 3.470ns (35.938%)  route 6.186ns (64.062%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.545     5.066    d6/CLOCK_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  d6/right_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  d6/right_reg[1]/Q
                         net (fo=56, routed)          1.610     7.132    d6/right_reg_n_0_[1]
    SLICE_X7Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.256 r  d6/pixel_data[10]_i_1942/O
                         net (fo=1, routed)           0.000     7.256    d6/pixel_data[10]_i_1942_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.806 r  d6/pixel_data_reg[10]_i_1762/CO[3]
                         net (fo=1, routed)           0.000     7.806    d6/pixel_data_reg[10]_i_1762_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.920 r  d6/pixel_data_reg[10]_i_1761/CO[3]
                         net (fo=1, routed)           0.000     7.920    d6/pixel_data_reg[10]_i_1761_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  d6/pixel_data_reg[10]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.034    d6/pixel_data_reg[10]_i_1374_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.148 r  d6/pixel_data_reg[10]_i_1373/CO[3]
                         net (fo=1, routed)           0.000     8.148    d6/pixel_data_reg[10]_i_1373_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.262 r  d6/pixel_data_reg[10]_i_911/CO[3]
                         net (fo=1, routed)           0.000     8.262    d6/pixel_data_reg[10]_i_911_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  d6/pixel_data_reg[10]_i_910/CO[3]
                         net (fo=1, routed)           0.000     8.376    d6/pixel_data_reg[10]_i_910_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 f  d6/pixel_data_reg[10]_i_492/O[1]
                         net (fo=1, routed)           0.640     9.350    d6/pixel_data_reg[10]_i_492_n_6
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.303     9.653 r  d6/pixel_data[10]_i_227/O
                         net (fo=1, routed)           0.000     9.653    d6/pixel_data[10]_i_227_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 r  d6/pixel_data_reg[10]_i_86/CO[3]
                         net (fo=2, routed)           1.648    11.814    d6/pixel_data578_in
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.938 r  d6/pixel_data[10]_i_25__0/O
                         net (fo=1, routed)           0.932    12.870    d6/pixel_data[10]_i_25__0_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124    12.994 r  d6/pixel_data[10]_i_9__0/O
                         net (fo=3, routed)           0.289    13.283    d6/pixel_data[10]_i_9__0_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    13.407 f  d6/pixel_data[5]_i_13__0/O
                         net (fo=1, routed)           0.500    13.907    d6/pixel_data[5]_i_13__0_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I3_O)        0.124    14.031 r  d6/pixel_data[5]_i_4/O
                         net (fo=5, routed)           0.567    14.597    d6/pixel_data[5]_i_4_n_0
    SLICE_X6Y59          LUT6 (Prop_lut6_I1_O)        0.124    14.721 r  d6/pixel_data[4]_i_1__0/O
                         net (fo=1, routed)           0.000    14.721    d6/pixel_data[4]_i_1__0_n_0
    SLICE_X6Y59          FDRE                                         r  d6/pixel_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.505    14.846    d6/CLOCK_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  d6/pixel_data_reg[4]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.079    15.148    d6/pixel_data_reg[4]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                         -14.721    
  -------------------------------------------------------------------
                         slack                                  0.426    

Slack (MET) :             0.427ns  (required time - arrival time)
  Source:                 d6/right_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d6/pixel_data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.657ns  (logic 3.470ns (35.934%)  route 6.187ns (64.066%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.545     5.066    d6/CLOCK_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  d6/right_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  d6/right_reg[1]/Q
                         net (fo=56, routed)          1.610     7.132    d6/right_reg_n_0_[1]
    SLICE_X7Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.256 r  d6/pixel_data[10]_i_1942/O
                         net (fo=1, routed)           0.000     7.256    d6/pixel_data[10]_i_1942_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.806 r  d6/pixel_data_reg[10]_i_1762/CO[3]
                         net (fo=1, routed)           0.000     7.806    d6/pixel_data_reg[10]_i_1762_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.920 r  d6/pixel_data_reg[10]_i_1761/CO[3]
                         net (fo=1, routed)           0.000     7.920    d6/pixel_data_reg[10]_i_1761_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  d6/pixel_data_reg[10]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.034    d6/pixel_data_reg[10]_i_1374_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.148 r  d6/pixel_data_reg[10]_i_1373/CO[3]
                         net (fo=1, routed)           0.000     8.148    d6/pixel_data_reg[10]_i_1373_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.262 r  d6/pixel_data_reg[10]_i_911/CO[3]
                         net (fo=1, routed)           0.000     8.262    d6/pixel_data_reg[10]_i_911_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  d6/pixel_data_reg[10]_i_910/CO[3]
                         net (fo=1, routed)           0.000     8.376    d6/pixel_data_reg[10]_i_910_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 f  d6/pixel_data_reg[10]_i_492/O[1]
                         net (fo=1, routed)           0.640     9.350    d6/pixel_data_reg[10]_i_492_n_6
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.303     9.653 r  d6/pixel_data[10]_i_227/O
                         net (fo=1, routed)           0.000     9.653    d6/pixel_data[10]_i_227_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 r  d6/pixel_data_reg[10]_i_86/CO[3]
                         net (fo=2, routed)           1.648    11.814    d6/pixel_data578_in
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.938 r  d6/pixel_data[10]_i_25__0/O
                         net (fo=1, routed)           0.932    12.870    d6/pixel_data[10]_i_25__0_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124    12.994 r  d6/pixel_data[10]_i_9__0/O
                         net (fo=3, routed)           0.289    13.283    d6/pixel_data[10]_i_9__0_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    13.407 f  d6/pixel_data[5]_i_13__0/O
                         net (fo=1, routed)           0.500    13.907    d6/pixel_data[5]_i_13__0_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I3_O)        0.124    14.031 r  d6/pixel_data[5]_i_4/O
                         net (fo=5, routed)           0.568    14.598    d6/pixel_data[5]_i_4_n_0
    SLICE_X6Y59          LUT5 (Prop_lut5_I2_O)        0.124    14.722 r  d6/pixel_data[5]_i_1__0/O
                         net (fo=1, routed)           0.000    14.722    d6/pixel_data[5]_i_1__0_n_0
    SLICE_X6Y59          FDRE                                         r  d6/pixel_data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.505    14.846    d6/CLOCK_IBUF_BUFG
    SLICE_X6Y59          FDRE                                         r  d6/pixel_data_reg[5]/C
                         clock pessimism              0.258    15.104    
                         clock uncertainty           -0.035    15.069    
    SLICE_X6Y59          FDRE (Setup_fdre_C_D)        0.081    15.150    d6/pixel_data_reg[5]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                         -14.722    
  -------------------------------------------------------------------
                         slack                                  0.427    

Slack (MET) :             0.440ns  (required time - arrival time)
  Source:                 d6/right_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d6/pixel_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.527ns  (logic 3.470ns (36.421%)  route 6.057ns (63.579%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.545     5.066    d6/CLOCK_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  d6/right_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  d6/right_reg[1]/Q
                         net (fo=56, routed)          1.610     7.132    d6/right_reg_n_0_[1]
    SLICE_X7Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.256 r  d6/pixel_data[10]_i_1942/O
                         net (fo=1, routed)           0.000     7.256    d6/pixel_data[10]_i_1942_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.806 r  d6/pixel_data_reg[10]_i_1762/CO[3]
                         net (fo=1, routed)           0.000     7.806    d6/pixel_data_reg[10]_i_1762_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.920 r  d6/pixel_data_reg[10]_i_1761/CO[3]
                         net (fo=1, routed)           0.000     7.920    d6/pixel_data_reg[10]_i_1761_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  d6/pixel_data_reg[10]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.034    d6/pixel_data_reg[10]_i_1374_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.148 r  d6/pixel_data_reg[10]_i_1373/CO[3]
                         net (fo=1, routed)           0.000     8.148    d6/pixel_data_reg[10]_i_1373_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.262 r  d6/pixel_data_reg[10]_i_911/CO[3]
                         net (fo=1, routed)           0.000     8.262    d6/pixel_data_reg[10]_i_911_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  d6/pixel_data_reg[10]_i_910/CO[3]
                         net (fo=1, routed)           0.000     8.376    d6/pixel_data_reg[10]_i_910_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 f  d6/pixel_data_reg[10]_i_492/O[1]
                         net (fo=1, routed)           0.640     9.350    d6/pixel_data_reg[10]_i_492_n_6
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.303     9.653 r  d6/pixel_data[10]_i_227/O
                         net (fo=1, routed)           0.000     9.653    d6/pixel_data[10]_i_227_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 f  d6/pixel_data_reg[10]_i_86/CO[3]
                         net (fo=2, routed)           1.648    11.814    d6/pixel_data578_in
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.938 f  d6/pixel_data[10]_i_25__0/O
                         net (fo=1, routed)           0.932    12.870    d6/pixel_data[10]_i_25__0_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124    12.994 f  d6/pixel_data[10]_i_9__0/O
                         net (fo=3, routed)           0.428    13.422    d6/pixel_data[10]_i_9__0_n_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.124    13.546 r  d6/pixel_data[15]_i_20__0/O
                         net (fo=1, routed)           0.264    13.810    d6/pixel_data[15]_i_20__0_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    13.934 f  d6/pixel_data[15]_i_7__0/O
                         net (fo=5, routed)           0.535    14.469    d6/pixel_data[15]_i_7__0_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I0_O)        0.124    14.593 r  d6/pixel_data[13]_i_1__0/O
                         net (fo=1, routed)           0.000    14.593    d6/pixel_data[13]_i_1__0_n_0
    SLICE_X9Y59          FDRE                                         r  d6/pixel_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.438    14.779    d6/CLOCK_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  d6/pixel_data_reg[13]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y59          FDRE (Setup_fdre_C_D)        0.032    15.034    d6/pixel_data_reg[13]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -14.593    
  -------------------------------------------------------------------
                         slack                                  0.440    

Slack (MET) :             0.444ns  (required time - arrival time)
  Source:                 d6/right_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d6/pixel_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.522ns  (logic 3.470ns (36.440%)  route 6.052ns (63.560%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.545     5.066    d6/CLOCK_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  d6/right_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  d6/right_reg[1]/Q
                         net (fo=56, routed)          1.610     7.132    d6/right_reg_n_0_[1]
    SLICE_X7Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.256 r  d6/pixel_data[10]_i_1942/O
                         net (fo=1, routed)           0.000     7.256    d6/pixel_data[10]_i_1942_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.806 r  d6/pixel_data_reg[10]_i_1762/CO[3]
                         net (fo=1, routed)           0.000     7.806    d6/pixel_data_reg[10]_i_1762_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.920 r  d6/pixel_data_reg[10]_i_1761/CO[3]
                         net (fo=1, routed)           0.000     7.920    d6/pixel_data_reg[10]_i_1761_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  d6/pixel_data_reg[10]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.034    d6/pixel_data_reg[10]_i_1374_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.148 r  d6/pixel_data_reg[10]_i_1373/CO[3]
                         net (fo=1, routed)           0.000     8.148    d6/pixel_data_reg[10]_i_1373_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.262 r  d6/pixel_data_reg[10]_i_911/CO[3]
                         net (fo=1, routed)           0.000     8.262    d6/pixel_data_reg[10]_i_911_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  d6/pixel_data_reg[10]_i_910/CO[3]
                         net (fo=1, routed)           0.000     8.376    d6/pixel_data_reg[10]_i_910_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 f  d6/pixel_data_reg[10]_i_492/O[1]
                         net (fo=1, routed)           0.640     9.350    d6/pixel_data_reg[10]_i_492_n_6
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.303     9.653 r  d6/pixel_data[10]_i_227/O
                         net (fo=1, routed)           0.000     9.653    d6/pixel_data[10]_i_227_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 f  d6/pixel_data_reg[10]_i_86/CO[3]
                         net (fo=2, routed)           1.648    11.814    d6/pixel_data578_in
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.938 f  d6/pixel_data[10]_i_25__0/O
                         net (fo=1, routed)           0.932    12.870    d6/pixel_data[10]_i_25__0_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124    12.994 f  d6/pixel_data[10]_i_9__0/O
                         net (fo=3, routed)           0.428    13.422    d6/pixel_data[10]_i_9__0_n_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.124    13.546 r  d6/pixel_data[15]_i_20__0/O
                         net (fo=1, routed)           0.264    13.810    d6/pixel_data[15]_i_20__0_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    13.934 f  d6/pixel_data[15]_i_7__0/O
                         net (fo=5, routed)           0.530    14.464    d6/pixel_data[15]_i_7__0_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I4_O)        0.124    14.588 r  d6/pixel_data[15]_i_2__0/O
                         net (fo=1, routed)           0.000    14.588    d6/pixel_data[15]_i_2__0_n_0
    SLICE_X9Y59          FDRE                                         r  d6/pixel_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.438    14.779    d6/CLOCK_IBUF_BUFG
    SLICE_X9Y59          FDRE                                         r  d6/pixel_data_reg[15]/C
                         clock pessimism              0.258    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X9Y59          FDRE (Setup_fdre_C_D)        0.031    15.033    d6/pixel_data_reg[15]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.588    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.453ns  (required time - arrival time)
  Source:                 d6/right_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d6/pixel_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.516ns  (logic 3.470ns (36.467%)  route 6.046ns (63.533%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT3=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.545     5.066    d6/CLOCK_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  d6/right_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  d6/right_reg[1]/Q
                         net (fo=56, routed)          1.610     7.132    d6/right_reg_n_0_[1]
    SLICE_X7Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.256 r  d6/pixel_data[10]_i_1942/O
                         net (fo=1, routed)           0.000     7.256    d6/pixel_data[10]_i_1942_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.806 r  d6/pixel_data_reg[10]_i_1762/CO[3]
                         net (fo=1, routed)           0.000     7.806    d6/pixel_data_reg[10]_i_1762_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.920 r  d6/pixel_data_reg[10]_i_1761/CO[3]
                         net (fo=1, routed)           0.000     7.920    d6/pixel_data_reg[10]_i_1761_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  d6/pixel_data_reg[10]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.034    d6/pixel_data_reg[10]_i_1374_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.148 r  d6/pixel_data_reg[10]_i_1373/CO[3]
                         net (fo=1, routed)           0.000     8.148    d6/pixel_data_reg[10]_i_1373_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.262 r  d6/pixel_data_reg[10]_i_911/CO[3]
                         net (fo=1, routed)           0.000     8.262    d6/pixel_data_reg[10]_i_911_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  d6/pixel_data_reg[10]_i_910/CO[3]
                         net (fo=1, routed)           0.000     8.376    d6/pixel_data_reg[10]_i_910_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 f  d6/pixel_data_reg[10]_i_492/O[1]
                         net (fo=1, routed)           0.640     9.350    d6/pixel_data_reg[10]_i_492_n_6
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.303     9.653 r  d6/pixel_data[10]_i_227/O
                         net (fo=1, routed)           0.000     9.653    d6/pixel_data[10]_i_227_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 f  d6/pixel_data_reg[10]_i_86/CO[3]
                         net (fo=2, routed)           1.648    11.814    d6/pixel_data578_in
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.938 f  d6/pixel_data[10]_i_25__0/O
                         net (fo=1, routed)           0.932    12.870    d6/pixel_data[10]_i_25__0_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124    12.994 f  d6/pixel_data[10]_i_9__0/O
                         net (fo=3, routed)           0.428    13.422    d6/pixel_data[10]_i_9__0_n_0
    SLICE_X9Y64          LUT3 (Prop_lut3_I0_O)        0.124    13.546 r  d6/pixel_data[15]_i_20__0/O
                         net (fo=1, routed)           0.264    13.810    d6/pixel_data[15]_i_20__0_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    13.934 f  d6/pixel_data[15]_i_7__0/O
                         net (fo=5, routed)           0.523    14.457    d6/pixel_data[15]_i_7__0_n_0
    SLICE_X9Y56          LUT6 (Prop_lut6_I0_O)        0.124    14.581 r  d6/pixel_data[11]_i_1__0/O
                         net (fo=1, routed)           0.000    14.581    d6/pixel_data[11]_i_1__0_n_0
    SLICE_X9Y56          FDRE                                         r  d6/pixel_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.440    14.781    d6/CLOCK_IBUF_BUFG
    SLICE_X9Y56          FDRE                                         r  d6/pixel_data_reg[11]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X9Y56          FDRE (Setup_fdre_C_D)        0.031    15.035    d6/pixel_data_reg[11]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -14.581    
  -------------------------------------------------------------------
                         slack                                  0.453    

Slack (MET) :             0.457ns  (required time - arrival time)
  Source:                 d6/right_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d6/pixel_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.508ns  (logic 3.346ns (35.190%)  route 6.162ns (64.810%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT4=2 LUT6=3)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.545     5.066    d6/CLOCK_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  d6/right_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  d6/right_reg[1]/Q
                         net (fo=56, routed)          1.610     7.132    d6/right_reg_n_0_[1]
    SLICE_X7Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.256 r  d6/pixel_data[10]_i_1942/O
                         net (fo=1, routed)           0.000     7.256    d6/pixel_data[10]_i_1942_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.806 r  d6/pixel_data_reg[10]_i_1762/CO[3]
                         net (fo=1, routed)           0.000     7.806    d6/pixel_data_reg[10]_i_1762_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.920 r  d6/pixel_data_reg[10]_i_1761/CO[3]
                         net (fo=1, routed)           0.000     7.920    d6/pixel_data_reg[10]_i_1761_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  d6/pixel_data_reg[10]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.034    d6/pixel_data_reg[10]_i_1374_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.148 r  d6/pixel_data_reg[10]_i_1373/CO[3]
                         net (fo=1, routed)           0.000     8.148    d6/pixel_data_reg[10]_i_1373_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.262 r  d6/pixel_data_reg[10]_i_911/CO[3]
                         net (fo=1, routed)           0.000     8.262    d6/pixel_data_reg[10]_i_911_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  d6/pixel_data_reg[10]_i_910/CO[3]
                         net (fo=1, routed)           0.000     8.376    d6/pixel_data_reg[10]_i_910_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 f  d6/pixel_data_reg[10]_i_492/O[1]
                         net (fo=1, routed)           0.640     9.350    d6/pixel_data_reg[10]_i_492_n_6
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.303     9.653 r  d6/pixel_data[10]_i_227/O
                         net (fo=1, routed)           0.000     9.653    d6/pixel_data[10]_i_227_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 r  d6/pixel_data_reg[10]_i_86/CO[3]
                         net (fo=2, routed)           1.648    11.814    d6/pixel_data578_in
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.938 r  d6/pixel_data[10]_i_25__0/O
                         net (fo=1, routed)           0.932    12.870    d6/pixel_data[10]_i_25__0_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124    12.994 r  d6/pixel_data[10]_i_9__0/O
                         net (fo=3, routed)           0.753    13.746    d6/pixel_data[10]_i_9__0_n_0
    SLICE_X2Y60          LUT6 (Prop_lut6_I4_O)        0.124    13.870 f  d6/pixel_data[10]_i_2__0/O
                         net (fo=3, routed)           0.580    14.450    d6/pixel_data[10]_i_2__0_n_0
    SLICE_X9Y58          LUT6 (Prop_lut6_I1_O)        0.124    14.574 r  d6/pixel_data[9]_i_1__0/O
                         net (fo=1, routed)           0.000    14.574    d6/pixel_data[9]_i_1__0_n_0
    SLICE_X9Y58          FDRE                                         r  d6/pixel_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.439    14.780    d6/CLOCK_IBUF_BUFG
    SLICE_X9Y58          FDRE                                         r  d6/pixel_data_reg[9]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X9Y58          FDRE (Setup_fdre_C_D)        0.029    15.032    d6/pixel_data_reg[9]
  -------------------------------------------------------------------
                         required time                         15.032    
                         arrival time                         -14.574    
  -------------------------------------------------------------------
                         slack                                  0.457    

Slack (MET) :             0.461ns  (required time - arrival time)
  Source:                 d6/right_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d6/pixel_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 3.470ns (36.317%)  route 6.085ns (63.683%))
  Logic Levels:           15  (CARRY4=8 LUT2=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.066ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.545     5.066    d6/CLOCK_IBUF_BUFG
    SLICE_X28Y67         FDRE                                         r  d6/right_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y67         FDRE (Prop_fdre_C_Q)         0.456     5.522 r  d6/right_reg[1]/Q
                         net (fo=56, routed)          1.610     7.132    d6/right_reg_n_0_[1]
    SLICE_X7Y68          LUT4 (Prop_lut4_I2_O)        0.124     7.256 r  d6/pixel_data[10]_i_1942/O
                         net (fo=1, routed)           0.000     7.256    d6/pixel_data[10]_i_1942_n_0
    SLICE_X7Y68          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.806 r  d6/pixel_data_reg[10]_i_1762/CO[3]
                         net (fo=1, routed)           0.000     7.806    d6/pixel_data_reg[10]_i_1762_n_0
    SLICE_X7Y69          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.920 r  d6/pixel_data_reg[10]_i_1761/CO[3]
                         net (fo=1, routed)           0.000     7.920    d6/pixel_data_reg[10]_i_1761_n_0
    SLICE_X7Y70          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.034 r  d6/pixel_data_reg[10]_i_1374/CO[3]
                         net (fo=1, routed)           0.000     8.034    d6/pixel_data_reg[10]_i_1374_n_0
    SLICE_X7Y71          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.148 r  d6/pixel_data_reg[10]_i_1373/CO[3]
                         net (fo=1, routed)           0.000     8.148    d6/pixel_data_reg[10]_i_1373_n_0
    SLICE_X7Y72          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.262 r  d6/pixel_data_reg[10]_i_911/CO[3]
                         net (fo=1, routed)           0.000     8.262    d6/pixel_data_reg[10]_i_911_n_0
    SLICE_X7Y73          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.376 r  d6/pixel_data_reg[10]_i_910/CO[3]
                         net (fo=1, routed)           0.000     8.376    d6/pixel_data_reg[10]_i_910_n_0
    SLICE_X7Y74          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.710 f  d6/pixel_data_reg[10]_i_492/O[1]
                         net (fo=1, routed)           0.640     9.350    d6/pixel_data_reg[10]_i_492_n_6
    SLICE_X6Y72          LUT2 (Prop_lut2_I1_O)        0.303     9.653 r  d6/pixel_data[10]_i_227/O
                         net (fo=1, routed)           0.000     9.653    d6/pixel_data[10]_i_227_n_0
    SLICE_X6Y72          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    10.166 r  d6/pixel_data_reg[10]_i_86/CO[3]
                         net (fo=2, routed)           1.648    11.814    d6/pixel_data578_in
    SLICE_X11Y69         LUT6 (Prop_lut6_I2_O)        0.124    11.938 r  d6/pixel_data[10]_i_25__0/O
                         net (fo=1, routed)           0.932    12.870    d6/pixel_data[10]_i_25__0_n_0
    SLICE_X9Y64          LUT4 (Prop_lut4_I0_O)        0.124    12.994 r  d6/pixel_data[10]_i_9__0/O
                         net (fo=3, routed)           0.289    13.283    d6/pixel_data[10]_i_9__0_n_0
    SLICE_X9Y64          LUT6 (Prop_lut6_I0_O)        0.124    13.407 f  d6/pixel_data[5]_i_13__0/O
                         net (fo=1, routed)           0.500    13.907    d6/pixel_data[5]_i_13__0_n_0
    SLICE_X9Y59          LUT6 (Prop_lut6_I3_O)        0.124    14.031 r  d6/pixel_data[5]_i_4/O
                         net (fo=5, routed)           0.466    14.497    d6/pixel_data[5]_i_4_n_0
    SLICE_X8Y57          LUT6 (Prop_lut6_I1_O)        0.124    14.621 r  d6/pixel_data[3]_i_1__0/O
                         net (fo=1, routed)           0.000    14.621    d6/pixel_data[3]_i_1__0_n_0
    SLICE_X8Y57          FDRE                                         r  d6/pixel_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLOCK (IN)
                         net (fo=0)                   0.000    10.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         1.439    14.780    d6/CLOCK_IBUF_BUFG
    SLICE_X8Y57          FDRE                                         r  d6/pixel_data_reg[3]/C
                         clock pessimism              0.258    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X8Y57          FDRE (Setup_fdre_C_D)        0.079    15.082    d6/pixel_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.082    
                         arrival time                         -14.621    
  -------------------------------------------------------------------
                         slack                                  0.461    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 dev8/dev1/dut0/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dev8/dev1/dut0/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.596     1.479    dev8/dev1/dut0/CLOCK_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dev8/dev1/dut0/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.753    dev8/dev1/dut0/COUNT_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  dev8/dev1/dut0/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    dev8/dev1/dut0/COUNT_reg[8]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  dev8/dev1/dut0/COUNT_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.967    dev8/dev1/dut0/COUNT_reg[12]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.864     1.992    dev8/dev1/dut0/CLOCK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    dev8/dev1/dut0/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 dev8/dev1/dut0/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dev8/dev1/dut0/COUNT_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.596     1.479    dev8/dev1/dut0/CLOCK_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dev8/dev1/dut0/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.753    dev8/dev1/dut0/COUNT_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  dev8/dev1/dut0/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    dev8/dev1/dut0/COUNT_reg[8]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.978 r  dev8/dev1/dut0/COUNT_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.978    dev8/dev1/dut0/COUNT_reg[12]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.864     1.992    dev8/dev1/dut0/CLOCK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[14]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    dev8/dev1/dut0/COUNT_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 d6/store_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d6/Max_holder_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.496ns  (logic 0.186ns (37.530%)  route 0.310ns (62.470%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.593     1.476    d6/CLOCK_IBUF_BUFG
    SLICE_X3Y56          FDRE                                         r  d6/store_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y56          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  d6/store_reg/Q
                         net (fo=37, routed)          0.310     1.927    d6/store
    SLICE_X4Y48          LUT5 (Prop_lut5_I2_O)        0.045     1.972 r  d6/Max_holder[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.972    d6/p_1_in2_in[1]
    SLICE_X4Y48          FDRE                                         r  d6/Max_holder_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.865     1.992    d6/CLOCK_IBUF_BUFG
    SLICE_X4Y48          FDRE                                         r  d6/Max_holder_reg[1]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X4Y48          FDRE (Hold_fdre_C_D)         0.092     1.840    d6/Max_holder_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.972    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dev8/dev1/dut0/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dev8/dev1/dut0/COUNT_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.596     1.479    dev8/dev1/dut0/CLOCK_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dev8/dev1/dut0/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.753    dev8/dev1/dut0/COUNT_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  dev8/dev1/dut0/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    dev8/dev1/dut0/COUNT_reg[8]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.003 r  dev8/dev1/dut0/COUNT_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.003    dev8/dev1/dut0/COUNT_reg[12]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.864     1.992    dev8/dev1/dut0/CLOCK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    dev8/dev1/dut0/COUNT_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 dev8/dev1/dut0/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dev8/dev1/dut0/COUNT_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.596     1.479    dev8/dev1/dut0/CLOCK_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dev8/dev1/dut0/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.753    dev8/dev1/dut0/COUNT_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  dev8/dev1/dut0/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    dev8/dev1/dut0/COUNT_reg[8]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.003 r  dev8/dev1/dut0/COUNT_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.003    dev8/dev1/dut0/COUNT_reg[12]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.864     1.992    dev8/dev1/dut0/CLOCK_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[15]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    dev8/dev1/dut0/COUNT_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 dev8/dev1/dut0/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dev8/dev1/dut0/COUNT_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.394ns (74.727%)  route 0.133ns (25.273%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.596     1.479    dev8/dev1/dut0/CLOCK_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dev8/dev1/dut0/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.753    dev8/dev1/dut0/COUNT_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  dev8/dev1/dut0/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    dev8/dev1/dut0/COUNT_reg[8]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  dev8/dev1/dut0/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    dev8/dev1/dut0/COUNT_reg[12]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.006 r  dev8/dev1/dut0/COUNT_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.006    dev8/dev1/dut0/COUNT_reg[16]_i_1_n_7
    SLICE_X0Y51          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.864     1.992    dev8/dev1/dut0/CLOCK_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[16]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    dev8/dev1/dut0/COUNT_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.006    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 dev8/dev1/dut0/COUNT_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dev8/dev1/dut0/COUNT_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.430ns (76.342%)  route 0.133ns (23.658%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.596     1.479    dev8/dev1/dut0/CLOCK_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  dev8/dev1/dut0/COUNT_reg[10]/Q
                         net (fo=2, routed)           0.133     1.753    dev8/dev1/dut0/COUNT_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  dev8/dev1/dut0/COUNT_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    dev8/dev1/dut0/COUNT_reg[8]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.952 r  dev8/dev1/dut0/COUNT_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.952    dev8/dev1/dut0/COUNT_reg[12]_i_1_n_0
    SLICE_X0Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.042 r  dev8/dev1/dut0/COUNT_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.042    dev8/dev1/dut0/COUNT_reg[16]_i_1_n_6
    SLICE_X0Y51          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.864     1.992    dev8/dev1/dut0/CLOCK_IBUF_BUFG
    SLICE_X0Y51          FDRE                                         r  dev8/dev1/dut0/COUNT_reg[17]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y51          FDRE (Hold_fdre_C_D)         0.105     1.853    dev8/dev1/dut0/COUNT_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.042    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 dev8/idle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dev8/idle_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.032%)  route 0.140ns (42.968%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.589     1.472    dev8/CLOCK_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  dev8/idle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  dev8/idle_counter_reg[1]/Q
                         net (fo=5, routed)           0.140     1.753    dev8/idle_counter_reg_n_0_[1]
    SLICE_X4Y35          LUT6 (Prop_lut6_I2_O)        0.045     1.798 r  dev8/idle_state_i_1/O
                         net (fo=1, routed)           0.000     1.798    dev8/idle_state_i_1_n_0
    SLICE_X4Y35          FDRE                                         r  dev8/idle_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.859     1.986    dev8/CLOCK_IBUF_BUFG
    SLICE_X4Y35          FDRE                                         r  dev8/idle_state_reg/C
                         clock pessimism             -0.501     1.485    
    SLICE_X4Y35          FDRE (Hold_fdre_C_D)         0.092     1.577    dev8/idle_state_reg
  -------------------------------------------------------------------
                         required time                         -1.577    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 d6/Max_holder_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            d6/Max_holder_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.107%)  route 0.139ns (39.893%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.596     1.479    d6/CLOCK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  d6/Max_holder_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y49          FDRE (Prop_fdre_C_Q)         0.164     1.643 r  d6/Max_holder_reg[3]/Q
                         net (fo=11, routed)          0.139     1.782    d6/Max_holder_reg[11]_0[3]
    SLICE_X2Y49          LUT5 (Prop_lut5_I3_O)        0.045     1.827 r  d6/Max_holder[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.827    d6/p_1_in2_in[3]
    SLICE_X2Y49          FDRE                                         r  d6/Max_holder_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.867     1.994    d6/CLOCK_IBUF_BUFG
    SLICE_X2Y49          FDRE                                         r  d6/Max_holder_reg[3]/C
                         clock pessimism             -0.515     1.479    
    SLICE_X2Y49          FDRE (Hold_fdre_C_D)         0.121     1.600    d6/Max_holder_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dev8/idle_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            dev8/idle_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.124%)  route 0.169ns (47.876%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.589     1.472    dev8/CLOCK_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  dev8/idle_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y35          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  dev8/idle_counter_reg[1]/Q
                         net (fo=5, routed)           0.169     1.782    dev8/idle_counter_reg_n_0_[1]
    SLICE_X5Y35          LUT5 (Prop_lut5_I3_O)        0.043     1.825 r  dev8/idle_counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.825    dev8/idle_counter[3]_i_2_n_0
    SLICE_X5Y35          FDRE                                         r  dev8/idle_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLOCK (IN)
                         net (fo=0)                   0.000     0.000    CLOCK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLOCK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLOCK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLOCK_IBUF_BUFG_inst/O
                         net (fo=403, routed)         0.859     1.986    dev8/CLOCK_IBUF_BUFG
    SLICE_X5Y35          FDRE                                         r  dev8/idle_counter_reg[3]/C
                         clock pessimism             -0.514     1.472    
    SLICE_X5Y35          FDRE (Hold_fdre_C_D)         0.107     1.579    dev8/idle_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.246    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLOCK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLOCK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y28   c3/COUNTER_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y30   c3/COUNTER_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y30   c3/COUNTER_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y31   c3/COUNTER_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y31   c3/COUNTER_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y31   c3/COUNTER_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X15Y31   c3/COUNTER_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y71   d6/COUNTER3_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X37Y71   d6/COUNTER3_reg[19]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y61    dev4/dut0/COUNT_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62    dev4/dut0/COUNT_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y62    dev4/dut0/COUNT_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y68   d6/COUNTER3_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y68   d6/COUNTER3_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y68   d6/COUNTER3_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y68   d6/COUNTER3_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y69   d6/COUNTER3_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y69   d6/COUNTER3_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    d6/COUNTER_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y30   c3/COUNTER_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y30   c3/COUNTER_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y31   c3/COUNTER_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y31   c3/COUNTER_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y31   c3/COUNTER_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y31   c3/COUNTER_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y67   d6/COUNTER3_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y67   d6/COUNTER3_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   d6/COUNTER3_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y72   d6/COUNTER3_reg[20]/C



