/* -*- c++ -*- */

#ifndef TEST_CXX_STRUCT_HH
#define TEST_CXX_STRUCT_HH

/* We need uint16_t, but avr-libc does not have cstdint */
#ifdef HAVE_CSTDINT
# include <cstdint>
#else
namespace std {
  extern "C" {
#include <stdint.h>
  }
}
#endif

struct cxx_struct_uint24_t {
public:
  std::uint8_t data[3];
};

inline
void zero_struct_uint24(volatile cxx_struct_uint24_t *dest)
{
  asm volatile("\n\t"
	       /* store 24 bit value zero */
	       "std	%a[preg]+2, __zero_reg__\n\t"     /* 2 cycles */
	       "std	%a[preg]+1, __zero_reg__\n\t"     /* 2 cycles */
	       "st	%a[preg],   __zero_reg__\n\t"     /* 2 cycles */
	       : /* output operands */
	       : /* input operands */
		 [preg] "b" (dest)
		 /* no clobber */
	       );
}

inline
void incr_struct_uint24(volatile cxx_struct_uint24_t *value)
{
  std::uint16_t accu;
  asm volatile("\n\t"
               /* load 24 bit value */
               "ld	%A[accu],    %a[elem]\n\t"        /* 2 cycles */
               "ldd	%B[accu],    %a[elem]+1\n\t"      /* 2 cycles */
               "ldd	__tmp_reg__, %a[elem]+2\n\t"      /* 2 cycles */

               /* increment 24 bit value */
               "adiw	%[accu],     1\n\t"               /* 2 cycles */
               "adc	__tmp_reg__, __zero_reg__\n\t"    /* 1 cycle  */

               /* store 24 bit value */
               "st	%a[elem],    %A[accu]\n\t"        /* 2 cycles */
               "std	%a[elem]+1,  %B[accu]\n\t"        /* 2 cycles */
               "std	%a[elem]+2,  __tmp_reg__\n\t"     /* 2 cycles */

               : /* output operands */
                 /* Let compiler decide which registers to
                  * clobber. However, the adiw instruction only
                  * works on r24:r25, r26:r27, r28:r29, r30:r31, so
                  * &w is the appropriate letter for the clobber
                  * accu.
                  */
                 [accu] "=&w" (accu)

               : /* input operands */
                 [elem] "b" (value)

                 /* : let compiler decide which regs to clobber via register var accu var */
               );
}

// prefix increment
inline
cxx_struct_uint24_t& operator++(cxx_struct_uint24_t& self)
{
  std::uint16_t accu;
  asm volatile("\n\t"
               /* load 24 bit value */
               "ld	%A[accu],    %a[elem]\n\t"        /* 2 cycles */
               "ldd	%B[accu],    %a[elem]+1\n\t"      /* 2 cycles */
               "ldd	__tmp_reg__, %a[elem]+2\n\t"      /* 2 cycles */

               /* increment 24 bit value */
               "adiw	%[accu],     1\n\t"               /* 2 cycles */
               "adc	__tmp_reg__, __zero_reg__\n\t"    /* 1 cycle  */

               /* store 24 bit value */
               "st	%a[elem],    %A[accu]\n\t"        /* 2 cycles */
               "std	%a[elem]+1,  %B[accu]\n\t"        /* 2 cycles */
               "std	%a[elem]+2,  __tmp_reg__\n\t"     /* 2 cycles */

               : /* output operands */
                 /* Let compiler decide which registers to
                  * clobber. However, the adiw instruction only
                  * works on r24:r25, r26:r27, r28:r29, r30:r31, so
                  * &w is the appropriate letter for the clobber
                  * accu.
                  */
                 [accu] "=&w" (accu)

               : /* input operands */
                 [elem] "b" (self.data)

                 /* : let compiler decide which regs to clobber via register var accu var */
               );
  return self;
}

#endif
