
*** Running vivado
    with args -log design_1_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source design_1_wrapper.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Thu Oct 16 17:06:12 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lucaf/Downloads/spGPU-main/spGPU-main/myaxistream_1_0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top design_1_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_RegDebug_0_0/design_1_RegDebug_0_0.dcp' for cell 'design_1_i/RegDebug_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.dcp' for cell 'design_1_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.dcp' for cell 'design_1_i/axi_gpio_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.dcp' for cell 'design_1_i/axi_gpio_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.dcp' for cell 'design_1_i/axi_gpio_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.dcp' for cell 'design_1_i/axi_gpio_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0.dcp' for cell 'design_1_i/axi_smc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_merge_0_0/design_1_merge_0_0.dcp' for cell 'design_1_i/merge_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_myaxistream_0_0/design_1_myaxistream_0_0.dcp' for cell 'design_1_i/myaxistream_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.dcp' for cell 'design_1_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.dcp' for cell 'design_1_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_spCORE_0_0/design_1_spCORE_0_0.dcp' for cell 'design_1_i/spCORE_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_mem_intercon_imp_auto_pc_0/design_1_axi_mem_intercon_imp_auto_pc_0.dcp' for cell 'design_1_i/axi_mem_intercon/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.187 . Memory (MB): peak = 707.129 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 341 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_processing_system7_0_0/design_1_processing_system7_0_0.xdc] for cell 'design_1_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0.xdc] for cell 'design_1_i/axi_dma_0/U0'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0_board.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/bd_0/ip/ip_1/bd_afc3_psr_aclk_0.xdc] for cell 'design_1_i/axi_smc/inst/clk_map/psr_aclk/U0'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/smartconnect.xdc] for cell 'design_1_i/axi_smc/inst'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0_board.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_rst_ps7_0_100M_0/design_1_rst_ps7_0_100M_0.xdc] for cell 'design_1_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_board.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0.xdc] for cell 'design_1_i/axi_gpio_0/U0'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_board.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1.xdc] for cell 'design_1_i/axi_gpio_1/U0'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_board.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2.xdc] for cell 'design_1_i/axi_gpio_2/U0'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_board.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3.xdc] for cell 'design_1_i/axi_gpio_3/U0'
Parsing XDC File [C:/Users/lucaf/Desktop/spGPU/spGPU.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc]
Finished Parsing XDC File [C:/Users/lucaf/Desktop/spGPU/spGPU.srcs/constrs_1/imports/Downloads/PYNQ-Z1_C.xdc]
Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/lucaf/Desktop/spGPU/spGPU.gen/sources_1/bd/design_1/ip/design_1_axi_dma_0_0/design_1_axi_dma_0_0_clocks.xdc] for cell 'design_1_i/axi_dma_0/U0'
INFO: [Project 1-1714] 80 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1448.043 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

24 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1448.043 ; gain = 1043.465
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.844 . Memory (MB): peak = 1448.043 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 164c2c63f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.288 . Memory (MB): peak = 1448.043 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 164c2c63f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1820.078 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 164c2c63f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1820.078 ; gain = 0.000
Phase 1 Initialization | Checksum: 164c2c63f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 1820.078 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 164c2c63f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1820.078 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 164c2c63f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.166 . Memory (MB): peak = 1820.078 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 164c2c63f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.168 . Memory (MB): peak = 1820.078 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 4 pins
INFO: [Opt 31-138] Pushed 6 inverter(s) to 15 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15835aa0a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.286 . Memory (MB): peak = 1820.078 ; gain = 0.000
Retarget | Checksum: 15835aa0a
INFO: [Opt 31-389] Phase Retarget created 35 cells and removed 83 cells
INFO: [Opt 31-1021] In phase Retarget, 149 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 1 inverter(s) to 3 load pin(s).
Phase 4 Constant propagation | Checksum: 10fa925f5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.352 . Memory (MB): peak = 1820.078 ; gain = 0.000
Constant propagation | Checksum: 10fa925f5
INFO: [Opt 31-389] Phase Constant propagation created 25 cells and removed 156 cells
INFO: [Opt 31-1021] In phase Constant propagation, 149 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1820.078 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1820.078 ; gain = 0.000
Phase 5 Sweep | Checksum: 13edc06c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.783 . Memory (MB): peak = 1820.078 ; gain = 0.000
Sweep | Checksum: 13edc06c8
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 414 cells
INFO: [Opt 31-1021] In phase Sweep, 208 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 13edc06c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.851 . Memory (MB): peak = 1820.078 ; gain = 0.000
BUFG optimization | Checksum: 13edc06c8
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 13edc06c8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.886 . Memory (MB): peak = 1820.078 ; gain = 0.000
Shift Register Optimization | Checksum: 13edc06c8
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: c4aafd2c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.919 . Memory (MB): peak = 1820.078 ; gain = 0.000
Post Processing Netlist | Checksum: c4aafd2c
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 181 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 1646753a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.078 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1820.078 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 1646753a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.078 ; gain = 0.000
Phase 9 Finalization | Checksum: 1646753a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.078 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              35  |              83  |                                            149  |
|  Constant propagation         |              25  |             156  |                                            149  |
|  Sweep                        |               0  |             414  |                                            208  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                            181  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1646753a9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.078 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 2 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 1 WE to EN ports
Number of BRAM Ports augmented: 4 newly gated: 1 Total Ports: 4
Ending PowerOpt Patch Enables Task | Checksum: 105488ce2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 1945.641 ; gain = 0.000
Ending Power Optimization Task | Checksum: 105488ce2

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1945.641 ; gain = 125.562

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 105488ce2

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1945.641 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1945.641 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 160469c44

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1945.641 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
55 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1945.641 ; gain = 497.598
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
Command: report_drc -file design_1_wrapper_drc_opted.rpt -pb design_1_wrapper_drc_opted.pb -rpx design_1_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/lucaf/Desktop/spGPU/spGPU.runs/impl_1/design_1_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1945.641 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 1945.641 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.641 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.029 . Memory (MB): peak = 1945.641 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.641 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1945.641 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 1945.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lucaf/Desktop/spGPU/spGPU.runs/impl_1/design_1_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1945.641 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 9e7aabf7

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1945.641 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 163a89e70

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.593 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c7c9207b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c7c9207b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1945.641 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c7c9207b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1f012fea0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 18c1dca30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 18c1dca30

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1bbc7844e

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 235f35e16

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 51 LUTNM shape to break, 246 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 16, two critical 35, total 51, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 123 nets or LUTs. Breaked 51 LUTs, combined 72 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1945.641 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           51  |             72  |                   123  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           51  |             72  |                   123  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 25b0dcffd

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.641 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 1fab552f1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.641 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1fab552f1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1dc23c63e

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 21e996c79

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18dbf9a3b

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2356b29a9

Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 26ab0dcab

Time (s): cpu = 00:00:11 ; elapsed = 00:00:10 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1f9837600

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 200c12081

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 22b16f799

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 295773815

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1945.641 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 295773815

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 27b49a32c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.954 | TNS=-9.749 |
Phase 1 Physical Synthesis Initialization | Checksum: 271ffa56f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.124 . Memory (MB): peak = 1945.641 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 28c79ad99

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.149 . Memory (MB): peak = 1945.641 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 27b49a32c

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.565. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ab5b1c23

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.641 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.641 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ab5b1c23

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ab5b1c23

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ab5b1c23

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.641 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ab5b1c23

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1945.641 ; gain = 0.000

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.641 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 10f632ee7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.641 ; gain = 0.000
Ending Placer Task | Checksum: b9609214

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1945.641 ; gain = 0.000
98 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1945.641 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file design_1_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 1945.641 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_placed.rpt -pb design_1_wrapper_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 1945.641 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.025 . Memory (MB): peak = 1945.641 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.440 . Memory (MB): peak = 1945.641 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1945.641 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1945.641 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1945.641 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1945.641 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.500 . Memory (MB): peak = 1945.641 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/lucaf/Desktop/spGPU/spGPU.runs/impl_1/design_1_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.520 . Memory (MB): peak = 1945.641 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.54s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1945.641 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.565 | TNS=-3.560 |
Phase 1 Physical Synthesis Initialization | Checksum: 2112bd5d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.402 . Memory (MB): peak = 1945.641 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.565 | TNS=-3.560 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 2112bd5d3

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.419 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.565 | TNS=-3.560 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[17]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_8__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.455 | TNS=-3.120 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_i_8__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_i_8__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.445 | TNS=-3.040 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_2__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_i_4__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_i_3__0_n_0.  Re-placed instance design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_i_3__0
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.424 | TNS=-2.948 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area_reg_n_0_[17]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__2_i_2__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__1_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__0_i_5__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__0_i_5__1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__0_i_5__1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__0_i_1__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.422 | TNS=-2.682 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.336 | TNS=-2.334 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__0_i_1__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.325 | TNS=-2.294 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_9__0_n_0.  Re-placed instance design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_9__0
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_9__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.320 | TNS=-2.270 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area_reg[17]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0__32_carry__2_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__1_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_i_8_n_0. Critical path length was reduced through logic transformation on cell design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_i_8_comp.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.319 | TNS=-2.258 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_8__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_4__0_n_0.  Re-placed instance design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_4__0
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_4__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.317 | TNS=-2.155 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__0_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.316 | TNS=-2.067 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0__32_carry__2_i_1__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__2_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area0_carry__2_i_3__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1_i_7__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1_i_7__1_n_0. Critical path length was reduced through logic transformation on cell design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1_i_7__1_comp.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__1_i_3__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.295 | TNS=-1.957 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__0_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__0_i_8_n_0. Critical path length was reduced through logic transformation on cell design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__0_i_8_comp.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__0_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.285 | TNS=-1.918 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.283 | TNS=-1.763 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry_i_1__0_n_0.  Re-placed instance design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry_i_1__0
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry_i_1__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.280 | TNS=-1.674 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/y_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_3__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.271 | TNS=-1.609 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0__32_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0__32_carry__2_i_3__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0_carry__2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area0_carry__2_i_4__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__100_carry__1_i_7__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__100_carry__1_i_7__2_n_0. Critical path length was reduced through logic transformation on cell design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__100_carry__1_i_7__2_comp.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_1/area1__100_carry__1_i_3__2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.263 | TNS=-1.535 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_4__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg_n_0_[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.261 | TNS=-1.503 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_4/area1__100_carry__0_i_7__1_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.257 | TNS=-1.461 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_2__8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.246 | TNS=-1.428 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_i_7__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_i_7__0_n_0. Critical path length was reduced through logic transformation on cell design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_i_7__0_comp.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_i_3__0_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.244 | TNS=-1.416 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/PIPE/area0_carry__3[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__3_i_1_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area0_carry__2_i_1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__2_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_2/area1__100_carry__1_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.240 | TNS=-1.400 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg_n_0_[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[17]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/y_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_4__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg_n_0_[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.240 | TNS=-1.400 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1945.641 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 2112bd5d3

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1945.641 ; gain = 0.000

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.240 | TNS=-1.400 |
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[17]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/y_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area2_inferred__0/i__carry_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_4__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg_n_0_[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area_reg[17]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__2_i_3__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__2_n_7. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0_carry__1_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__100_carry__0_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__1_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_5__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area1__0_carry__0_i_1__0_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/y_reg[7][0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/i__carry_i_4__8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/EDGE_AREA_MAP_3/area0__32_carry__3_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net design_1_i/spCORE_0/U0/EXEC/TRIANGLE/y_reg_n_0_[0]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.240 | TNS=-1.400 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1945.641 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 2112bd5d3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1945.641 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1945.641 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.240 | TNS=-1.400 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.325  |          2.160  |            2  |              0  |                    21  |           0  |           2  |  00:00:01  |
|  Total          |          0.325  |          2.160  |            2  |              0  |                    21  |           0  |           3  |  00:00:01  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1945.641 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1fefb9517

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1945.641 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
291 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1945.641 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.263 . Memory (MB): peak = 1947.555 ; gain = 1.914
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1947.555 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 1947.555 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1947.555 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1947.555 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.304 . Memory (MB): peak = 1947.555 ; gain = 1.914
INFO: [Common 17-1381] The checkpoint 'C:/Users/lucaf/Desktop/spGPU/spGPU.runs/impl_1/design_1_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 5ec9fd28 ConstDB: 0 ShapeSum: b283fffe RouteDB: 15f972f0
Post Restoration Checksum: NetGraph: c86d53b4 | NumContArr: a2f68359 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f0b5cc47

Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 2055.082 ; gain = 107.527

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f0b5cc47

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2055.082 ; gain = 107.527

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f0b5cc47

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 2055.082 ; gain = 107.527
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 28f6cfcd1

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2099.363 ; gain = 151.809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.233 | TNS=-1.091 | WHS=-0.170 | THS=-82.873|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 6502
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 6502
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 22e8ba3a4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2099.363 ; gain = 151.809

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 22e8ba3a4

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2099.363 ; gain = 151.809

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2d1f7be16

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2099.363 ; gain = 151.809
Phase 4 Initial Routing | Checksum: 2d1f7be16

Time (s): cpu = 00:00:16 ; elapsed = 00:00:15 . Memory (MB): peak = 2099.363 ; gain = 151.809

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 1656
 Number of Nodes with overlaps = 815
 Number of Nodes with overlaps = 450
 Number of Nodes with overlaps = 206
 Number of Nodes with overlaps = 64
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.024 | TNS=-8.398 | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 20bbaf898

Time (s): cpu = 00:00:25 ; elapsed = 00:00:21 . Memory (MB): peak = 2138.398 ; gain = 190.844

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 536
 Number of Nodes with overlaps = 281
 Number of Nodes with overlaps = 163
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 9
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.960 | TNS=-9.118 | WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 21360b343

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 2138.414 ; gain = 190.859

Phase 5.3 Global Iteration 2
 Number of Nodes with overlaps = 356
 Number of Nodes with overlaps = 170
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 27
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.939 | TNS=-7.657 | WHS=N/A    | THS=N/A    |

Phase 5.3 Global Iteration 2 | Checksum: 12d79af62

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859
Phase 5 Rip-up And Reroute | Checksum: 12d79af62

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 13dbe09fe

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.824 | TNS=-5.383 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 2f360c181

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 2f360c181

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859
Phase 6 Delay and Skew Optimization | Checksum: 2f360c181

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.792 | TNS=-5.107 | WHS=0.026  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2aac0d9ba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859
Phase 7 Post Hold Fix | Checksum: 2aac0d9ba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.19271 %
  Global Horizontal Routing Utilization  = 1.47811 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 61.2613%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 73.5294%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 70.5882%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2aac0d9ba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2aac0d9ba

Time (s): cpu = 00:00:33 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 23a8769ee

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 23a8769ee

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.792 | TNS=-5.107 | WHS=0.026  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 23a8769ee

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859
Total Elapsed time in route_design: 28.253 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 1a93ce095

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 1a93ce095

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 2138.414 ; gain = 190.859

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
307 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 2138.414 ; gain = 190.859
INFO: [Vivado 12-24828] Executing command : report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
Command: report_drc -file design_1_wrapper_drc_routed.rpt -pb design_1_wrapper_drc_routed.pb -rpx design_1_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/lucaf/Desktop/spGPU/spGPU.runs/impl_1/design_1_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file design_1_wrapper_methodology_drc_routed.rpt -pb design_1_wrapper_methodology_drc_routed.pb -rpx design_1_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/lucaf/Desktop/spGPU/spGPU.runs/impl_1/design_1_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file design_1_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file design_1_wrapper_route_status.rpt -pb design_1_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Command: report_power -file design_1_wrapper_power_routed.rpt -pb design_1_wrapper_power_summary_routed.pb -rpx design_1_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
324 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file design_1_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file design_1_wrapper_bus_skew_routed.rpt -pb design_1_wrapper_bus_skew_routed.pb -rpx design_1_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:10 ; elapsed = 00:00:06 . Memory (MB): peak = 2182.359 ; gain = 43.945
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2200.855 ; gain = 9.051
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.255 . Memory (MB): peak = 2220.809 ; gain = 29.004
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.809 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 2220.809 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 2220.809 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 2220.809 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.336 . Memory (MB): peak = 2220.809 ; gain = 29.004
INFO: [Common 17-1381] The checkpoint 'C:/Users/lucaf/Desktop/spGPU/spGPU.runs/impl_1/design_1_wrapper_routed.dcp' has been generated.
INFO: [Memdata 28-208] The XPM instance: <design_1_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <design_1_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force design_1_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./design_1_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
340 Infos, 4 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 2729.625 ; gain = 508.816
INFO: [Common 17-206] Exiting Vivado at Thu Oct 16 17:07:46 2025...
