# Tcl script to run in the Xilinx Tcl shell or the ISE Tcl Console

# To run this script, type "source create_vtut_ver.tcl" 
# at Tcl prompt.

# set up the project

project new wtut_ver.ise
project set family "Spartan3A and Spartan3AN"
project set device xc3s700A
project set speed -4
project set package fg484
project set synthesis_tool "XST (VHDL/Verilog)"
project set generated_simulation_language "ISE Simulator (VHDL/Verilog)"

# add source files 
xfile add clk_div_262k.v
xfile add dcm1.xaw
xfile add debounce.v
xfile add lcd_control.v
xfile add statmach.v
xfile add stopwatch.v
xfile add stopwatch.ucf
xfile add stopwatch_tb.v
xfile add time_cnt.v
xfile add time_cnt_tb.tbw
xfile add timer_preset.xco
project close
project open wtut_ver.ise








