
Circuit 1 cell sky130_fd_pr__pfet_01v8_hvt and Circuit 2 cell sky130_fd_pr__pfet_01v8_hvt are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__pfet_01v8_hvt is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__pfet_01v8_hvt     |Circuit 2: sky130_fd_pr__pfet_01v8_hvt     
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__pfet_01v8_hvt and sky130_fd_pr__pfet_01v8_hvt are equivalent.

Circuit 1 cell sky130_fd_pr__nfet_01v8 and Circuit 2 cell sky130_fd_pr__nfet_01v8 are black boxes.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.
Warning: Equate pins:  cell sky130_fd_pr__nfet_01v8 is a placeholder, treated as a black box.

Subcircuit pins:
Circuit 1: sky130_fd_pr__nfet_01v8         |Circuit 2: sky130_fd_pr__nfet_01v8         
-------------------------------------------|-------------------------------------------
1                                          |1                                          
2                                          |2                                          
3                                          |3                                          
4                                          |4                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_pr__nfet_01v8 and sky130_fd_pr__nfet_01v8 are equivalent.

Class sky130_fd_sc_hd__and2_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__and2_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__and2_4         |Circuit 2: sky130_fd_sc_hd__and2_4         
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6->3)         |sky130_fd_pr__pfet_01v8_hvt (6->3)         
sky130_fd_pr__nfet_01v8 (6->3)             |sky130_fd_pr__nfet_01v8 (6->3)             
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__and2_4         |Circuit 2: sky130_fd_sc_hd__and2_4         
-------------------------------------------|-------------------------------------------
B                                          |B                                          
A                                          |A                                          
VGND                                       |VGND                                       
X                                          |X                                          
VPWR                                       |VPWR                                       
VPB                                        |VPB                                        
VNB                                        |VNB                                        
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__and2_4 and sky130_fd_sc_hd__and2_4 are equivalent.

Class sky130_fd_sc_hd__or2_4 (0):  Merged 6 parallel devices.
Class sky130_fd_sc_hd__or2_4 (1):  Merged 6 parallel devices.
Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__or2_4          |Circuit 2: sky130_fd_sc_hd__or2_4          
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (6->3)         |sky130_fd_pr__pfet_01v8_hvt (6->3)         
sky130_fd_pr__nfet_01v8 (6->3)             |sky130_fd_pr__nfet_01v8 (6->3)             
Number of devices: 6                       |Number of devices: 6                       
Number of nets: 9                          |Number of nets: 9                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__or2_4          |Circuit 2: sky130_fd_sc_hd__or2_4          
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VGND                                       |VGND                                       
VNB                                        |VNB                                        
B                                          |B                                          
X                                          |X                                          
VPWR                                       |VPWR                                       
A                                          |A                                          
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__or2_4 and sky130_fd_sc_hd__or2_4 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_3        |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_3        |Circuit 2: sky130_fd_sc_hd__decap_3        
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_3 and sky130_fd_sc_hd__decap_3 are equivalent.

Subcircuit summary:
Circuit 1: sky130_fd_sc_hd__decap_12       |Circuit 2: sky130_fd_sc_hd__decap_12       
-------------------------------------------|-------------------------------------------
sky130_fd_pr__pfet_01v8_hvt (1)            |sky130_fd_pr__pfet_01v8_hvt (1)            
sky130_fd_pr__nfet_01v8 (1)                |sky130_fd_pr__nfet_01v8 (1)                
Number of devices: 2                       |Number of devices: 2                       
Number of nets: 4                          |Number of nets: 4                          
---------------------------------------------------------------------------------------
Netlists match uniquely.

Subcircuit pins:
Circuit 1: sky130_fd_sc_hd__decap_12       |Circuit 2: sky130_fd_sc_hd__decap_12       
-------------------------------------------|-------------------------------------------
VPB                                        |VPB                                        
VNB                                        |VNB                                        
VPWR                                       |VPWR                                       
VGND                                       |VGND                                       
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes sky130_fd_sc_hd__decap_12 and sky130_fd_sc_hd__decap_12 are equivalent.
Flattening unmatched subcell bbm_unit_x4 in circuit break_before_make (0)(2 instances)
Flattening unmatched subcell bbm_unit_x3 in circuit break_before_make (0)(1 instance)

Subcircuit summary:
Circuit 1: break_before_make               |Circuit 2: break_before_make               
-------------------------------------------|-------------------------------------------
sky130_fd_sc_hd__and2_4 (11)               |sky130_fd_sc_hd__and2_4 (11)               
sky130_fd_sc_hd__or2_4 (11)                |sky130_fd_sc_hd__or2_4 (11)                
sky130_fd_sc_hd__decap_3 (1)               |sky130_fd_sc_hd__decap_3 (1)               
sky130_fd_sc_hd__decap_12 (1)              |sky130_fd_sc_hd__decap_12 (1)              
Number of devices: 24                      |Number of devices: 24                      
Number of nets: 46                         |Number of nets: 46                         
---------------------------------------------------------------------------------------
Resolving symmetries by property value.
Resolving symmetries by pin name.
Netlists match uniquely.

Subcircuit pins:
Circuit 1: break_before_make               |Circuit 2: break_before_make               
-------------------------------------------|-------------------------------------------
VSS                                        |VSS                                        
VDD                                        |VDD                                        
EN_VREF_Z_O[8]                             |EN_VREF_Z_O[8]                             
EN_VREF_Z_O[10]                            |EN_VREF_Z_O[10]                            
EN_VREF_Z_O[9]                             |EN_VREF_Z_O[9]                             
EN_VREF_Z_O[0]                             |EN_VREF_Z_O[0]                             
EN_VREF_Z_O[2]                             |EN_VREF_Z_O[2]                             
EN_VREF_Z_O[3]                             |EN_VREF_Z_O[3]                             
EN_VREF_Z_O[1]                             |EN_VREF_Z_O[1]                             
EN_VREF_Z_O[4]                             |EN_VREF_Z_O[4]                             
EN_VREF_Z_O[6]                             |EN_VREF_Z_O[6]                             
EN_VREF_Z_O[7]                             |EN_VREF_Z_O[7]                             
EN_VREF_Z_O[5]                             |EN_VREF_Z_O[5]                             
EN_VSS_O[10]                               |EN_VSS_O[10]                               
EN_VSS_O[8]                                |EN_VSS_O[8]                                
EN_VSS_O[9]                                |EN_VSS_O[9]                                
EN_VSS_O[3]                                |EN_VSS_O[3]                                
EN_VSS_O[1]                                |EN_VSS_O[1]                                
EN_VSS_O[2]                                |EN_VSS_O[2]                                
EN_VSS_O[0]                                |EN_VSS_O[0]                                
EN_VSS_O[7]                                |EN_VSS_O[7]                                
EN_VSS_O[5]                                |EN_VSS_O[5]                                
EN_VSS_O[6]                                |EN_VSS_O[6]                                
EN_VSS_O[4]                                |EN_VSS_O[4]                                
EN_VSS_I[8]                                |EN_VSS_I[8]                                
EN_VSS_I[10]                               |EN_VSS_I[10]                               
EN_VSS_I[9]                                |EN_VSS_I[9]                                
EN_VSS_I[2]                                |EN_VSS_I[2]                                
EN_VSS_I[0]                                |EN_VSS_I[0]                                
EN_VSS_I[3]                                |EN_VSS_I[3]                                
EN_VSS_I[1]                                |EN_VSS_I[1]                                
EN_VSS_I[6]                                |EN_VSS_I[6]                                
EN_VSS_I[4]                                |EN_VSS_I[4]                                
EN_VSS_I[7]                                |EN_VSS_I[7]                                
EN_VSS_I[5]                                |EN_VSS_I[5]                                
EN_VREF_Z_I[8]                             |EN_VREF_Z_I[8]                             
EN_VREF_Z_I[10]                            |EN_VREF_Z_I[10]                            
EN_VREF_Z_I[9]                             |EN_VREF_Z_I[9]                             
EN_VREF_Z_I[2]                             |EN_VREF_Z_I[2]                             
EN_VREF_Z_I[0]                             |EN_VREF_Z_I[0]                             
EN_VREF_Z_I[3]                             |EN_VREF_Z_I[3]                             
EN_VREF_Z_I[1]                             |EN_VREF_Z_I[1]                             
EN_VREF_Z_I[6]                             |EN_VREF_Z_I[6]                             
EN_VREF_Z_I[4]                             |EN_VREF_Z_I[4]                             
EN_VREF_Z_I[7]                             |EN_VREF_Z_I[7]                             
EN_VREF_Z_I[5]                             |EN_VREF_Z_I[5]                             
---------------------------------------------------------------------------------------
Cell pin lists are equivalent.
Device classes break_before_make and break_before_make are equivalent.

Final result: Circuits match uniquely.
.
