\doxysection{utils\+\_\+cpu\+\_\+features Struct Reference}
\hypertarget{structutils__cpu__features}{}\label{structutils__cpu__features}\index{utils\_cpu\_features@{utils\_cpu\_features}}


Contains the CPU feature availability.  




{\ttfamily \#include $<$utils.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_a3641afbc487dcdf0351606da7afba7c6}{adx}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_aa013b3f21917811b5625ebe2f3209eb1}{aesni}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_af30db326e1a91ba1cdb86644aadbb176}{pcmul}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_aae1ab7b9372e65aad2e06852158c8722}{armv7}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_af778cbee81845454fec3eaec33d7ac57}{neon}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_a76501a16c6c1fe9b7e74c52ee0ae6afc}{sha256}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_abbe10bce9e8dccfe5e5f2dc6272f9806}{sha512}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_a7e88070ce4e756ac5e13b0216a4cc004}{sha3}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_a81b25c20a46dd43bd5152e0a0848b866}{avx}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_aa124c86174dda7398e1b7dc9f88442df}{avx2}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_a053129fd4693f49193465dfd51cbda44}{avx512f}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_a5fc7e7962d85798a87da3bb9360bdbf4}{hyperthread}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_aacb61267caa3ed1f4015d2c532c0c733}{rdrand}}
\item 
bool \mbox{\hyperlink{structutils__cpu__features_ae4bd93d37a56e7388cfb45d825b7d343}{rdtcsp}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structutils__cpu__features_ade976b5f96a80a5a7729a6f2cb15cee4}{cacheline}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structutils__cpu__features_a55a53123baf540c3d93d594d60de224f}{cores}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structutils__cpu__features_a148b00861c88b4f5d5bf006071fbdc04}{cpus}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structutils__cpu__features_a217fd8540aa98b3d43594ad0047a5a86}{freqbase}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structutils__cpu__features_a8c39756171056df834df5f81428ae4a0}{freqmax}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structutils__cpu__features_a1a4cbd5916e959d81088b83711f3fac4}{freqref}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structutils__cpu__features_a6900e727be30ba6c4d4c2a0858c37c0a}{l1cache}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structutils__cpu__features_abfe3eb6950772d7f6922dd9ba854d73c}{l1cacheline}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structutils__cpu__features_a4eaee093701962a93862c096741dd500}{l2associative}}
\item 
uint32\+\_\+t \mbox{\hyperlink{structutils__cpu__features_a809264abd013b108a1935a3bd5fac690}{l2cache}}
\item 
char \mbox{\hyperlink{structutils__cpu__features_a0e7398489a0e69b8b8cef39a4fd96bec}{serial}} \mbox{[}UTILS\+\_\+\+CPUIDEX\+\_\+\+SERIAL\+\_\+\+SIZE\mbox{]}
\item 
char \mbox{\hyperlink{structutils__cpu__features_ac682414d7aae8202a4d6b90c4d1602ee}{vendor}} \mbox{[}UTILS\+\_\+\+CPUIDEX\+\_\+\+VENDOR\+\_\+\+SIZE\mbox{]}
\item 
utils\+\_\+cpu\+\_\+maker \mbox{\hyperlink{structutils__cpu__features_a7ab8978ede7b0365c5450ee576da4a53}{cputype}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Contains the CPU feature availability. 

\doxysubsection{Field Documentation}
\Hypertarget{structutils__cpu__features_a3641afbc487dcdf0351606da7afba7c6}\index{utils\_cpu\_features@{utils\_cpu\_features}!adx@{adx}}
\index{adx@{adx}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{adx}{adx}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a3641afbc487dcdf0351606da7afba7c6} 
bool adx}

The ADX flag \Hypertarget{structutils__cpu__features_aa013b3f21917811b5625ebe2f3209eb1}\index{utils\_cpu\_features@{utils\_cpu\_features}!aesni@{aesni}}
\index{aesni@{aesni}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{aesni}{aesni}}
{\footnotesize\ttfamily \label{structutils__cpu__features_aa013b3f21917811b5625ebe2f3209eb1} 
bool aesni}

The AESNI flag \Hypertarget{structutils__cpu__features_aae1ab7b9372e65aad2e06852158c8722}\index{utils\_cpu\_features@{utils\_cpu\_features}!armv7@{armv7}}
\index{armv7@{armv7}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{armv7}{armv7}}
{\footnotesize\ttfamily \label{structutils__cpu__features_aae1ab7b9372e65aad2e06852158c8722} 
bool armv7}

ARMv7 cpu flag \Hypertarget{structutils__cpu__features_a81b25c20a46dd43bd5152e0a0848b866}\index{utils\_cpu\_features@{utils\_cpu\_features}!avx@{avx}}
\index{avx@{avx}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{avx}{avx}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a81b25c20a46dd43bd5152e0a0848b866} 
bool avx}

The AVX flag \Hypertarget{structutils__cpu__features_aa124c86174dda7398e1b7dc9f88442df}\index{utils\_cpu\_features@{utils\_cpu\_features}!avx2@{avx2}}
\index{avx2@{avx2}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{avx2}{avx2}}
{\footnotesize\ttfamily \label{structutils__cpu__features_aa124c86174dda7398e1b7dc9f88442df} 
bool avx2}

The AVX2 flag \Hypertarget{structutils__cpu__features_a053129fd4693f49193465dfd51cbda44}\index{utils\_cpu\_features@{utils\_cpu\_features}!avx512f@{avx512f}}
\index{avx512f@{avx512f}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{avx512f}{avx512f}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a053129fd4693f49193465dfd51cbda44} 
bool avx512f}

The AVX512F flag \Hypertarget{structutils__cpu__features_ade976b5f96a80a5a7729a6f2cb15cee4}\index{utils\_cpu\_features@{utils\_cpu\_features}!cacheline@{cacheline}}
\index{cacheline@{cacheline}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{cacheline}{cacheline}}
{\footnotesize\ttfamily \label{structutils__cpu__features_ade976b5f96a80a5a7729a6f2cb15cee4} 
uint32\+\_\+t cacheline}

The number of cache lines \Hypertarget{structutils__cpu__features_a55a53123baf540c3d93d594d60de224f}\index{utils\_cpu\_features@{utils\_cpu\_features}!cores@{cores}}
\index{cores@{cores}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{cores}{cores}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a55a53123baf540c3d93d594d60de224f} 
uint32\+\_\+t cores}

The number of cores \Hypertarget{structutils__cpu__features_a148b00861c88b4f5d5bf006071fbdc04}\index{utils\_cpu\_features@{utils\_cpu\_features}!cpus@{cpus}}
\index{cpus@{cpus}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{cpus}{cpus}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a148b00861c88b4f5d5bf006071fbdc04} 
uint32\+\_\+t cpus}

The number of CPUs \Hypertarget{structutils__cpu__features_a7ab8978ede7b0365c5450ee576da4a53}\index{utils\_cpu\_features@{utils\_cpu\_features}!cputype@{cputype}}
\index{cputype@{cputype}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{cputype}{cputype}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a7ab8978ede7b0365c5450ee576da4a53} 
utils\+\_\+cpu\+\_\+maker cputype}

The CPU manufacturer \Hypertarget{structutils__cpu__features_a217fd8540aa98b3d43594ad0047a5a86}\index{utils\_cpu\_features@{utils\_cpu\_features}!freqbase@{freqbase}}
\index{freqbase@{freqbase}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{freqbase}{freqbase}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a217fd8540aa98b3d43594ad0047a5a86} 
uint32\+\_\+t freqbase}

The frequency base \Hypertarget{structutils__cpu__features_a8c39756171056df834df5f81428ae4a0}\index{utils\_cpu\_features@{utils\_cpu\_features}!freqmax@{freqmax}}
\index{freqmax@{freqmax}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{freqmax}{freqmax}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a8c39756171056df834df5f81428ae4a0} 
uint32\+\_\+t freqmax}

The frequency maximum \Hypertarget{structutils__cpu__features_a1a4cbd5916e959d81088b83711f3fac4}\index{utils\_cpu\_features@{utils\_cpu\_features}!freqref@{freqref}}
\index{freqref@{freqref}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{freqref}{freqref}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a1a4cbd5916e959d81088b83711f3fac4} 
uint32\+\_\+t freqref}

The frequency reference \Hypertarget{structutils__cpu__features_a5fc7e7962d85798a87da3bb9360bdbf4}\index{utils\_cpu\_features@{utils\_cpu\_features}!hyperthread@{hyperthread}}
\index{hyperthread@{hyperthread}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{hyperthread}{hyperthread}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a5fc7e7962d85798a87da3bb9360bdbf4} 
bool hyperthread}

The hyper-\/thread flag \Hypertarget{structutils__cpu__features_a6900e727be30ba6c4d4c2a0858c37c0a}\index{utils\_cpu\_features@{utils\_cpu\_features}!l1cache@{l1cache}}
\index{l1cache@{l1cache}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{l1cache}{l1cache}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a6900e727be30ba6c4d4c2a0858c37c0a} 
uint32\+\_\+t l1cache}

The L1 cache size \Hypertarget{structutils__cpu__features_abfe3eb6950772d7f6922dd9ba854d73c}\index{utils\_cpu\_features@{utils\_cpu\_features}!l1cacheline@{l1cacheline}}
\index{l1cacheline@{l1cacheline}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{l1cacheline}{l1cacheline}}
{\footnotesize\ttfamily \label{structutils__cpu__features_abfe3eb6950772d7f6922dd9ba854d73c} 
uint32\+\_\+t l1cacheline}

The L1 cache line size \Hypertarget{structutils__cpu__features_a4eaee093701962a93862c096741dd500}\index{utils\_cpu\_features@{utils\_cpu\_features}!l2associative@{l2associative}}
\index{l2associative@{l2associative}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{l2associative}{l2associative}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a4eaee093701962a93862c096741dd500} 
uint32\+\_\+t l2associative}

The L2 associative size \Hypertarget{structutils__cpu__features_a809264abd013b108a1935a3bd5fac690}\index{utils\_cpu\_features@{utils\_cpu\_features}!l2cache@{l2cache}}
\index{l2cache@{l2cache}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{l2cache}{l2cache}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a809264abd013b108a1935a3bd5fac690} 
uint32\+\_\+t l2cache}

The L2 cache size \Hypertarget{structutils__cpu__features_af778cbee81845454fec3eaec33d7ac57}\index{utils\_cpu\_features@{utils\_cpu\_features}!neon@{neon}}
\index{neon@{neon}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{neon}{neon}}
{\footnotesize\ttfamily \label{structutils__cpu__features_af778cbee81845454fec3eaec33d7ac57} 
bool neon}

Neon instructions flag \Hypertarget{structutils__cpu__features_af30db326e1a91ba1cdb86644aadbb176}\index{utils\_cpu\_features@{utils\_cpu\_features}!pcmul@{pcmul}}
\index{pcmul@{pcmul}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{pcmul}{pcmul}}
{\footnotesize\ttfamily \label{structutils__cpu__features_af30db326e1a91ba1cdb86644aadbb176} 
bool pcmul}

The PCLMULQDQ flag \Hypertarget{structutils__cpu__features_aacb61267caa3ed1f4015d2c532c0c733}\index{utils\_cpu\_features@{utils\_cpu\_features}!rdrand@{rdrand}}
\index{rdrand@{rdrand}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{rdrand}{rdrand}}
{\footnotesize\ttfamily \label{structutils__cpu__features_aacb61267caa3ed1f4015d2c532c0c733} 
bool rdrand}

The RDRAND flag \Hypertarget{structutils__cpu__features_ae4bd93d37a56e7388cfb45d825b7d343}\index{utils\_cpu\_features@{utils\_cpu\_features}!rdtcsp@{rdtcsp}}
\index{rdtcsp@{rdtcsp}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{rdtcsp}{rdtcsp}}
{\footnotesize\ttfamily \label{structutils__cpu__features_ae4bd93d37a56e7388cfb45d825b7d343} 
bool rdtcsp}

The RDTCSP flag \Hypertarget{structutils__cpu__features_a0e7398489a0e69b8b8cef39a4fd96bec}\index{utils\_cpu\_features@{utils\_cpu\_features}!serial@{serial}}
\index{serial@{serial}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{serial}{serial}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a0e7398489a0e69b8b8cef39a4fd96bec} 
char serial\mbox{[}UTILS\+\_\+\+CPUIDEX\+\_\+\+SERIAL\+\_\+\+SIZE\mbox{]}}

The CPU serial number \Hypertarget{structutils__cpu__features_a76501a16c6c1fe9b7e74c52ee0ae6afc}\index{utils\_cpu\_features@{utils\_cpu\_features}!sha256@{sha256}}
\index{sha256@{sha256}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{sha256}{sha256}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a76501a16c6c1fe9b7e74c52ee0ae6afc} 
bool sha256}

SHA2-\/256 flag \Hypertarget{structutils__cpu__features_a7e88070ce4e756ac5e13b0216a4cc004}\index{utils\_cpu\_features@{utils\_cpu\_features}!sha3@{sha3}}
\index{sha3@{sha3}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{sha3}{sha3}}
{\footnotesize\ttfamily \label{structutils__cpu__features_a7e88070ce4e756ac5e13b0216a4cc004} 
bool sha3}

SHA3 flag \Hypertarget{structutils__cpu__features_abbe10bce9e8dccfe5e5f2dc6272f9806}\index{utils\_cpu\_features@{utils\_cpu\_features}!sha512@{sha512}}
\index{sha512@{sha512}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{sha512}{sha512}}
{\footnotesize\ttfamily \label{structutils__cpu__features_abbe10bce9e8dccfe5e5f2dc6272f9806} 
bool sha512}

SHA2-\/512 flag \Hypertarget{structutils__cpu__features_ac682414d7aae8202a4d6b90c4d1602ee}\index{utils\_cpu\_features@{utils\_cpu\_features}!vendor@{vendor}}
\index{vendor@{vendor}!utils\_cpu\_features@{utils\_cpu\_features}}
\doxysubsubsection{\texorpdfstring{vendor}{vendor}}
{\footnotesize\ttfamily \label{structutils__cpu__features_ac682414d7aae8202a4d6b90c4d1602ee} 
char vendor\mbox{[}UTILS\+\_\+\+CPUIDEX\+\_\+\+VENDOR\+\_\+\+SIZE\mbox{]}}

The CPU vendor name 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/stepp/\+Documents/\+Visual Studio 2022/\+Projects/\+C/\+HKDS/\+HKDS/utils.\+h\end{DoxyCompactItemize}
