0.7
2020.2
Nov  8 2024
22:36:57
C:/Users/shubh/logic_gates/logic_gates.sim/sim_1/synth/timing/xsim/tetsbench_lg_time_synth.v,1747856166,verilog,,C:/Users/shubh/logic_gates/logic_gates.srcs/sim_1/new/tetsbench_lg.v,,glbl;logic_gates,,,,,,,,
C:/Users/shubh/logic_gates/logic_gates.srcs/sim_1/new/tetsbench_lg.v,1747855649,verilog,,,,tetsbench_lg,,,,,,,,
