////////////////////////////////////////////////////////////////////////////////
// Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
////////////////////////////////////////////////////////////////////////////////
//   ____  ____ 
//  /   /\/   / 
// /___/  \  /    Vendor: Xilinx 
// \   \   \/     Version : 14.7
//  \   \         Application : sch2hdl
//  /   /         Filename : main.vf
// /___/   /\     Timestamp : 06/02/2018 21:55:41
// \   \  /  \ 
//  \___\/\___\ 
//
//Command: sch2hdl -intstyle ise -family spartan6 -verilog /media/user/Data/Documents/FPGA/Nexys3/test_cnt/main.vf -w /media/user/Data/Documents/FPGA/Nexys3/test_cnt/main.sch
//Design Name: main
//Device: spartan6
//Purpose:
//    This verilog netlist is translated from an ECS schematic.It can be 
//    synthesized and simulated, but it should not be modified. 
//
`timescale 100 ps / 10 ps

module CB16CE_HXILINX_main(CEO, Q, TC, C, CE, CLR);
   
   localparam TERMINAL_COUNT = 16'b1111_1111_1111_1111;
   
   output             CEO;
   output [15:0]      Q;
   output             TC;

   input 	      C;	
   input 	      CE;	
   input 	      CLR;	
   
   reg    [15:0]      Q;
   
   always @(posedge C or posedge CLR)
     begin
	if (CLR)
	  Q <= 16'b0000_0000_0000_0000;
	else if (CE)
	  Q <= Q + 1;
     end
   
   assign CEO = TC & CE;
   assign TC = (Q == TERMINAL_COUNT);
   
endmodule
`timescale 1ns / 1ps

module main(XLXN_18, 
            XLXN_19, 
            XLXN_20, 
            XLXN_21);

    input XLXN_18;
    input XLXN_19;
    input XLXN_20;
   output [15:0] XLXN_21;
   
   
   (* HU_SET = "XLXI_10_0" *) 
   CB16CE_HXILINX_main  XLXI_10 (.C(XLXN_18), 
                                .CE(XLXN_20), 
                                .CLR(XLXN_19), 
                                .CEO(), 
                                .Q(XLXN_21[15:0]), 
                                .TC());
endmodule
