
---------- Begin Simulation Statistics ----------
final_tick                                  560877000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 671641                       # Simulator instruction rate (inst/s)
host_mem_usage                                 678216                       # Number of bytes of host memory used
host_op_rate                                  1130539                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.46                       # Real time elapsed on the host
host_tick_rate                             1229450414                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                      306325                       # Number of instructions simulated
sim_ops                                        515727                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000561                       # Number of seconds simulated
sim_ticks                                   560877000                       # Number of ticks simulated
system.cpu.Branches                             45358                       # Number of branches fetched
system.cpu.committedInsts                      306325                       # Number of instructions committed
system.cpu.committedOps                        515727                       # Number of ops (including micro ops) committed
system.cpu.dtb.rdAccesses                       89376                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            12                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                       36673                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             9                       # TLB misses on write requests
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                      379124                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            40                       # TLB misses on write requests
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                          1121754                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                    1121754                       # Number of busy cycles
system.cpu.num_cc_register_reads               174158                       # number of times the CC registers were read
system.cpu.num_cc_register_writes              109361                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts        27353                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses                   1935                       # Number of float alu accesses
system.cpu.num_fp_insts                          1935                       # number of float instructions
system.cpu.num_fp_register_reads                 3763                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                1476                       # number of times the floating registers were written
system.cpu.num_func_calls                       17897                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses                514196                       # Number of integer alu accesses
system.cpu.num_int_insts                       514196                       # number of integer instructions
system.cpu.num_int_register_reads             1169180                       # number of times the integer registers were read
system.cpu.num_int_register_writes             432229                       # number of times the integer registers were written
system.cpu.num_load_insts                       89371                       # Number of load instructions
system.cpu.num_mem_refs                        126043                       # number of memory refs
system.cpu.num_store_insts                      36672                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                    98      0.02%      0.02% # Class of executed instruction
system.cpu.op_class::IntAlu                    388608     75.35%     75.37% # Class of executed instruction
system.cpu.op_class::IntMult                        4      0.00%     75.37% # Class of executed instruction
system.cpu.op_class::IntDiv                        14      0.00%     75.37% # Class of executed instruction
system.cpu.op_class::FloatAdd                      10      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.38% # Class of executed instruction
system.cpu.op_class::SimdAdd                      374      0.07%     75.45% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.45% # Class of executed instruction
system.cpu.op_class::SimdAlu                       68      0.01%     75.46% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     75.46% # Class of executed instruction
system.cpu.op_class::SimdCvt                      108      0.02%     75.48% # Class of executed instruction
system.cpu.op_class::SimdMisc                     214      0.04%     75.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.52% # Class of executed instruction
system.cpu.op_class::SimdShift                    186      0.04%     75.56% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.56% # Class of executed instruction
system.cpu.op_class::MemRead                    89319     17.32%     92.88% # Class of executed instruction
system.cpu.op_class::MemWrite                   36261      7.03%     99.91% # Class of executed instruction
system.cpu.op_class::FloatMemRead                  52      0.01%     99.92% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                411      0.08%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                     515727                       # Class of executed instruction
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          786                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          1700                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED    560877000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                784                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          156                       # Transaction distribution
system.membus.trans_dist::WritebackClean          396                       # Transaction distribution
system.membus.trans_dist::CleanEvict              234                       # Transaction distribution
system.membus.trans_dist::ReadExReq               130                       # Transaction distribution
system.membus.trans_dist::ReadExResp              130                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq            460                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           324                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         1316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.icache.mem_side::total         1316                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port         1298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::total         1298                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   2614                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        54784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::total        54784                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        39040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::total        39040                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   93824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               914                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     914    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 914                       # Request fanout histogram
system.membus.reqLayer2.occupancy             3908500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy            2442500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.membus.respLayer2.occupancy            2428500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.4                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED    560877000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          29440                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          29056                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              58496                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        29440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         29440                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         9984                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            9984                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst             460                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data             454                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 914                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          156                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                156                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst          52489227                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          51804585                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             104293811                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst     52489227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         52489227                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       17800694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             17800694                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       17800694                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         52489227                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         51804585                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            122094506                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       552.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       437.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples       443.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000213302500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds           33                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds           33                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState                2423                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                499                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                         914                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        552                       # Number of write requests accepted
system.mem_ctrls.readBursts                       914                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      552                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     34                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                96                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                78                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               137                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                10                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                64                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                27                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 8                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               19                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11               42                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               37                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              140                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15               70                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                66                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                45                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                18                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                60                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                27                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 9                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10               15                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12               11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              105                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               56                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      19.23                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                      9141000                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                    4400000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat                25641000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     10387.50                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                29137.50                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                      624                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                     432                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 70.91                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                78.26                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   914                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  552                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                     34                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                     33                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          356                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    253.842697                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   172.803403                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.527150                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           87     24.44%     24.44% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          157     44.10%     68.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           39     10.96%     79.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           21      5.90%     85.39% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           13      3.65%     89.04% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            6      1.69%     90.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            8      2.25%     92.98% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            7      1.97%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151           18      5.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          356                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples           33                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      23.181818                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     19.774268                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     24.160213                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8-15              5     15.15%     15.15% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16-23            22     66.67%     81.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24-31             4     12.12%     93.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-39             1      3.03%     96.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::152-159            1      3.03%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total            33                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples           33                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.121212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.114622                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.484612                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               31     93.94%     93.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                2      6.06%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total            33                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                  56320                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    2176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                   34048                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   58496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                35328                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       100.41                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        60.70                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    104.29                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     62.99                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         1.26                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.47                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                     557263000                       # Total gap between requests
system.mem_ctrls.avgGap                     380124.83                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        27968                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        28352                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks        34048                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 49864765.358536720276                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 50549407.445839285851                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 60704931.740827314556                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst          460                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data          454                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          552                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     12659500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data     12981500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks   2534867000                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     27520.65                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     28593.61                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   4592150.36                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    73.74                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              1263780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy               671715                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy             3234420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy            1555560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         42448470                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        179630880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          273058905                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        486.842757                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE    466589750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     18720000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT     75567250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              1278060                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy               679305                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy             3048780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy            1221480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     44254080.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        206712210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         41303520                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          298497435                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        532.197674                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE    105554000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     18713250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT    436609750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.numPwrStateTransitions                   1                       # Number of power state transitions
system.cpu.pwrStateResidencyTicks::ON       560877000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED    560877000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst       378664                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total           378664                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst       378664                       # number of overall hits
system.cpu.icache.overall_hits::total          378664                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          460                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            460                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          460                       # number of overall misses
system.cpu.icache.overall_misses::total           460                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     27406000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     27406000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     27406000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     27406000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst       379124                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total       379124                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst       379124                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total       379124                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001213                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001213                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001213                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001213                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 59578.260870                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 59578.260870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 59578.260870                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 59578.260870                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          396                       # number of writebacks
system.cpu.icache.writebacks::total               396                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          460                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          460                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          460                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     26946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     26946000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     26946000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     26946000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001213                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001213                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001213                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001213                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 58578.260870                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 58578.260870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 58578.260870                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 58578.260870                       # average overall mshr miss latency
system.cpu.icache.replacements                    396                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst       378664                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total          378664                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          460                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           460                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     27406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     27406000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst       379124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total       379124                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001213                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 59578.260870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 59578.260870                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          460                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     26946000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     26946000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001213                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 58578.260870                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 58578.260870                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED    560877000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse            63.488706                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              379124                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               460                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            824.182609                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst    63.488706                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.992011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992011                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           61                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses            758708                       # Number of tag accesses
system.cpu.icache.tags.data_accesses           758708                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED    560877000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED    560877000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    560877000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED    560877000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED    560877000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED    560877000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED    560877000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data       125595                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total           125595                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data       125595                       # number of overall hits
system.cpu.dcache.overall_hits::total          125595                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          454                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            454                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          454                       # number of overall misses
system.cpu.dcache.overall_misses::total           454                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27663500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27663500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27663500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27663500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data       126049                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total       126049                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data       126049                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total       126049                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.003602                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.003602                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.003602                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.003602                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 60932.819383                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 60932.819383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 60932.819383                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 60932.819383                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks          156                       # number of writebacks
system.cpu.dcache.writebacks::total               156                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data          454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          454                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          454                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          454                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     27209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     27209500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     27209500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     27209500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003602                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003602                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003602                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.003602                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 59932.819383                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 59932.819383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 59932.819383                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 59932.819383                       # average overall mshr miss latency
system.cpu.dcache.replacements                    390                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        89052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           89052                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          324                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           324                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     19919000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     19919000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        89376                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        89376                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.003625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.003625                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61478.395062                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61478.395062                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          324                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          324                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     19595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     19595000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.003625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.003625                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60478.395062                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60478.395062                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data        36543                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total          36543                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data          130                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          130                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data      7744500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total      7744500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data        36673                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total        36673                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003545                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003545                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 59573.076923                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 59573.076923                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          130                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data      7614500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      7614500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003545                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003545                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58573.076923                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58573.076923                       # average WriteReq mshr miss latency
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED    560877000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse            63.383118                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              126049                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               454                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            277.640969                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            148000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data    63.383118                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.990361                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.990361                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           64                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            2                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           22                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           40                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           1008846                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          1008846                       # Number of data accesses

---------- End Simulation Statistics   ----------
