<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="uart.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="RX_module.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="UART.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UART.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UART.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UART.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UART.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="UART.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UART.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="UART.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="UART.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="UART.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="UART.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UART.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="UART.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="UART.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="UART.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="UART.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="UART.vhi"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="UART.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UART.xst"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="UART_RAM.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="UART_RAM.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="UART_RAM.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="UART_RAM.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_RAM.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="UART_RAM.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="UART_RAM.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="UART_RAM.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_RAM_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_RAM_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_RAM_xst.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="UART_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UART_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="UART_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="UART_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="UART_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="UART_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="UART_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="UART_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="UART_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="UART_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UART_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="UART_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="UAR_RAM.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="UAR_RAM.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="UAR_RAM.xst"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="ram_example.vhi"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb1_uart_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="tb1_uart_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="tb1_uart_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="tb1_uart_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VHDL_INSTTEMPLATE" xil_pn:name="tbRam.vhi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="uart.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="uart.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="uart.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1366899178" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1366899178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1367070942" xil_pn:in_ck="404772988655425440" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1367070942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../RAM/RAM_module.vhd"/>
      <outfile xil_pn:name="../RAM/tbRam.vhd"/>
      <outfile xil_pn:name="Carga.vhd"/>
      <outfile xil_pn:name="CuentaBits.vhd"/>
      <outfile xil_pn:name="Div_fre.vhd"/>
      <outfile xil_pn:name="Mux.vhd"/>
      <outfile xil_pn:name="RX.vhd"/>
      <outfile xil_pn:name="RX_module.vhd"/>
      <outfile xil_pn:name="TX_module.vhd"/>
      <outfile xil_pn:name="Tb1_Rx.vhd"/>
      <outfile xil_pn:name="Tb_tx.vhd"/>
      <outfile xil_pn:name="UART.vhd"/>
      <outfile xil_pn:name="UART_RAM.vhd"/>
      <outfile xil_pn:name="maquina_estados.vhd"/>
      <outfile xil_pn:name="registro.vhd"/>
      <outfile xil_pn:name="serie_paralelo.vhd"/>
      <outfile xil_pn:name="tb1_uart.vhd"/>
      <outfile xil_pn:name="tb4_TX.vhd"/>
      <outfile xil_pn:name="tb_carga.vhd"/>
      <outfile xil_pn:name="tb_cuenta.vhd"/>
      <outfile xil_pn:name="tb_div_fre.vhd"/>
      <outfile xil_pn:name="tb_mux.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1366899199" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3194624179612625976" xil_pn:start_ts="1366899199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366899199" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-5748281978527696838" xil_pn:start_ts="1366899199">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1366899178" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="-4625862301259075001" xil_pn:start_ts="1366899178">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
    <transform xil_pn:end_ts="1367070942" xil_pn:in_ck="404772988655425440" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1367070942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="../RAM/RAM_module.vhd"/>
      <outfile xil_pn:name="../RAM/tbRam.vhd"/>
      <outfile xil_pn:name="Carga.vhd"/>
      <outfile xil_pn:name="CuentaBits.vhd"/>
      <outfile xil_pn:name="Div_fre.vhd"/>
      <outfile xil_pn:name="Mux.vhd"/>
      <outfile xil_pn:name="RX.vhd"/>
      <outfile xil_pn:name="RX_module.vhd"/>
      <outfile xil_pn:name="TX_module.vhd"/>
      <outfile xil_pn:name="Tb1_Rx.vhd"/>
      <outfile xil_pn:name="Tb_tx.vhd"/>
      <outfile xil_pn:name="UART.vhd"/>
      <outfile xil_pn:name="UART_RAM.vhd"/>
      <outfile xil_pn:name="maquina_estados.vhd"/>
      <outfile xil_pn:name="registro.vhd"/>
      <outfile xil_pn:name="serie_paralelo.vhd"/>
      <outfile xil_pn:name="tb1_uart.vhd"/>
      <outfile xil_pn:name="tb4_TX.vhd"/>
      <outfile xil_pn:name="tb_carga.vhd"/>
      <outfile xil_pn:name="tb_cuenta.vhd"/>
      <outfile xil_pn:name="tb_div_fre.vhd"/>
      <outfile xil_pn:name="tb_mux.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1367070949" xil_pn:in_ck="404772988655425440" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="-6783806469281710510" xil_pn:start_ts="1367070942">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb1_uart_beh.prj"/>
      <outfile xil_pn:name="tb1_uart_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1367070949" xil_pn:in_ck="7733521257812605425" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="-1512711710384214177" xil_pn:start_ts="1367070949">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="tb1_uart_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1366899306" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1366899306">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1367445047" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-5483110094975200096" xil_pn:start_ts="1367445047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1367445047" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5746622194295179750" xil_pn:start_ts="1367445047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1367445047" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1367445047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1367445047" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5861227570979516894" xil_pn:start_ts="1367445047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1367445047" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1367445047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1367445047" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-4203488593897705360" xil_pn:start_ts="1367445047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1367445054" xil_pn:in_ck="7313252413911630541" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-5533359316357585033" xil_pn:start_ts="1367445047">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name=".lso"/>
      <outfile xil_pn:name="RX_module.ngr"/>
      <outfile xil_pn:name="UART.ngr"/>
      <outfile xil_pn:name="UART_RAM.lso"/>
      <outfile xil_pn:name="UART_RAM.ngc"/>
      <outfile xil_pn:name="UART_RAM.ngr"/>
      <outfile xil_pn:name="UART_RAM.prj"/>
      <outfile xil_pn:name="UART_RAM.stx"/>
      <outfile xil_pn:name="UART_RAM.syr"/>
      <outfile xil_pn:name="UART_RAM.xst"/>
      <outfile xil_pn:name="UART_RAM_vhdl.prj"/>
      <outfile xil_pn:name="UART_RAM_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1366899319" xil_pn:in_ck="3709823574504" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-8566847197389697356" xil_pn:start_ts="1366899319">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForProperties"/>
    </transform>
  </transforms>

</generated_project>
