Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.11 secs
 
--> Reading design: Mux_disp.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Mux_disp.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Mux_disp"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : Mux_disp
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\cal\Desktop\School\CST345\CST345_Lab02\Flipflop4bit.v" into library work
Parsing module <latch4bit>.
Analyzing Verilog file "C:\Users\cal\Desktop\School\CST345\CST345_Lab02\Mux_disp.v" into library work
Parsing module <Mux_disp>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Mux_disp>.
WARNING:HDLCompiler:413 - "C:\Users\cal\Desktop\School\CST345\CST345_Lab02\Mux_disp.v" Line 57: Result of 3-bit expression is truncated to fit in 2-bit target.

Elaborating module <latch4bit>.
WARNING:HDLCompiler:91 - "C:\Users\cal\Desktop\School\CST345\CST345_Lab02\Flipflop4bit.v" Line 30: Signal <d> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Mux_disp>.
    Related source file is "C:\Users\cal\Desktop\School\CST345\CST345_Lab02\Mux_disp.v".
    Found 2-bit register for signal <sel>.
    Found 2-bit adder for signal <sel[1]_GND_1_o_add_2_OUT> created at line 57.
    Found 4x4-bit Read Only RAM for signal <_n0043>
    Found 16x7-bit Read Only RAM for signal <_n0060>
    Found 1-bit 4-to-1 multiplexer for signal <MuxOut<3>> created at line 110.
    Found 1-bit 4-to-1 multiplexer for signal <MuxOut<2>> created at line 110.
    Found 1-bit 4-to-1 multiplexer for signal <MuxOut<1>> created at line 110.
    Found 1-bit 4-to-1 multiplexer for signal <MuxOut<0>> created at line 110.
    Summary:
	inferred   2 RAM(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <Mux_disp> synthesized.

Synthesizing Unit <latch4bit>.
    Related source file is "C:\Users\cal\Desktop\School\CST345\CST345_Lab02\Flipflop4bit.v".
WARNING:Xst:737 - Found 1-bit latch for signal <q<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <q<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 Latch(s).
Unit <latch4bit> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port Read Only RAM                    : 1
 4x4-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 1
 2-bit register                                        : 1
# Latches                                              : 16
 1-bit latch                                           : 16
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <Mux_disp>.
The following registers are absorbed into counter <sel>: 1 register on signal <sel>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0043> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 4-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <sel>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <an1>           |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0060> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <MuxOut>        |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <a>             |          |
    -----------------------------------------------------------------------
Unit <Mux_disp> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 2
 16x7-bit single-port distributed Read Only RAM        : 1
 4x4-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 1
 2-bit up counter                                      : 1
# Multiplexers                                         : 4
 1-bit 4-to-1 multiplexer                              : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <Mux_disp> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Mux_disp, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2
 Flip-Flops                                            : 2

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Mux_disp.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 17
#      INV                         : 1
#      LUT2                        : 5
#      LUT4                        : 7
#      LUT6                        : 4
# FlipFlops/Latches                : 18
#      FD                          : 2
#      LD                          : 16
# Clock Buffers                    : 5
#      BUFGP                       : 5
# IO Buffers                       : 27
#      IBUF                        : 16
#      OBUF                        : 11

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:               2  out of  18224     0%  
 Number of Slice LUTs:                   17  out of   9112     0%  
    Number used as Logic:                17  out of   9112     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     17
   Number with an unused Flip Flop:      15  out of     17    88%  
   Number with an unused LUT:             0  out of     17     0%  
   Number of fully used LUT-FF pairs:     2  out of     17    11%  
   Number of unique control sets:         5

IO Utilization: 
 Number of IOs:                          33
 Number of bonded IOBs:                  32  out of    232    13%  
    IOB Flip Flops/Latches:              16

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                5  out of     16    31%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
dp3                                | BUFGP                  | 4     |
dp2                                | BUFGP                  | 4     |
dp1                                | BUFGP                  | 4     |
dp0                                | BUFGP                  | 4     |
clk                                | BUFGP                  | 2     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.190ns (Maximum Frequency: 456.663MHz)
   Minimum input arrival time before clock: 1.838ns
   Maximum output required time after clock: 6.244ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 2.190ns (frequency: 456.663MHz)
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Delay:               2.190ns (Levels of Logic = 1)
  Source:            sel_0 (FF)
  Destination:       sel_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: sel_0 to sel_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   0.856  sel_0 (sel_0)
     INV:I->O              1   0.206   0.579  sel_0_rstpot_INV_0 (sel_0_rstpot)
     FD:D                      0.102          sel_0
    ----------------------------------------
    Total                      2.190ns (0.755ns logic, 1.435ns route)
                                       (34.5% logic, 65.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dp3'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.838ns (Levels of Logic = 1)
  Source:            Val3<3> (PAD)
  Destination:       lat3/q_3 (LATCH)
  Destination Clock: dp3 falling

  Data Path: Val3<3> to lat3/q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Val3_3_IBUF (Val3_3_IBUF)
     LD:D                      0.037          lat3/q_3
    ----------------------------------------
    Total                      1.838ns (1.259ns logic, 0.579ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dp2'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.838ns (Levels of Logic = 1)
  Source:            Val2<3> (PAD)
  Destination:       lat2/q_3 (LATCH)
  Destination Clock: dp2 falling

  Data Path: Val2<3> to lat2/q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Val2_3_IBUF (Val2_3_IBUF)
     LD:D                      0.037          lat2/q_3
    ----------------------------------------
    Total                      1.838ns (1.259ns logic, 0.579ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dp1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.838ns (Levels of Logic = 1)
  Source:            Val1<3> (PAD)
  Destination:       lat1/q_3 (LATCH)
  Destination Clock: dp1 falling

  Data Path: Val1<3> to lat1/q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Val1_3_IBUF (Val1_3_IBUF)
     LD:D                      0.037          lat1/q_3
    ----------------------------------------
    Total                      1.838ns (1.259ns logic, 0.579ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'dp0'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.838ns (Levels of Logic = 1)
  Source:            Val0<3> (PAD)
  Destination:       lat0/q_3 (LATCH)
  Destination Clock: dp0 falling

  Data Path: Val0<3> to lat0/q_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.222   0.579  Val0_3_IBUF (Val0_3_IBUF)
     LD:D                      0.037          lat0/q_3
    ----------------------------------------
    Total                      1.838ns (1.259ns logic, 0.579ns route)
                                       (68.5% logic, 31.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 64 / 11
-------------------------------------------------------------------------
Offset:              6.244ns (Levels of Logic = 3)
  Source:            sel_0 (FF)
  Destination:       a (PAD)
  Source Clock:      clk rising

  Data Path: sel_0 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q              10   0.447   1.221  sel_0 (sel_0)
     LUT6:I0->O            7   0.203   1.021  Mmux_MuxOut<2>11 (MuxOut<2>)
     LUT4:I0->O            1   0.203   0.579  Mram__n006051 (f_OBUF)
     OBUF:I->O                 2.571          f_OBUF (f)
    ----------------------------------------
    Total                      6.244ns (3.424ns logic, 2.820ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dp1'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.901ns (Levels of Logic = 3)
  Source:            lat1/q_3 (LATCH)
  Destination:       a (PAD)
  Source Clock:      dp1 falling

  Data Path: lat1/q_3 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.827  lat1/q_3 (lat1/q_3)
     LUT6:I2->O            7   0.203   1.021  Mmux_MuxOut<3>11 (MuxOut<3>)
     LUT4:I0->O            1   0.203   0.579  Mram__n006031 (d_OBUF)
     OBUF:I->O                 2.571          d_OBUF (d)
    ----------------------------------------
    Total                      5.901ns (3.475ns logic, 2.426ns route)
                                       (58.9% logic, 41.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dp3'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.884ns (Levels of Logic = 3)
  Source:            lat3/q_3 (LATCH)
  Destination:       a (PAD)
  Source Clock:      dp3 falling

  Data Path: lat3/q_3 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.808  lat3/q_3 (lat3/q_3)
     LUT6:I3->O            7   0.205   1.021  Mmux_MuxOut<3>11 (MuxOut<3>)
     LUT4:I0->O            1   0.203   0.579  Mram__n006031 (d_OBUF)
     OBUF:I->O                 2.571          d_OBUF (d)
    ----------------------------------------
    Total                      5.884ns (3.477ns logic, 2.407ns route)
                                       (59.1% logic, 40.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dp2'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.758ns (Levels of Logic = 3)
  Source:            lat2/q_3 (LATCH)
  Destination:       a (PAD)
  Source Clock:      dp2 falling

  Data Path: lat2/q_3 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.684  lat2/q_3 (lat2/q_3)
     LUT6:I4->O            7   0.203   1.021  Mmux_MuxOut<3>11 (MuxOut<3>)
     LUT4:I0->O            1   0.203   0.579  Mram__n006031 (d_OBUF)
     OBUF:I->O                 2.571          d_OBUF (d)
    ----------------------------------------
    Total                      5.758ns (3.475ns logic, 2.283ns route)
                                       (60.3% logic, 39.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'dp0'
  Total number of paths / destination ports: 28 / 7
-------------------------------------------------------------------------
Offset:              5.656ns (Levels of Logic = 3)
  Source:            lat0/q_3 (LATCH)
  Destination:       a (PAD)
  Source Clock:      dp0 falling

  Data Path: lat0/q_3 to a
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               1   0.498   0.580  lat0/q_3 (lat0/q_3)
     LUT6:I5->O            7   0.205   1.021  Mmux_MuxOut<3>11 (MuxOut<3>)
     LUT4:I0->O            1   0.203   0.579  Mram__n006031 (d_OBUF)
     OBUF:I->O                 2.571          d_OBUF (d)
    ----------------------------------------
    Total                      5.656ns (3.477ns logic, 2.179ns route)
                                       (61.5% logic, 38.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    2.190|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.43 secs
 
--> 

Total memory usage is 237808 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    6 (   0 filtered)
Number of infos    :    2 (   0 filtered)

