Release 13.1 - xst O.40d (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.04 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: sync_trigger.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "sync_trigger.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "sync_trigger"
Output Format                      : NGC
Target Device                      : xc5vlx50t-1-ff1136

---- Source Options
Top Module Name                    : sync_trigger
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Off
Reduce Control Sets                : Off
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Shared/constants.vhd" in Library work.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Shared/functions.vhd" in Library work.
Architecture functions of Entity functions is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Sync_Trigger/edge_detector.vhd" in Library work.
Architecture behave of Entity edge_detector is up to date.
Compiling vhdl file "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Sync_Trigger/Sync_trigger.vhd" in Library work.
Architecture behavioral of Entity sync_trigger is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <sync_trigger> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <edge_detector> in library <work> (architecture <behave>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <sync_trigger> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <delayed_trigger_en> in unit <sync_trigger> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <trig_out_s_d<4>> in unit <sync_trigger> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <delayed_trigger<128>> in unit <sync_trigger> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <sync_trigger> analyzed. Unit <sync_trigger> generated.

Analyzing Entity <edge_detector> in library <work> (Architecture <behave>).
Entity <edge_detector> analyzed. Unit <edge_detector> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <edge_detector>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Sync_Trigger/edge_detector.vhd".
    Found 3-bit register for signal <s>.
    Summary:
	inferred   3 D-type flip-flop(s).
Unit <edge_detector> synthesized.


Synthesizing Unit <sync_trigger>.
    Related source file is "/home/kimei/VHDL/trigger/Trigger/HW/HDL/Sync_Trigger/Sync_trigger.vhd".
WARNING:Xst:646 - Signal <delayed_trigger<0>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 31-bit comparator greater for signal <coincidence_and_trigger$cmp_gt0000> created at line 152.
    Found 1-bit register for signal <coincidence_hold>.
    Found 31-bit comparator greater for signal <coincidence_or_trigger$cmp_gt0000> created at line 153.
    Found 31-bit adder for signal <temp$addsub0000> created at line 51.
    Found 31-bit adder for signal <temp$addsub0001> created at line 51.
    Found 31-bit adder for signal <temp$addsub0002> created at line 51.
    Found 4-bit register for signal <trig_out_s_d<3:0>>.
    Summary:
	inferred  13 D-type flip-flop(s).
	inferred   3 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <sync_trigger> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 31-bit adder                                          : 3
# Registers                                            : 73
 1-bit register                                        : 73
# Comparators                                          : 2
 31-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 31-bit adder                                          : 3
# Registers                                            : 73
 Flip-Flops                                            : 73
# Comparators                                          : 2
 31-bit comparator greater                             : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <sync_trigger> ...
WARNING:Xst:2677 - Node <coincidence_hold> of sequential type is unconnected in block <sync_trigger>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block sync_trigger, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 72
 Flip-Flops                                            : 72

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : sync_trigger.ngr
Top Level Output File Name         : sync_trigger
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 47

Cell Usage :
# BELS                             : 61
#      GND                         : 1
#      INV                         : 1
#      LUT2                        : 1
#      LUT3                        : 3
#      LUT4                        : 12
#      LUT5                        : 3
#      LUT6                        : 14
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 7
# FlipFlops/Latches                : 72
#      FDC                         : 72
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 46
#      IBUF                        : 26
#      OBUF                        : 20
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 5vlx50tff1136-1 


Slice Logic Utilization: 
 Number of Slice Registers:              72  out of  28800     0%  
 Number of Slice LUTs:                   34  out of  28800     0%  
    Number used as Logic:                34  out of  28800     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     97
   Number with an unused Flip Flop:      25  out of     97    25%  
   Number with an unused LUT:            63  out of     97    64%  
   Number of fully used LUT-FF pairs:     9  out of     97     9%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          47
 Number of bonded IOBs:                  47  out of    480     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
mclk                               | BUFGP                  | 72    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
---------------------------------------------------------------------+------------------------------+-------+
Control Signal                                                       | Buffer(FF name)              | Load  |
---------------------------------------------------------------------+------------------------------+-------+
G3[0].edge_detect_1/rst_b_inv(G3[0].edge_detect_1/rst_b_inv1_INV_0:O)| NONE(G3[0].edge_detect_1/s_0)| 72    |
---------------------------------------------------------------------+------------------------------+-------+

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 5.542ns (Maximum Frequency: 180.440MHz)
   Minimum input arrival time before clock: 2.019ns
   Maximum output required time after clock: 3.363ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 5.542ns (frequency: 180.440MHz)
  Total number of paths / destination ports: 2322 / 52
-------------------------------------------------------------------------
Delay:               5.542ns (Levels of Logic = 14)
  Source:            coincidence_array<3>_1 (FF)
  Destination:       coincidence_array<2>_1 (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: coincidence_array<3>_1 to coincidence_array<2>_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              6   0.471   0.816  coincidence_array<3>_1 (coincidence_array<3>_1)
     LUT4:I0->O            1   0.094   0.000  Madd_temp_addsub0001_lut<0> (Madd_temp_addsub0001_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Madd_temp_addsub0001_cy<0> (Madd_temp_addsub0001_cy<0>)
     XORCY:CI->O           4   0.357   0.496  Madd_temp_addsub0001_xor<1> (temp_addsub0001<1>)
     LUT4:I3->O            1   0.094   0.000  temp_mux0002<1>11 (temp_mux0002<1>1)
     MUXCY:S->O            1   0.372   0.000  Madd_temp_addsub0002_cy<1> (Madd_temp_addsub0002_cy<1>)
     XORCY:CI->O           2   0.357   0.581  Madd_temp_addsub0002_xor<2> (temp_addsub0002<2>)
     LUT6:I4->O            1   0.094   0.000  Mcompar_coincidence_and_trigger_cmp_gt0000_lut<0>2 (Mcompar_coincidence_and_trigger_cmp_gt0000_lut<0>)
     MUXCY:S->O            1   0.372   0.000  Mcompar_coincidence_and_trigger_cmp_gt0000_cy<0> (Mcompar_coincidence_and_trigger_cmp_gt0000_cy<0>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_coincidence_and_trigger_cmp_gt0000_cy<1> (Mcompar_coincidence_and_trigger_cmp_gt0000_cy<1>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_coincidence_and_trigger_cmp_gt0000_cy<2> (Mcompar_coincidence_and_trigger_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_coincidence_and_trigger_cmp_gt0000_cy<3> (Mcompar_coincidence_and_trigger_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.026   0.000  Mcompar_coincidence_and_trigger_cmp_gt0000_cy<4> (Mcompar_coincidence_and_trigger_cmp_gt0000_cy<4>)
     MUXCY:CI->O           8   0.254   0.614  Mcompar_coincidence_and_trigger_cmp_gt0000_cy<5> (Mcompar_coincidence_and_trigger_cmp_gt0000_cy<5>)
     LUT4:I2->O            1   0.094   0.000  _mux00071 (_mux0007)
     FDC:D                    -0.018          coincidence_array<1>_1
    ----------------------------------------
    Total                      5.542ns (3.035ns logic, 2.507ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'mclk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              2.019ns (Levels of Logic = 2)
  Source:            en_or_trigger (PAD)
  Destination:       trig_out_s_d_0 (FF)
  Destination Clock: mclk rising

  Data Path: en_or_trigger to trig_out_s_d_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.818   1.107  en_or_trigger_IBUF (en_or_trigger_IBUF)
     LUT6:I0->O            1   0.094   0.000  trig_out_s_d_3_mux00031 (trig_out_s_d_3_mux0003)
     FDC:D                    -0.018          trig_out_s_d_3
    ----------------------------------------
    Total                      2.019ns (0.912ns logic, 1.107ns route)
                                       (45.2% logic, 54.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'mclk'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              3.363ns (Levels of Logic = 1)
  Source:            trig_out_s_d_0 (FF)
  Destination:       trigger_out<19> (PAD)
  Source Clock:      mclk rising

  Data Path: trig_out_s_d_0 to trigger_out<19>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             20   0.471   0.440  trig_out_s_d_0 (trig_out_s_d_0)
     OBUF:I->O                 2.452          trigger_out_19_OBUF (trigger_out<19>)
    ----------------------------------------
    Total                      3.363ns (2.923ns logic, 0.440ns route)
                                       (86.9% logic, 13.1% route)

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 4.40 secs
 
--> 


Total memory usage is 383356 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    3 (   0 filtered)

