
---------- Begin Simulation Statistics ----------
final_tick                                82748390000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 312877                       # Simulator instruction rate (inst/s)
host_mem_usage                                 677136                       # Number of bytes of host memory used
host_op_rate                                   313491                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   319.61                       # Real time elapsed on the host
host_tick_rate                              258900558                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     100196356                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.082748                       # Number of seconds simulated
sim_ticks                                 82748390000                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     100196356                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.654968                       # CPI: cycles per instruction
system.cpu.discardedOps                        191055                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        32969822                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.604241                       # IPC: instructions per cycle
system.cpu.numCycles                        165496780                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                46526863     46.44%     46.44% # Class of committed instruction
system.cpu.op_class_0::IntMult                  20723      0.02%     46.46% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc               18      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     46.46% # Class of committed instruction
system.cpu.op_class_0::MemRead               42690537     42.61%     89.06% # Class of committed instruction
system.cpu.op_class_0::MemWrite              10958215     10.94%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                100196356                       # Class of committed instruction
system.cpu.tickCycles                       132526958                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    85                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       106979                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        230528                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          115                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       676472                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          317                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1353687                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            317                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              38391                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        72854                       # Transaction distribution
system.membus.trans_dist::CleanEvict            34115                       # Transaction distribution
system.membus.trans_dist::ReadExReq             85168                       # Transaction distribution
system.membus.trans_dist::ReadExResp            85168                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         38391                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       354087                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 354087                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     25140864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                25140864                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            123559                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  123559    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              123559                       # Request fanout histogram
system.membus.reqLayer0.occupancy           842161500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               1.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy         1165573952                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.4                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            387385                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       698673                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          328                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           84755                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           289832                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          289832                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           563                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       386822                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port         1454                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      2029450                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2030904                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       114048                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port    166716544                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total              166830592                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          107286                       # Total snoops (count)
system.tol2bus.snoopTraffic                   9325312                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           784503                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000553                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.023514                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 784069     99.94%     99.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    434      0.06%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             784503                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1929137500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1691636497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1407500                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst                  132                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               553523                       # number of demand (read+write) hits
system.l2.demand_hits::total                   553655                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 132                       # number of overall hits
system.l2.overall_hits::.cpu.data              553523                       # number of overall hits
system.l2.overall_hits::total                  553655                       # number of overall hits
system.l2.demand_misses::.cpu.inst                431                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             123131                       # number of demand (read+write) misses
system.l2.demand_misses::total                 123562                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               431                       # number of overall misses
system.l2.overall_misses::.cpu.data            123131                       # number of overall misses
system.l2.overall_misses::total                123562                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     36818000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  11035087000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      11071905000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     36818000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  11035087000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     11071905000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst              563                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           676654                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               677217                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst             563                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          676654                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              677217                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.765542                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.181970                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.182456                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.765542                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.181970                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.182456                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 85424.593968                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 89620.704778                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 89606.068209                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 85424.593968                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 89620.704778                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 89606.068209                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               72854                       # number of writebacks
system.l2.writebacks::total                     72854                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           431                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        123128                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            123559                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          431                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       123128                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           123559                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     32508000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   9803590000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   9836098000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     32508000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   9803590000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   9836098000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.765542                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.181966                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.182451                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.765542                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.181966                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.182451                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 75424.593968                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 79621.125983                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 79606.487589                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 75424.593968                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 79621.125983                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 79606.487589                       # average overall mshr miss latency
system.l2.replacements                         107286                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       625819                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           625819                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       625819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       625819                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks          315                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              315                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks          315                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          315                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            204664                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                204664                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           85168                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               85168                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   7764163000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    7764163000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        289832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            289832                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.293853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.293853                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 91162.913301                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 91162.913301                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        85168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          85168                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   6912483000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   6912483000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.293853                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.293853                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 81162.913301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 81162.913301                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                132                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          431                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              431                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     36818000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     36818000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst          563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            563                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.765542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.765542                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 85424.593968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 85424.593968                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          431                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     32508000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     32508000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.765542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.765542                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 75424.593968                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 75424.593968                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        348859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            348859                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37963                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3270924000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3270924000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       386822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        386822                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.098141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.098141                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 86160.840819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86160.840819                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37960                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37960                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2891107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2891107000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.098133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.098133                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 76161.933614                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76161.933614                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15953.211889                       # Cycle average of tags in use
system.l2.tags.total_refs                     1353569                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    123670                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.945007                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     81000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      38.115279                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        53.914340                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15861.182269                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002326                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003291                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.968090                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.973707                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           67                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          697                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         9050                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         6569                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  10952246                       # Number of tag accesses
system.l2.tags.data_accesses                 10952246                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples    145708.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       862.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    246182.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000017492                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.006280453652                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         8721                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         8721                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              454024                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             137081                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      123559                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      72854                       # Number of write requests accepted
system.mem_ctrls.readBursts                    247118                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   145708                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     74                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       2.06                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      57.44                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                247118                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::7                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               145708                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::7                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  104197                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  105113                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   19320                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   18402                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       5                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::32                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::33                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::34                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::35                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::36                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::37                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::38                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::39                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::40                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::41                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::42                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::43                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::44                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::45                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::46                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::47                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::48                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::49                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::50                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::51                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::52                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::53                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::54                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::55                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::56                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::57                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::58                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::59                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::60                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::61                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::62                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::63                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                   2686                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                   2842                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                   6352                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                   8641                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                   8736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                   8784                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                   8815                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                   8823                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                   8773                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                   8790                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                   8818                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                   8783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                   8742                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                   8724                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                   8721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                   8721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                   8721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::64                   8721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::65                   2467                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::66                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::67                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::68                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::69                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::70                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::71                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::72                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::73                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::74                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::75                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::76                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::77                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::78                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::79                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::80                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::81                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::82                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::83                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::84                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::85                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::86                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::87                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::88                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::89                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::90                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::91                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::92                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::93                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::94                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::95                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::96                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::97                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::98                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::99                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::100                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::101                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::102                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::103                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::104                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::105                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::106                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::107                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::108                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::109                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::110                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::111                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::112                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::113                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::114                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::115                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::116                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::117                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::118                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::119                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::120                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::121                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::122                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::123                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::124                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::125                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::126                     0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::127                     0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         8721                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      28.326339                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     22.562544                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     66.565596                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8395     96.26%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255          309      3.54%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           11      0.13%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511            3      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2944-3071            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4736-4863            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          8721                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         8721                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.701640                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.671397                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.025236                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5765     66.10%     66.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              149      1.71%     67.81% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2587     29.66%     97.48% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               98      1.12%     98.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              109      1.25%     99.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.14%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          8721                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    4736                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                15815552                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              9325312                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    191.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    112.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   82740416000                       # Total gap between requests
system.mem_ctrls.avgGap                     421257.33                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        55168                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     15755648                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      9321920                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 666695.750817629159                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 190404284.602999508381                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 112653793.022438257933                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          862                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       246256                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       145708                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     27289532                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   8833023776                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4547498065314                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     31658.39                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     35869.27                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  31209666.36                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        55168                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     15760384                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      15815552                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        55168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        55168                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      9325312                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      9325312                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          431                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       123128                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         123559                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        72854                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         72854                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       666696                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    190461518                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        191128214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       666696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       666696                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    112694785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       112694785                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    112694785                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       666696                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    190461518                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       303822999                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               247044                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              145655                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         8078                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         8018                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         7843                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         7690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         7678                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         7778                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         7982                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         7594                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         7636                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         7510                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         7632                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         7638                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         7612                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         7566                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         7692                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         7596                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::16         7756                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::17         7748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::18         7804                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::19         7590                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::20         7660                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::21         7406                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::22         7538                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::23         7588                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::24         7646                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::25         7342                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::26         7808                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::27         7886                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::28         8058                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::29         7990                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::30         7873                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::31         7808                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         4698                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         4698                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         4624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         4554                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         4590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         4640                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         4728                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         4444                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         4524                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         4422                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         4486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         4496                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         4486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         4454                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         4530                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         4446                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::16         4523                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::17         4590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::18         4624                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::19         4512                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::20         4562                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::21         4452                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::22         4602                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::23         4536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::24         4490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::25         4210                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::26         4576                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::27         4590                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::28         4676                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::29         4658                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::30         4648                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::31         4586                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              4539019660                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             823150608                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         8860313308                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                18373.32                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               3332.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           35865.32                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              204926                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             115605                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            82.95                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           79.37                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        72168                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   348.253187                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   224.934955                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   350.307800                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         4627      6.41%      6.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        40272     55.80%     62.21% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         5811      8.05%     70.27% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         2414      3.34%     73.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         2633      3.65%     77.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         2085      2.89%     80.15% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          747      1.04%     81.18% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          801      1.11%     82.29% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12778     17.71%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        72168                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              15810816                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            9321920                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              191.070980                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              112.653793                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 19207.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    1.58                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.99                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.59                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               81.62                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy    56213945.423996                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy    99239234.421604                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy   338751189.302389                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy  171821843.759996                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 7182992781.147515                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy 18201879434.760284                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 14443310252.044638                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  40494208680.860756                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   489.365517                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  44001666624                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   3719800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  35026923376                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy    56323101.743997                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy    99431937.309604                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy   338866391.203189                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy  171786457.919997                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 7182992781.147515                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy 18621910385.148483                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 14153339646.700680                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  40624650701.172943                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   490.941887                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  43108385656                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   3719800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  35920204344                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.icache.demand_hits::.cpu.inst      8529976                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          8529976                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      8529976                       # number of overall hits
system.cpu.icache.overall_hits::total         8529976                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          563                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            563                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          563                       # number of overall misses
system.cpu.icache.overall_misses::total           563                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     39709000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     39709000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     39709000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     39709000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      8530539                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      8530539                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      8530539                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      8530539                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000066                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000066                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000066                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000066                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 70531.083481                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 70531.083481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 70531.083481                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 70531.083481                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks          328                       # number of writebacks
system.cpu.icache.writebacks::total               328                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst          563                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          563                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          563                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          563                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     39146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     39146000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     39146000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     39146000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000066                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000066                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 69531.083481                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 69531.083481                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 69531.083481                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 69531.083481                       # average overall mshr miss latency
system.cpu.icache.replacements                    328                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      8529976                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         8529976                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          563                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           563                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     39709000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     39709000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      8530539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      8530539                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000066                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 70531.083481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 70531.083481                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          563                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     39146000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     39146000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000066                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 69531.083481                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 69531.083481                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           203.228763                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             8530539                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               563                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          15151.934281                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             91500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   203.228763                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.793862                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.793862                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          235                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           52                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          183                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.917969                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          17061641                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         17061641                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.cpu.thread22784.numInsts             100000001                       # Number of Instructions committed
system.cpu.thread22784.numOps               100196356                       # Number of Ops committed
system.cpu.thread22784.numMemRefs                   0                       # Number of Memory References
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     51340256                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         51340256                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     51340860                       # number of overall hits
system.cpu.dcache.overall_hits::total        51340860                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       708117                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         708117                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       715932                       # number of overall misses
system.cpu.dcache.overall_misses::total        715932                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  20692800500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  20692800500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  20692800500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  20692800500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     52048373                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     52048373                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     52056792                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     52056792                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.013605                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.013605                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.013753                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.013753                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 29222.290243                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 29222.290243                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 28903.304364                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 28903.304364                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       625819                       # number of writebacks
system.cpu.dcache.writebacks::total            625819                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        35415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        35415                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        35415                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        35415                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       672702                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       672702                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       676654                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       676654                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  17561906000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  17561906000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  17898224000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  17898224000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.012925                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012925                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.012998                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012998                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 26106.516704                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 26106.516704                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 26451.072483                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 26451.072483                       # average overall mshr miss latency
system.cpu.dcache.replacements                 676142                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     40713834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        40713834                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       385465                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        385465                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   7738419000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   7738419000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     41099299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     41099299                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.009379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.009379                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 20075.542527                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 20075.542527                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data         2595                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total         2595                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       382870                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       382870                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   7210937500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   7210937500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.009316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.009316                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18833.905764                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18833.905764                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     10626422                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10626422                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       322652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       322652                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12954381500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12954381500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10949074                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.029468                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.029468                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 40149.701536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 40149.701536                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        32820                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        32820                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       289832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       289832                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  10350968500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  10350968500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.026471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.026471                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 35713.684134                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 35713.684134                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data          604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total           604                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         7815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         7815                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8419                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.928258                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.928258                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total         3952                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data    336318000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total    336318000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.469414                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 85100.708502                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 85100.708502                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total           38                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total           38                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_hits::.cpu.data           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total           38                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total           38                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           504.336754                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            52017590                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            676654                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             76.874725                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            184500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   504.336754                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.985033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.985033                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          100                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          338                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           73                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         104790390                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        104790390                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  82748390000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 4486201                       # Number of BP lookups
system.cpu.branchPred.condPredicted           3735916                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             80996                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              2104193                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 2102128                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.901863                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                   65252                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 14                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups             692                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits                289                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses              403                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted          168                       # Number of mispredicted indirect branches.
system.cpu.fetch2.intInstructions            42688058                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           43477240                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11026081                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  82748390000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
