# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../vga_project.srcs/sources_1/ip/clk_wiz_0" \
"../../../../vga_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_clk_wiz.v" \
"../../../../vga_project.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.v" \
"../../../../vga_project.srcs/sources_1/new/draw_background.v" \
"../../../../vga_project.srcs/sources_1/new/draw_rect.v" \
"../../../../vga_project.srcs/sim_1/imports/sim/tiff_writer.v" \
"../../../../vga_project.srcs/sources_1/imports/rtl/vga_example.v" \
"../../../../vga_project.srcs/sources_1/imports/rtl/vga_timing.v" \
"../../../../vga_project.srcs/sim_1/imports/sim/testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
