
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf <claire@symbioticeda.com>          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+3981 (open-tool-forge build) (git sha1 7d2097b0, gcc 9.3.0-17ubuntu1~20.04 -Os)


-- Executing script file `beaglewire.ys' --

1. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram_if'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v' to AST representation.
Storing AST representation for module `$abstract\serv_ctrl'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_params.vh
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_params.vh' to AST representation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_if'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v' to AST representation.
Storing AST representation for module `$abstract\serv_immdec'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_top'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v' to AST representation.
Storing AST representation for module `$abstract\serv_state'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v' to AST representation.
Storing AST representation for module `$abstract\serv_rf_ram'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_top.v' to AST representation.
Storing AST representation for module `$abstract\serv_top'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v' to AST representation.
Storing AST representation for module `$abstract\serv_alu'.
Successfully finished Verilog frontend.

11. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v' to AST representation.
Storing AST representation for module `$abstract\serv_decode'.
Successfully finished Verilog frontend.

12. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v' to AST representation.
Storing AST representation for module `$abstract\serv_csr'.
Successfully finished Verilog frontend.

13. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v' to AST representation.
Storing AST representation for module `$abstract\serv_bufreg'.
Successfully finished Verilog frontend.

14. Executing Verilog-2005 frontend: /home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v
Parsing Verilog input from `/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v' to AST representation.
Storing AST representation for module `$abstract\serv_mem_if'.
Successfully finished Verilog frontend.

15. Executing Verilog-2005 frontend: /home/omkar/Desktop/git_litex/build/gateware/beaglewire.v
Parsing Verilog input from `/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v' to AST representation.
Storing AST representation for module `$abstract\beaglewire'.
Successfully finished Verilog frontend.

16. Executing ATTRMAP pass (move or copy attributes).

17. Executing SYNTH_ICE40 pass.

17.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\SB_IO'.
Generating RTLIL representation for module `\SB_GB_IO'.
Generating RTLIL representation for module `\SB_GB'.
Generating RTLIL representation for module `\SB_LUT4'.
Generating RTLIL representation for module `\SB_CARRY'.
Generating RTLIL representation for module `\SB_DFF'.
Generating RTLIL representation for module `\SB_DFFE'.
Generating RTLIL representation for module `\SB_DFFSR'.
Generating RTLIL representation for module `\SB_DFFR'.
Generating RTLIL representation for module `\SB_DFFSS'.
Generating RTLIL representation for module `\SB_DFFS'.
Generating RTLIL representation for module `\SB_DFFESR'.
Generating RTLIL representation for module `\SB_DFFER'.
Generating RTLIL representation for module `\SB_DFFESS'.
Generating RTLIL representation for module `\SB_DFFES'.
Generating RTLIL representation for module `\SB_DFFN'.
Generating RTLIL representation for module `\SB_DFFNE'.
Generating RTLIL representation for module `\SB_DFFNSR'.
Generating RTLIL representation for module `\SB_DFFNR'.
Generating RTLIL representation for module `\SB_DFFNSS'.
Generating RTLIL representation for module `\SB_DFFNS'.
Generating RTLIL representation for module `\SB_DFFNESR'.
Generating RTLIL representation for module `\SB_DFFNER'.
Generating RTLIL representation for module `\SB_DFFNESS'.
Generating RTLIL representation for module `\SB_DFFNES'.
Generating RTLIL representation for module `\SB_RAM40_4K'.
Generating RTLIL representation for module `\SB_RAM40_4KNR'.
Generating RTLIL representation for module `\SB_RAM40_4KNW'.
Generating RTLIL representation for module `\SB_RAM40_4KNRNW'.
Generating RTLIL representation for module `\ICESTORM_LC'.
Generating RTLIL representation for module `\SB_PLL40_CORE'.
Generating RTLIL representation for module `\SB_PLL40_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2_PAD'.
Generating RTLIL representation for module `\SB_PLL40_2F_CORE'.
Generating RTLIL representation for module `\SB_PLL40_2F_PAD'.
Generating RTLIL representation for module `\SB_WARMBOOT'.
Generating RTLIL representation for module `\SB_SPRAM256KA'.
Generating RTLIL representation for module `\SB_HFOSC'.
Generating RTLIL representation for module `\SB_LFOSC'.
Generating RTLIL representation for module `\SB_RGBA_DRV'.
Generating RTLIL representation for module `\SB_LED_DRV_CUR'.
Generating RTLIL representation for module `\SB_RGB_DRV'.
Generating RTLIL representation for module `\SB_I2C'.
Generating RTLIL representation for module `\SB_SPI'.
Generating RTLIL representation for module `\SB_LEDDA_IP'.
Generating RTLIL representation for module `\SB_FILTER_50NS'.
Generating RTLIL representation for module `\SB_IO_I3C'.
Generating RTLIL representation for module `\SB_IO_OD'.
Generating RTLIL representation for module `\SB_MAC16'.
Generating RTLIL representation for module `\ICESTORM_RAM'.
Successfully finished Verilog frontend.

17.2. Executing HIERARCHY pass (managing design hierarchy).

17.3. Executing AST frontend in derive mode using pre-parsed AST for module `\beaglewire'.
Generating RTLIL representation for module `\beaglewire'.

17.3.1. Analyzing design hierarchy..
Top module:  \beaglewire
Parameter \RESET_PC = 32'10000000000001100000000000000000

17.3.2. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_top'.
Parameter \RESET_PC = 32'10000000000001100000000000000000
Generating RTLIL representation for module `$paramod\serv_rf_top\RESET_PC=32'10000000000001100000000000000000'.

17.3.3. Analyzing design hierarchy..
Top module:  \beaglewire
Used module:     $paramod\serv_rf_top\RESET_PC=32'10000000000001100000000000000000
Parameter \WITH_CSR = 1
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 32'10000000000001100000000000000000

17.3.4. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_top'.
Parameter \WITH_CSR = 1
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 32'10000000000001100000000000000000
Generating RTLIL representation for module `$paramod$e1c9047edce074ea70d2c9d0bcf82775e4e07be9\serv_top'.
Parameter \width = 2
Parameter \csr_regs = 4

17.3.5. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram'.
Parameter \width = 2
Parameter \csr_regs = 4
Generating RTLIL representation for module `$paramod\serv_rf_ram\width=2\csr_regs=4'.
Parameter \width = 2
Parameter \reset_strategy = 1296649801
Parameter \csr_regs = 4

17.3.6. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_ram_if'.
Parameter \width = 2
Parameter \reset_strategy = 1296649801
Parameter \csr_regs = 4
Generating RTLIL representation for module `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4'.

17.3.7. Analyzing design hierarchy..
Top module:  \beaglewire
Used module:     $paramod\serv_rf_top\RESET_PC=32'10000000000001100000000000000000
Used module:         $paramod$e1c9047edce074ea70d2c9d0bcf82775e4e07be9\serv_top
Used module:         $paramod\serv_rf_ram\width=2\csr_regs=4
Used module:         $paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4

17.3.8. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_csr'.
Generating RTLIL representation for module `\serv_csr'.
Parameter \WITH_CSR = 1

17.3.9. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_mem_if'.
Parameter \WITH_CSR = 1
Generating RTLIL representation for module `$paramod\serv_mem_if\WITH_CSR=1'.
Parameter \WITH_CSR = 1

17.3.10. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_rf_if'.
Parameter \WITH_CSR = 1
Generating RTLIL representation for module `$paramod\serv_rf_if\WITH_CSR=1'.

17.3.11. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_alu'.
Generating RTLIL representation for module `\serv_alu'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 32'10000000000001100000000000000000
Parameter \WITH_CSR = 1

17.3.12. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_ctrl'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \RESET_PC = 32'10000000000001100000000000000000
Parameter \WITH_CSR = 1
Generating RTLIL representation for module `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl'.

17.3.13. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_bufreg'.
Generating RTLIL representation for module `\serv_bufreg'.

17.3.14. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_immdec'.
Generating RTLIL representation for module `\serv_immdec'.

17.3.15. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_decode'.
Generating RTLIL representation for module `\serv_decode'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \WITH_CSR = 1

17.3.16. Executing AST frontend in derive mode using pre-parsed AST for module `\serv_state'.
Parameter \RESET_STRATEGY = 1296649801
Parameter \WITH_CSR = 1
Generating RTLIL representation for module `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1'.

17.3.17. Analyzing design hierarchy..
Top module:  \beaglewire
Used module:     $paramod\serv_rf_top\RESET_PC=32'10000000000001100000000000000000
Used module:         $paramod$e1c9047edce074ea70d2c9d0bcf82775e4e07be9\serv_top
Used module:             \serv_csr
Used module:             $paramod\serv_mem_if\WITH_CSR=1
Used module:             $paramod\serv_rf_if\WITH_CSR=1
Used module:             \serv_alu
Used module:             $paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl
Used module:             \serv_bufreg
Used module:             \serv_immdec
Used module:             \serv_decode
Used module:             $paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1
Used module:         $paramod\serv_rf_ram\width=2\csr_regs=4
Used module:         $paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4

17.3.18. Analyzing design hierarchy..
Top module:  \beaglewire
Used module:     $paramod\serv_rf_top\RESET_PC=32'10000000000001100000000000000000
Used module:         $paramod$e1c9047edce074ea70d2c9d0bcf82775e4e07be9\serv_top
Used module:             \serv_csr
Used module:             $paramod\serv_mem_if\WITH_CSR=1
Used module:             $paramod\serv_rf_if\WITH_CSR=1
Used module:             \serv_alu
Used module:             $paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl
Used module:             \serv_bufreg
Used module:             \serv_immdec
Used module:             \serv_decode
Used module:             $paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1
Used module:         $paramod\serv_rf_ram\width=2\csr_regs=4
Used module:         $paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4
Removing unused module `$abstract\beaglewire'.
Removing unused module `$abstract\serv_mem_if'.
Removing unused module `$abstract\serv_bufreg'.
Removing unused module `$abstract\serv_csr'.
Removing unused module `$abstract\serv_decode'.
Removing unused module `$abstract\serv_alu'.
Removing unused module `$abstract\serv_top'.
Removing unused module `$abstract\serv_rf_ram'.
Removing unused module `$abstract\serv_state'.
Removing unused module `$abstract\serv_rf_top'.
Removing unused module `$abstract\serv_immdec'.
Removing unused module `$abstract\serv_rf_if'.
Removing unused module `$abstract\serv_ctrl'.
Removing unused module `$abstract\serv_rf_ram_if'.
Removed 14 unused modules.

17.4. Executing PROC pass (convert processes to netlists).

17.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:180$2885'.
Found and cleaned up 1 empty switch in `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2862'.
Found and cleaned up 1 empty switch in `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:0$2675'.
Removing empty process `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:0$2675'.
Found and cleaned up 1 empty switch in `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2666'.
Found and cleaned up 1 empty switch in `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2488'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$2467'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$2466'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6084$1698'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6070$1691'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6056$1684'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6042$1677'.
Found and cleaned up 17 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4298$1334'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4290$1333'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4274$1318'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4266$1317'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4250$1302'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4242$1301'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4226$1286'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4218$1285'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3066$1018'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Found and cleaned up 6 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548'.
Cleaned up 44 empty switches.

17.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330$241 in module SB_DFFNES.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274$234 in module SB_DFFNESS.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199$230 in module SB_DFFNER.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143$223 in module SB_DFFNESR.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074$220 in module SB_DFFNS.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026$217 in module SB_DFFNSS.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957$214 in module SB_DFFNR.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909$211 in module SB_DFFNSR.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753$203 in module SB_DFFES.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697$196 in module SB_DFFESS.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622$192 in module SB_DFFER.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566$185 in module SB_DFFESR.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497$182 in module SB_DFFS.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449$179 in module SB_DFFSS.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380$176 in module SB_DFFR.
Marked 1 switch rules as full_case in process $proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332$173 in module SB_DFFSR.
Marked 69 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4520$1386 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4503$1379 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4486$1372 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4469$1365 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4452$1358 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4418$1356 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4404$1355 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4390$1354 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4376$1353 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4362$1352 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4348$1351 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4334$1350 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4193$1283 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4176$1282 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4159$1281 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4142$1280 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4125$1279 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4108$1278 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4091$1277 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4057$1275 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4040$1274 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4023$1273 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4006$1272 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3989$1271 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3972$1270 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3955$1269 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3938$1268 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3904$1266 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020 in module beaglewire.
Marked 3 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851 in module beaglewire.
Marked 5 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2603$655 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642 in module beaglewire.
Marked 5 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2452$625 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612 in module beaglewire.
Marked 5 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2301$595 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582 in module beaglewire.
Marked 5 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2150$565 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2013$535 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1914$531 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1895$529 in module beaglewire.
Marked 5 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1632$477 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1562$451 in module beaglewire.
Marked 1 switch rules as full_case in process $proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1532$440 in module beaglewire.
Removed a total of 0 dead cases.

17.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 102 redundant assignments.
Promoted 792 assignments to connections.

17.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$244'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$240'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$233'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$229'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$222'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$219'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$216'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$213'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$210'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFN.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$208'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$206'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$202'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$195'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$191'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$184'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$181'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$178'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$175'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$172'.
  Set init value: \Q = 1'0
Found init rule in `\SB_DFF.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$170'.
  Set init value: \Q = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1445$2461'.
  Set init value: \builder_array_muxed4 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1444$2460'.
  Set init value: \builder_array_muxed3 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1443$2459'.
  Set init value: \builder_array_muxed2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1442$2458'.
  Set init value: \builder_array_muxed1 = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1441$2457'.
  Set init value: \builder_array_muxed0 = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1440$2456'.
  Set init value: \builder_rhs_array_muxed31 = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1439$2455'.
  Set init value: \builder_rhs_array_muxed30 = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1438$2454'.
  Set init value: \builder_rhs_array_muxed29 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1437$2453'.
  Set init value: \builder_rhs_array_muxed28 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1436$2452'.
  Set init value: \builder_rhs_array_muxed27 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1435$2451'.
  Set init value: \builder_rhs_array_muxed26 = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1434$2450'.
  Set init value: \builder_rhs_array_muxed25 = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1433$2449'.
  Set init value: \builder_rhs_array_muxed24 = 30'000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1432$2448'.
  Set init value: \builder_rhs_array_muxed23 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1431$2447'.
  Set init value: \builder_rhs_array_muxed22 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1430$2446'.
  Set init value: \builder_rhs_array_muxed21 = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1429$2445'.
  Set init value: \builder_rhs_array_muxed20 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1428$2444'.
  Set init value: \builder_rhs_array_muxed19 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1427$2443'.
  Set init value: \builder_rhs_array_muxed18 = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1426$2442'.
  Set init value: \builder_rhs_array_muxed17 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1425$2441'.
  Set init value: \builder_rhs_array_muxed16 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1424$2440'.
  Set init value: \builder_rhs_array_muxed15 = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1423$2439'.
  Set init value: \builder_rhs_array_muxed14 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1422$2438'.
  Set init value: \builder_rhs_array_muxed13 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1421$2437'.
  Set init value: \builder_rhs_array_muxed12 = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1420$2436'.
  Set init value: \builder_t_array_muxed5 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1419$2435'.
  Set init value: \builder_t_array_muxed4 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1418$2434'.
  Set init value: \builder_t_array_muxed3 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1417$2433'.
  Set init value: \builder_rhs_array_muxed11 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1416$2432'.
  Set init value: \builder_rhs_array_muxed10 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1415$2431'.
  Set init value: \builder_rhs_array_muxed9 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1414$2430'.
  Set init value: \builder_rhs_array_muxed8 = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1413$2429'.
  Set init value: \builder_rhs_array_muxed7 = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1412$2428'.
  Set init value: \builder_rhs_array_muxed6 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1411$2427'.
  Set init value: \builder_t_array_muxed2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1410$2426'.
  Set init value: \builder_t_array_muxed1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1409$2425'.
  Set init value: \builder_t_array_muxed0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1408$2424'.
  Set init value: \builder_rhs_array_muxed5 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1407$2423'.
  Set init value: \builder_rhs_array_muxed4 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1406$2422'.
  Set init value: \builder_rhs_array_muxed3 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1405$2421'.
  Set init value: \builder_rhs_array_muxed2 = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1404$2420'.
  Set init value: \builder_rhs_array_muxed1 = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1403$2419'.
  Set init value: \builder_rhs_array_muxed0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1402$2418'.
  Set init value: \builder_basesoc_we_basesoc_next_value_ce2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1401$2417'.
  Set init value: \builder_basesoc_we_basesoc_next_value2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1400$2416'.
  Set init value: \builder_basesoc_adr_basesoc_next_value_ce1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1399$2415'.
  Set init value: \builder_basesoc_adr_basesoc_next_value1 = 14'00000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1398$2414'.
  Set init value: \builder_basesoc_dat_w_basesoc_next_value_ce0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1397$2413'.
  Set init value: \builder_basesoc_dat_w_basesoc_next_value0 = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1396$2412'.
  Set init value: \builder_next_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1395$2411'.
  Set init value: \builder_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1388$2410'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_rxfull_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1386$2409'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_rxfull_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1384$2408'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_txempty_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1382$2407'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_txempty_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1380$2406'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_ev_enable0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1378$2405'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_ev_enable0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1376$2404'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_ev_pending_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1374$2403'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_ev_pending_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1372$2402'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_ev_status_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1370$2401'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_ev_status_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1368$2400'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_rxempty_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1366$2399'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_rxempty_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1364$2398'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_txfull_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1362$2397'.
  Set init value: \builder_csr_bankarray_csrbank5_xover_txfull_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1360$2396'.
  Set init value: \builder_csr_bankarray_csrbank5_rxfull_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1358$2395'.
  Set init value: \builder_csr_bankarray_csrbank5_rxfull_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1356$2394'.
  Set init value: \builder_csr_bankarray_csrbank5_txempty_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1354$2393'.
  Set init value: \builder_csr_bankarray_csrbank5_txempty_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1352$2392'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_enable0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1350$2391'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_enable0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1348$2390'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_pending_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1346$2389'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_pending_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1344$2388'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_status_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1342$2387'.
  Set init value: \builder_csr_bankarray_csrbank5_ev_status_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1340$2386'.
  Set init value: \builder_csr_bankarray_csrbank5_rxempty_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1338$2385'.
  Set init value: \builder_csr_bankarray_csrbank5_rxempty_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1336$2384'.
  Set init value: \builder_csr_bankarray_csrbank5_txfull_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1334$2383'.
  Set init value: \builder_csr_bankarray_csrbank5_txfull_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1333$2382'.
  Set init value: \builder_csr_bankarray_interface5_bank_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1327$2381'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_enable0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1325$2380'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_enable0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1323$2379'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_pending_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1321$2378'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_pending_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1319$2377'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_status_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1317$2376'.
  Set init value: \builder_csr_bankarray_csrbank4_ev_status_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1315$2375'.
  Set init value: \builder_csr_bankarray_csrbank4_value_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1313$2374'.
  Set init value: \builder_csr_bankarray_csrbank4_value_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1311$2373'.
  Set init value: \builder_csr_bankarray_csrbank4_update_value0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1309$2372'.
  Set init value: \builder_csr_bankarray_csrbank4_update_value0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1307$2371'.
  Set init value: \builder_csr_bankarray_csrbank4_en0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1305$2370'.
  Set init value: \builder_csr_bankarray_csrbank4_en0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1303$2369'.
  Set init value: \builder_csr_bankarray_csrbank4_reload0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1301$2368'.
  Set init value: \builder_csr_bankarray_csrbank4_reload0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1299$2367'.
  Set init value: \builder_csr_bankarray_csrbank4_load0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1297$2366'.
  Set init value: \builder_csr_bankarray_csrbank4_load0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1296$2365'.
  Set init value: \builder_csr_bankarray_interface4_bank_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1290$2364'.
  Set init value: \builder_csr_bankarray_csrbank3_bitbang_en0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1288$2363'.
  Set init value: \builder_csr_bankarray_csrbank3_bitbang_en0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1286$2362'.
  Set init value: \builder_csr_bankarray_csrbank3_miso_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1284$2361'.
  Set init value: \builder_csr_bankarray_csrbank3_miso_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1282$2360'.
  Set init value: \builder_csr_bankarray_csrbank3_bitbang0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1280$2359'.
  Set init value: \builder_csr_bankarray_csrbank3_bitbang0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1279$2358'.
  Set init value: \builder_csr_bankarray_interface3_bank_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1273$2357'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_rddata_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1271$2356'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_rddata_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1269$2355'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1267$2354'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1265$2353'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1263$2352'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1261$2351'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_address0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1259$2350'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_address0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1257$2349'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_command0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1255$2348'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_pi0_command0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1253$2347'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_control0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1251$2346'.
  Set init value: \builder_csr_bankarray_csrbank2_dfii_control0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1250$2345'.
  Set init value: \builder_csr_bankarray_interface2_bank_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1244$2344'.
  Set init value: \builder_csr_bankarray_csrbank1_out0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1242$2343'.
  Set init value: \builder_csr_bankarray_csrbank1_out0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1241$2342'.
  Set init value: \builder_csr_bankarray_interface1_bank_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1237$2341'.
  Set init value: \builder_csr_bankarray_sel_r = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1233$2340'.
  Set init value: \builder_csr_bankarray_sram_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1227$2339'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1225$2338'.
  Set init value: \builder_csr_bankarray_csrbank0_bus_errors_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1223$2337'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1221$2336'.
  Set init value: \builder_csr_bankarray_csrbank0_scratch0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1219$2335'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1217$2334'.
  Set init value: \builder_csr_bankarray_csrbank0_reset0_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1216$2333'.
  Set init value: \builder_csr_bankarray_interface0_bank_bus_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1212$2332'.
  Set init value: \builder_count = 20'11110100001001000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1209$2331'.
  Set init value: \builder_error = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1208$2330'.
  Set init value: \builder_slave_sel_r = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1207$2329'.
  Set init value: \builder_slave_sel = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1206$2328'.
  Set init value: \builder_grant = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1200$2327'.
  Set init value: \builder_shared_ack = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1196$2326'.
  Set init value: \builder_shared_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1189$2324'.
  Set init value: \builder_basesoc_wishbone_ack = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1185$2323'.
  Set init value: \builder_basesoc_wishbone_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1181$2322'.
  Set init value: \builder_basesoc_dat_w = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1180$2321'.
  Set init value: \builder_basesoc_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1179$2320'.
  Set init value: \builder_basesoc_adr = 14'00000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1178$2319'.
  Set init value: \main_wishbone_bridge_aborted_subfragments_fsm_next_value_ce = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1177$2318'.
  Set init value: \main_wishbone_bridge_aborted_subfragments_fsm_next_value = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1176$2317'.
  Set init value: \builder_fsm_next_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1175$2316'.
  Set init value: \builder_fsm_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1174$2315'.
  Set init value: \main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value_ce = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1173$2314'.
  Set init value: \main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1172$2313'.
  Set init value: \builder_litedramnativeportconverter_next_state = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1171$2312'.
  Set init value: \builder_litedramnativeportconverter_state = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1170$2311'.
  Set init value: \builder_fullmemorywe_next_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1169$2310'.
  Set init value: \builder_fullmemorywe_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1168$2309'.
  Set init value: \builder_new_master_rdata_valid3 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1167$2308'.
  Set init value: \builder_new_master_rdata_valid2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1166$2307'.
  Set init value: \builder_new_master_rdata_valid1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1165$2306'.
  Set init value: \builder_new_master_rdata_valid0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1164$2305'.
  Set init value: \builder_new_master_wdata_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1147$2300'.
  Set init value: \builder_multiplexer_next_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1146$2299'.
  Set init value: \builder_multiplexer_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1145$2298'.
  Set init value: \builder_bankmachine3_next_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1144$2297'.
  Set init value: \builder_bankmachine3_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1143$2296'.
  Set init value: \builder_bankmachine2_next_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1142$2295'.
  Set init value: \builder_bankmachine2_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1141$2294'.
  Set init value: \builder_bankmachine1_next_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1140$2293'.
  Set init value: \builder_bankmachine1_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1139$2292'.
  Set init value: \builder_bankmachine0_next_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1138$2291'.
  Set init value: \builder_bankmachine0_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1137$2290'.
  Set init value: \builder_refresher_next_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1136$2289'.
  Set init value: \builder_refresher_state = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1135$2288'.
  Set init value: \main_uart_bridge_data_subfragments_next_value_ce6 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1134$2287'.
  Set init value: \main_uart_bridge_data_subfragments_next_value6 = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1133$2286'.
  Set init value: \main_uart_bridge_incr_subfragments_next_value_ce5 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1132$2285'.
  Set init value: \main_uart_bridge_incr_subfragments_next_value5 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1131$2284'.
  Set init value: \main_uart_bridge_address_subfragments_next_value_ce4 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1130$2283'.
  Set init value: \main_uart_bridge_address_subfragments_next_value4 = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1129$2282'.
  Set init value: \main_uart_bridge_length_subfragments_next_value_ce3 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1128$2281'.
  Set init value: \main_uart_bridge_length_subfragments_next_value3 = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1127$2280'.
  Set init value: \main_uart_bridge_cmd_subfragments_next_value_ce2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1126$2279'.
  Set init value: \main_uart_bridge_cmd_subfragments_next_value2 = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1125$2278'.
  Set init value: \main_uart_bridge_words_count_subfragments_next_value_ce1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1124$2277'.
  Set init value: \main_uart_bridge_words_count_subfragments_next_value1 = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1123$2276'.
  Set init value: \main_uart_bridge_bytes_count_subfragments_next_value_ce0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1122$2275'.
  Set init value: \main_uart_bridge_bytes_count_subfragments_next_value0 = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1121$2274'.
  Set init value: \builder_uartwishbonebridge_next_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1120$2273'.
  Set init value: \builder_uartwishbonebridge_state = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1119$2272'.
  Set init value: \main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value_ce1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1118$2271'.
  Set init value: \main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1 = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1117$2270'.
  Set init value: \main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value_ce0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1116$2269'.
  Set init value: \main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0 = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1115$2268'.
  Set init value: \builder_uartwishbonebridge_rs232phyrx_next_state = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1114$2267'.
  Set init value: \builder_uartwishbonebridge_rs232phyrx_state = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1113$2266'.
  Set init value: \main_uart_bridge_tx_data_subfragments_rs232phytx_next_value_ce2 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1112$2265'.
  Set init value: \main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1111$2264'.
  Set init value: \main_serial_tx_subfragments_rs232phytx_next_value_ce1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1110$2263'.
  Set init value: \main_serial_tx_subfragments_rs232phytx_next_value1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1109$2262'.
  Set init value: \main_uart_bridge_tx_count_subfragments_rs232phytx_next_value_ce0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1108$2261'.
  Set init value: \main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0 = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1107$2260'.
  Set init value: \builder_uartwishbonebridge_rs232phytx_next_state = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1106$2259'.
  Set init value: \builder_uartwishbonebridge_rs232phytx_state = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1105$2258'.
  Set init value: \main_wishbone_bridge_is_ongoing = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1104$2257'.
  Set init value: \main_wishbone_bridge_aborted = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1098$2256'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_strobe_all = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1096$2255'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_demux = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1095$2254'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count = 5'00000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1094$2253'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1093$2252'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_source_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1092$2251'.
  Set init value: \main_wishbone_bridge_rdata_converter_converter_source_first = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1084$2250'.
  Set init value: \main_wishbone_bridge_rdata_converter_source_payload_data = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1067$2249'.
  Set init value: \main_wishbone_bridge_wdata_converter_converter_mux = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1065$2248'.
  Set init value: \main_wishbone_bridge_wdata_converter_converter_source_payload_data = 9'000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1060$2247'.
  Set init value: \main_wishbone_bridge_wdata_converter_converter_sink_payload_data = 144'000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1043$2246'.
  Set init value: \main_wishbone_bridge_count = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1032$2243'.
  Set init value: \main_wishbone_bridge_wdata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1028$2242'.
  Set init value: \main_wishbone_bridge_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1027$2241'.
  Set init value: \main_wishbone_bridge_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1025$2240'.
  Set init value: \main_word_inc = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1024$2239'.
  Set init value: \main_word_clr = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1023$2238'.
  Set init value: \main_tag_di_dirty = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1018$2237'.
  Set init value: \main_tag_port_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1015$2236'.
  Set init value: \main_adr_offset_r = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1014$2235'.
  Set init value: \main_write_from_slave = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1013$2234'.
  Set init value: \main_data_port_dat_w = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1012$2233'.
  Set init value: \main_data_port_we = 16'0000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1009$2232'.
  Set init value: \main_interface_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1008$2231'.
  Set init value: \main_interface_ack = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1007$2230'.
  Set init value: \main_interface_stb = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1006$2229'.
  Set init value: \main_interface_cyc = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1004$2228'.
  Set init value: \main_interface_dat_r = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:997$2226'.
  Set init value: \main_wb_sdram_ack = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:993$2225'.
  Set init value: \main_wb_sdram_dat_r = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:979$2222'.
  Set init value: \main_port_cmd_payload_addr = 25'0000000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:978$2221'.
  Set init value: \main_port_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:976$2220'.
  Set init value: \main_port_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:974$2219'.
  Set init value: \main_sdram_time1 = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:972$2218'.
  Set init value: \main_sdram_en1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:971$2217'.
  Set init value: \main_sdram_time0 = 5'00000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:969$2216'.
  Set init value: \main_sdram_en0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:966$2215'.
  Set init value: \main_sdram_twtrcon_count = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:965$2214'.
  Set init value: \main_sdram_twtrcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:963$2213'.
  Set init value: \main_sdram_tccdcon_count = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:962$2212'.
  Set init value: \main_sdram_tccdcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:958$2210'.
  Set init value: \main_sdram_trrdcon_count = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:957$2209'.
  Set init value: \main_sdram_trrdcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:953$2206'.
  Set init value: \main_sdram_steerer_sel = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:949$2203'.
  Set init value: \main_sdram_choose_req_grant = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:947$2202'.
  Set init value: \main_sdram_choose_req_valids = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:943$2201'.
  Set init value: \main_sdram_choose_req_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:942$2200'.
  Set init value: \main_sdram_choose_req_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:941$2199'.
  Set init value: \main_sdram_choose_req_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:938$2198'.
  Set init value: \main_sdram_choose_req_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:936$2197'.
  Set init value: \main_sdram_choose_req_want_activates = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:934$2196'.
  Set init value: \main_sdram_choose_req_want_writes = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:933$2195'.
  Set init value: \main_sdram_choose_req_want_reads = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:931$2194'.
  Set init value: \main_sdram_choose_cmd_grant = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:929$2193'.
  Set init value: \main_sdram_choose_cmd_valids = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:925$2192'.
  Set init value: \main_sdram_choose_cmd_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:924$2191'.
  Set init value: \main_sdram_choose_cmd_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:923$2190'.
  Set init value: \main_sdram_choose_cmd_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:912$2184'.
  Set init value: \main_sdram_bankmachine3_trascon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:911$2183'.
  Set init value: \main_sdram_bankmachine3_trascon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:909$2182'.
  Set init value: \main_sdram_bankmachine3_trccon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:908$2181'.
  Set init value: \main_sdram_bankmachine3_trccon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:906$2180'.
  Set init value: \main_sdram_bankmachine3_twtpcon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:905$2179'.
  Set init value: \main_sdram_bankmachine3_twtpcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:903$2178'.
  Set init value: \main_sdram_bankmachine3_row_col_n_addr_sel = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:902$2177'.
  Set init value: \main_sdram_bankmachine3_row_close = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:901$2176'.
  Set init value: \main_sdram_bankmachine3_row_open = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:899$2175'.
  Set init value: \main_sdram_bankmachine3_row_opened = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:898$2174'.
  Set init value: \main_sdram_bankmachine3_row = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:897$2173'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_source_payload_addr = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:896$2172'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_source_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:895$2171'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_source_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:894$2170'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_source_first = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:892$2169'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_source_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:871$2168'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:870$2167'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:869$2166'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:867$2164'.
  Set init value: \main_sdram_bankmachine3_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:848$2161'.
  Set init value: \main_sdram_bankmachine3_auto_precharge = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:847$2160'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_is_write = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:846$2159'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_is_read = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:845$2158'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_is_cmd = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:844$2157'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:843$2156'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:842$2155'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:840$2154'.
  Set init value: \main_sdram_bankmachine3_cmd_payload_a = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:839$2153'.
  Set init value: \main_sdram_bankmachine3_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:838$2152'.
  Set init value: \main_sdram_bankmachine3_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:837$2151'.
  Set init value: \main_sdram_bankmachine3_refresh_gnt = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:835$2150'.
  Set init value: \main_sdram_bankmachine3_req_rdata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:834$2149'.
  Set init value: \main_sdram_bankmachine3_req_wdata_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:828$2148'.
  Set init value: \main_sdram_bankmachine2_trascon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:827$2147'.
  Set init value: \main_sdram_bankmachine2_trascon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:825$2146'.
  Set init value: \main_sdram_bankmachine2_trccon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:824$2145'.
  Set init value: \main_sdram_bankmachine2_trccon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:822$2144'.
  Set init value: \main_sdram_bankmachine2_twtpcon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:821$2143'.
  Set init value: \main_sdram_bankmachine2_twtpcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:819$2142'.
  Set init value: \main_sdram_bankmachine2_row_col_n_addr_sel = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:818$2141'.
  Set init value: \main_sdram_bankmachine2_row_close = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:817$2140'.
  Set init value: \main_sdram_bankmachine2_row_open = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:815$2139'.
  Set init value: \main_sdram_bankmachine2_row_opened = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:814$2138'.
  Set init value: \main_sdram_bankmachine2_row = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:813$2137'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_source_payload_addr = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:812$2136'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_source_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:811$2135'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_source_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:810$2134'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_source_first = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:808$2133'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_source_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:787$2132'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:786$2131'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:785$2130'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:783$2128'.
  Set init value: \main_sdram_bankmachine2_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:764$2125'.
  Set init value: \main_sdram_bankmachine2_auto_precharge = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:763$2124'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_is_write = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:762$2123'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_is_read = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:761$2122'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_is_cmd = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:760$2121'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:759$2120'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:758$2119'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:756$2118'.
  Set init value: \main_sdram_bankmachine2_cmd_payload_a = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:755$2117'.
  Set init value: \main_sdram_bankmachine2_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:754$2116'.
  Set init value: \main_sdram_bankmachine2_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:753$2115'.
  Set init value: \main_sdram_bankmachine2_refresh_gnt = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:751$2114'.
  Set init value: \main_sdram_bankmachine2_req_rdata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:750$2113'.
  Set init value: \main_sdram_bankmachine2_req_wdata_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:744$2112'.
  Set init value: \main_sdram_bankmachine1_trascon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:743$2111'.
  Set init value: \main_sdram_bankmachine1_trascon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:741$2110'.
  Set init value: \main_sdram_bankmachine1_trccon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:740$2109'.
  Set init value: \main_sdram_bankmachine1_trccon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:738$2108'.
  Set init value: \main_sdram_bankmachine1_twtpcon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:737$2107'.
  Set init value: \main_sdram_bankmachine1_twtpcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:735$2106'.
  Set init value: \main_sdram_bankmachine1_row_col_n_addr_sel = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:734$2105'.
  Set init value: \main_sdram_bankmachine1_row_close = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:733$2104'.
  Set init value: \main_sdram_bankmachine1_row_open = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:731$2103'.
  Set init value: \main_sdram_bankmachine1_row_opened = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:730$2102'.
  Set init value: \main_sdram_bankmachine1_row = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:729$2101'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_source_payload_addr = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:728$2100'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_source_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:727$2099'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_source_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:726$2098'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_source_first = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:724$2097'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_source_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:703$2096'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:702$2095'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:701$2094'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:699$2092'.
  Set init value: \main_sdram_bankmachine1_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:680$2089'.
  Set init value: \main_sdram_bankmachine1_auto_precharge = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:679$2088'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_is_write = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:678$2087'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_is_read = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:677$2086'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_is_cmd = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:676$2085'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:675$2084'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:674$2083'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:672$2082'.
  Set init value: \main_sdram_bankmachine1_cmd_payload_a = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:671$2081'.
  Set init value: \main_sdram_bankmachine1_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:670$2080'.
  Set init value: \main_sdram_bankmachine1_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:669$2079'.
  Set init value: \main_sdram_bankmachine1_refresh_gnt = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:667$2078'.
  Set init value: \main_sdram_bankmachine1_req_rdata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:666$2077'.
  Set init value: \main_sdram_bankmachine1_req_wdata_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:660$2076'.
  Set init value: \main_sdram_bankmachine0_trascon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:659$2075'.
  Set init value: \main_sdram_bankmachine0_trascon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:657$2074'.
  Set init value: \main_sdram_bankmachine0_trccon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:656$2073'.
  Set init value: \main_sdram_bankmachine0_trccon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:654$2072'.
  Set init value: \main_sdram_bankmachine0_twtpcon_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:653$2071'.
  Set init value: \main_sdram_bankmachine0_twtpcon_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:651$2070'.
  Set init value: \main_sdram_bankmachine0_row_col_n_addr_sel = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:650$2069'.
  Set init value: \main_sdram_bankmachine0_row_close = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:649$2068'.
  Set init value: \main_sdram_bankmachine0_row_open = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:647$2067'.
  Set init value: \main_sdram_bankmachine0_row_opened = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:646$2066'.
  Set init value: \main_sdram_bankmachine0_row = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:645$2065'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_source_payload_addr = 23'00000000000000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:644$2064'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_source_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:643$2063'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_source_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:642$2062'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_source_first = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:640$2061'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_source_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:619$2060'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:618$2059'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_lookahead_consume = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:617$2058'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_lookahead_produce = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:615$2056'.
  Set init value: \main_sdram_bankmachine0_cmd_buffer_lookahead_level = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:596$2053'.
  Set init value: \main_sdram_bankmachine0_auto_precharge = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:595$2052'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_is_write = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:594$2051'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_is_read = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:593$2050'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_is_cmd = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:592$2049'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:591$2048'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:590$2047'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:588$2046'.
  Set init value: \main_sdram_bankmachine0_cmd_payload_a = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:587$2045'.
  Set init value: \main_sdram_bankmachine0_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:586$2044'.
  Set init value: \main_sdram_bankmachine0_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:585$2043'.
  Set init value: \main_sdram_bankmachine0_refresh_gnt = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:583$2042'.
  Set init value: \main_sdram_bankmachine0_req_rdata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:582$2041'.
  Set init value: \main_sdram_bankmachine0_req_wdata_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:576$2040'.
  Set init value: \main_sdram_sequencer_count = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:575$2039'.
  Set init value: \main_sdram_sequencer_counter = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:574$2038'.
  Set init value: \main_sdram_sequencer_done1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:571$2037'.
  Set init value: \main_sdram_sequencer_start0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:570$2036'.
  Set init value: \main_sdram_postponer_count = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:569$2035'.
  Set init value: \main_sdram_postponer_req_o = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:567$2034'.
  Set init value: \main_sdram_timer_count1 = 9'110000110
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:559$2031'.
  Set init value: \main_sdram_cmd_payload_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:558$2030'.
  Set init value: \main_sdram_cmd_payload_ras = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:557$2029'.
  Set init value: \main_sdram_cmd_payload_cas = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:556$2028'.
  Set init value: \main_sdram_cmd_payload_ba = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:555$2027'.
  Set init value: \main_sdram_cmd_payload_a = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:554$2026'.
  Set init value: \main_sdram_cmd_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:553$2025'.
  Set init value: \main_sdram_cmd_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:552$2024'.
  Set init value: \main_sdram_cmd_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:549$2023'.
  Set init value: \main_sdram_dfi_p0_rddata_en = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:547$2022'.
  Set init value: \main_sdram_dfi_p0_wrdata_en = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:541$2020'.
  Set init value: \main_sdram_dfi_p0_we_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:540$2019'.
  Set init value: \main_sdram_dfi_p0_ras_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:539$2018'.
  Set init value: \main_sdram_dfi_p0_cs_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:538$2017'.
  Set init value: \main_sdram_dfi_p0_cas_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:537$2016'.
  Set init value: \main_sdram_dfi_p0_bank = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:536$2015'.
  Set init value: \main_sdram_dfi_p0_address = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:534$2014'.
  Set init value: \main_sdram_interface_wdata_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:533$2013'.
  Set init value: \main_sdram_interface_wdata = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:504$2012'.
  Set init value: \main_sdram_rddata_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:502$2011'.
  Set init value: \main_sdram_rddata_status = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:501$2010'.
  Set init value: \main_sdram_wrdata_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:500$2009'.
  Set init value: \main_sdram_wrdata_storage = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:499$2008'.
  Set init value: \main_sdram_baddress_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:498$2007'.
  Set init value: \main_sdram_baddress_storage = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:497$2006'.
  Set init value: \main_sdram_address_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:496$2005'.
  Set init value: \main_sdram_address_storage = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:494$2003'.
  Set init value: \main_sdram_command_issue_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:492$2002'.
  Set init value: \main_sdram_command_issue_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:491$2001'.
  Set init value: \main_sdram_command_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:490$2000'.
  Set init value: \main_sdram_command_storage = 6'000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:489$1999'.
  Set init value: \main_sdram_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:488$1998'.
  Set init value: \main_sdram_storage = 4'0001
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:481$1997'.
  Set init value: \main_sdram_master_p0_rddata_en = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:480$1996'.
  Set init value: \main_sdram_master_p0_wrdata_mask = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:479$1995'.
  Set init value: \main_sdram_master_p0_wrdata_en = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:478$1994'.
  Set init value: \main_sdram_master_p0_wrdata = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:477$1993'.
  Set init value: \main_sdram_master_p0_act_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:476$1992'.
  Set init value: \main_sdram_master_p0_reset_n = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:475$1991'.
  Set init value: \main_sdram_master_p0_odt = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:474$1990'.
  Set init value: \main_sdram_master_p0_cke = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:473$1989'.
  Set init value: \main_sdram_master_p0_we_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:472$1988'.
  Set init value: \main_sdram_master_p0_ras_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:471$1987'.
  Set init value: \main_sdram_master_p0_cs_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:470$1986'.
  Set init value: \main_sdram_master_p0_cas_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:469$1985'.
  Set init value: \main_sdram_master_p0_bank = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:468$1984'.
  Set init value: \main_sdram_master_p0_address = 13'0000000000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:467$1983'.
  Set init value: \main_sdram_slave_p0_rddata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:466$1982'.
  Set init value: \main_sdram_slave_p0_rddata = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:451$1981'.
  Set init value: \main_sdram_inti_p0_rddata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:450$1980'.
  Set init value: \main_sdram_inti_p0_rddata = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:441$1978'.
  Set init value: \main_sdram_inti_p0_we_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:440$1977'.
  Set init value: \main_sdram_inti_p0_ras_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:439$1976'.
  Set init value: \main_sdram_inti_p0_cs_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:438$1975'.
  Set init value: \main_sdram_inti_p0_cas_n = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:435$1974'.
  Set init value: \main_rddata_en = 3'000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:434$1973'.
  Set init value: \main_dfi_p0_rddata_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:418$1972'.
  Set init value: \main_leds_count = 23'10111110101111000010000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:415$1971'.
  Set init value: \main_leds_mode = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:414$1970'.
  Set init value: \main_leds_chaser = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:413$1969'.
  Set init value: \main_leds_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:412$1968'.
  Set init value: \main_leds_storage = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:411$1967'.
  Set init value: \main_counter = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:410$1966'.
  Set init value: \main_miso = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:409$1965'.
  Set init value: \main_i = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:408$1964'.
  Set init value: \main_sr = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:407$1963'.
  Set init value: \main_clk1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:406$1962'.
  Set init value: \main_cs_n1 = 1'1
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:405$1961'.
  Set init value: \main_bitbang_en_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:404$1960'.
  Set init value: \main_bitbang_en_storage = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:403$1959'.
  Set init value: \main_miso_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:401$1958'.
  Set init value: \main_miso_status = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:400$1957'.
  Set init value: \main_bitbang_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:399$1956'.
  Set init value: \main_bitbang_storage = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:390$1954'.
  Set init value: \main_bus_ack = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:383$1953'.
  Set init value: \main_uart_bridge_is_ongoing = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:382$1952'.
  Set init value: \main_uart_bridge_count = 23'10011000100101101000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:378$1951'.
  Set init value: \main_uart_bridge_words_count = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:377$1950'.
  Set init value: \main_uart_bridge_bytes_count = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:376$1949'.
  Set init value: \main_uart_bridge_data = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:375$1948'.
  Set init value: \main_uart_bridge_address = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:374$1947'.
  Set init value: \main_uart_bridge_length = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:373$1946'.
  Set init value: \main_uart_bridge_incr = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:372$1945'.
  Set init value: \main_uart_bridge_cmd = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:368$1942'.
  Set init value: \main_uart_bridge_wishbone_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:366$1941'.
  Set init value: \main_uart_bridge_wishbone_stb = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:365$1940'.
  Set init value: \main_uart_bridge_wishbone_cyc = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:360$1939'.
  Set init value: \main_uart_bridge_rx_rx_d = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:358$1938'.
  Set init value: \main_uart_bridge_rx_phase = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:357$1937'.
  Set init value: \main_uart_bridge_rx_tick = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:356$1936'.
  Set init value: \main_uart_bridge_rx_enable = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:355$1935'.
  Set init value: \main_uart_bridge_rx_count = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:354$1934'.
  Set init value: \main_uart_bridge_rx_data = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:353$1933'.
  Set init value: \main_uart_bridge_rx_source_payload_data = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:352$1932'.
  Set init value: \main_uart_bridge_rx_source_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:351$1931'.
  Set init value: \main_uart_bridge_rx_source_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:350$1930'.
  Set init value: \main_uart_bridge_tx_phase = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:349$1929'.
  Set init value: \main_uart_bridge_tx_tick = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:348$1928'.
  Set init value: \main_uart_bridge_tx_enable = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:347$1927'.
  Set init value: \main_uart_bridge_tx_count = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:346$1926'.
  Set init value: \main_uart_bridge_tx_data = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:345$1925'.
  Set init value: \main_uart_bridge_tx_sink_payload_data = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:343$1924'.
  Set init value: \main_uart_bridge_tx_sink_ready = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:342$1923'.
  Set init value: \main_uart_bridge_tx_sink_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:336$1922'.
  Set init value: \main_crg_por_count = 16'1111111111111111
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:331$1921'.
  Set init value: \main_basesoc_value = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:330$1920'.
  Set init value: \main_basesoc_enable_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:329$1919'.
  Set init value: \main_basesoc_enable_storage = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:327$1918'.
  Set init value: \main_basesoc_pending_r = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:326$1917'.
  Set init value: \main_basesoc_pending_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:322$1916'.
  Set init value: \main_basesoc_status_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:318$1915'.
  Set init value: \main_basesoc_zero_trigger_d = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:317$1914'.
  Set init value: \main_basesoc_zero_clear = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:315$1913'.
  Set init value: \main_basesoc_zero_pending = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:312$1912'.
  Set init value: \main_basesoc_value_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:310$1911'.
  Set init value: \main_basesoc_value_status = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:309$1910'.
  Set init value: \main_basesoc_update_value_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:308$1909'.
  Set init value: \main_basesoc_update_value_storage = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:307$1908'.
  Set init value: \main_basesoc_en_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:306$1907'.
  Set init value: \main_basesoc_en_storage = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:305$1906'.
  Set init value: \main_basesoc_reload_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:304$1905'.
  Set init value: \main_basesoc_reload_storage = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:303$1904'.
  Set init value: \main_basesoc_load_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:302$1903'.
  Set init value: \main_basesoc_load_storage = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:287$1902'.
  Set init value: \main_basesoc_xover_rx_fifo_wrport_adr = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:286$1901'.
  Set init value: \main_basesoc_xover_rx_fifo_consume = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:285$1900'.
  Set init value: \main_basesoc_xover_rx_fifo_produce = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:283$1898'.
  Set init value: \main_basesoc_xover_rx_fifo_level0 = 5'00000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:276$1897'.
  Set init value: \main_basesoc_xover_rx_fifo_readable = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:264$1896'.
  Set init value: \main_basesoc_xover_tx_fifo_source_payload_data = 8'00000000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:263$1895'.
  Set init value: \main_basesoc_xover_tx_fifo_source_last = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:262$1894'.
  Set init value: \main_basesoc_xover_tx_fifo_source_first = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:260$1893'.
  Set init value: \main_basesoc_xover_tx_fifo_source_valid = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:244$1890'.
  Set init value: \main_basesoc_xover_rxfull_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:241$1889'.
  Set init value: \main_basesoc_xover_txempty_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:238$1888'.
  Set init value: \main_basesoc_xover_enable_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:237$1887'.
  Set init value: \main_basesoc_xover_enable_storage = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:234$1886'.
  Set init value: \main_basesoc_xover_pending_r = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:233$1885'.
  Set init value: \main_basesoc_xover_pending_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:231$1884'.
  Set init value: \main_basesoc_xover_pending_status = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:228$1883'.
  Set init value: \main_basesoc_xover_status_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:226$1882'.
  Set init value: \main_basesoc_xover_status_status = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:223$1881'.
  Set init value: \main_basesoc_xover_rx_trigger_d = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:222$1880'.
  Set init value: \main_basesoc_xover_rx_clear = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:220$1879'.
  Set init value: \main_basesoc_xover_rx_pending = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:218$1878'.
  Set init value: \main_basesoc_xover_tx_trigger_d = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:217$1877'.
  Set init value: \main_basesoc_xover_tx_clear = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:215$1876'.
  Set init value: \main_basesoc_xover_tx_pending = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:212$1875'.
  Set init value: \main_basesoc_xover_rxempty_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:209$1874'.
  Set init value: \main_basesoc_xover_txfull_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:205$1873'.
  Set init value: \main_basesoc_xover_rxtx_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:203$1872'.
  Set init value: \main_basesoc_xover_rxtx_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:188$1871'.
  Set init value: \main_basesoc_uartcrossover_rx_fifo_wrport_adr = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:187$1870'.
  Set init value: \main_basesoc_uartcrossover_rx_fifo_consume = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:186$1869'.
  Set init value: \main_basesoc_uartcrossover_rx_fifo_produce = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:184$1867'.
  Set init value: \main_basesoc_uartcrossover_rx_fifo_level0 = 5'00000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:177$1866'.
  Set init value: \main_basesoc_uartcrossover_rx_fifo_readable = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:151$1865'.
  Set init value: \main_basesoc_uartcrossover_tx_fifo_wrport_adr = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:150$1864'.
  Set init value: \main_basesoc_uartcrossover_tx_fifo_consume = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:149$1863'.
  Set init value: \main_basesoc_uartcrossover_tx_fifo_produce = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:147$1861'.
  Set init value: \main_basesoc_uartcrossover_tx_fifo_level0 = 5'00000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:140$1860'.
  Set init value: \main_basesoc_uartcrossover_tx_fifo_readable = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:118$1857'.
  Set init value: \main_basesoc_uartcrossover_rxfull_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:115$1856'.
  Set init value: \main_basesoc_uartcrossover_txempty_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:112$1855'.
  Set init value: \main_basesoc_uartcrossover_enable_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:111$1854'.
  Set init value: \main_basesoc_uartcrossover_enable_storage = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:108$1853'.
  Set init value: \main_basesoc_uartcrossover_pending_r = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:107$1852'.
  Set init value: \main_basesoc_uartcrossover_pending_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:105$1851'.
  Set init value: \main_basesoc_uartcrossover_pending_status = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:102$1850'.
  Set init value: \main_basesoc_uartcrossover_status_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:100$1849'.
  Set init value: \main_basesoc_uartcrossover_status_status = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:97$1848'.
  Set init value: \main_basesoc_uartcrossover_rx_trigger_d = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:96$1847'.
  Set init value: \main_basesoc_uartcrossover_rx_clear = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:94$1846'.
  Set init value: \main_basesoc_uartcrossover_rx_pending = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:92$1845'.
  Set init value: \main_basesoc_uartcrossover_tx_trigger_d = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:91$1844'.
  Set init value: \main_basesoc_uartcrossover_tx_clear = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:89$1843'.
  Set init value: \main_basesoc_uartcrossover_tx_pending = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:86$1842'.
  Set init value: \main_basesoc_uartcrossover_rxempty_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:83$1841'.
  Set init value: \main_basesoc_uartcrossover_txfull_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:79$1840'.
  Set init value: \main_basesoc_uartcrossover_rxtx_we = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:77$1839'.
  Set init value: \main_basesoc_uartcrossover_rxtx_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:75$1838'.
  Set init value: \main_basesoc_we = 4'0000
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:68$1836'.
  Set init value: \main_basesoc_ram_bus_ack = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:36$1829'.
  Set init value: \main_basesoc_bus_errors = 0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:34$1828'.
  Set init value: \main_basesoc_bus_errors_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:31$1827'.
  Set init value: \main_basesoc_scratch_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:30$1826'.
  Set init value: \main_basesoc_scratch_storage = 305419896
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:29$1825'.
  Set init value: \main_basesoc_reset_re = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:28$1824'.
  Set init value: \main_basesoc_reset_storage = 2'00
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:26$1823'.
  Set init value: \main_basesoc_soc_rst = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1450$2465'.
  Set init value: \builder_regs1 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1449$2464'.
  Set init value: \builder_regs0 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1447$2463'.
  Set init value: \builder_array_muxed6 = 1'0
Found init rule in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1446$2462'.
  Set init value: \builder_array_muxed5 = 1'0

17.4.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \S in `\SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330$241'.
Found async reset \R in `\SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199$230'.
Found async reset \S in `\SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074$220'.
Found async reset \R in `\SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957$214'.
Found async reset \S in `\SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753$203'.
Found async reset \R in `\SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622$192'.
Found async reset \S in `\SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497$182'.
Found async reset \R in `\SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380$176'.

17.4.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Creating decoders for process `\SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330$241'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Creating decoders for process `\SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274$234'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Creating decoders for process `\SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199$230'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Creating decoders for process `\SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143$223'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Creating decoders for process `\SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074$220'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Creating decoders for process `\SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026$217'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Creating decoders for process `\SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957$214'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Creating decoders for process `\SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909$211'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Creating decoders for process `\SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866$209'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFN.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Creating decoders for process `\SB_DFFN.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:830$207'.
Creating decoders for process `\SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Creating decoders for process `\SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753$203'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Creating decoders for process `\SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697$196'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Creating decoders for process `\SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622$192'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Creating decoders for process `\SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566$185'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Creating decoders for process `\SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497$182'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Creating decoders for process `\SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449$179'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Creating decoders for process `\SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380$176'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Creating decoders for process `\SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332$173'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Creating decoders for process `\SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289$171'.
     1/1: $0\Q[0:0]
Creating decoders for process `\SB_DFF.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Creating decoders for process `\SB_DFF.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:253$169'.
Creating decoders for process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:180$2885'.
     1/1: $0\misalign_trap_sync[0:0]
Creating decoders for process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2862'.
     1/5: $0\o_cnt_r[3:0]
     2/5: $0\o_cnt[2:0]
     3/5: $0\ibus_cyc[0:0]
     4/5: $0\init_done[0:0]
     5/5: $0\o_ctrl_jump[0:0]
Creating decoders for process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2796'.
     1/7: $0\imm30[0:0]
     2/7: $0\op26[0:0]
     3/7: $0\op22[0:0]
     4/7: $0\op21[0:0]
     5/7: $0\op20[0:0]
     6/7: $0\funct3[2:0]
     7/7: $0\opcode[4:0]
Creating decoders for process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2693'.
     1/9: $0\imm11_7[4:0]
     2/9: $0\imm24_20[4:0]
     3/9: $0\imm30_25[5:0]
     4/9: $0\imm7[0:0]
     5/9: $0\imm19_12_20[8:0]
     6/9: $0\signbit[0:0]
     7/9: $0\rs2_addr[4:0]
     8/9: $0\rs1_addr[4:0]
     9/9: $0\rd_addr[4:0]
Creating decoders for process `\serv_bufreg.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:30$2683'.
     1/2: $0\data[29:0]
     2/2: $0\o_lsb[1:0]
Creating decoders for process `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2666'.
     1/1: $0\o_ibus_adr[31:0]
Creating decoders for process `\serv_alu.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:50$2652'.
     1/1: $0\cmp_r[0:0]
Creating decoders for process `$paramod\serv_mem_if\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:78$2597'.
     1/2: $0\dat[31:0]
     2/2: $0\signbit[0:0]
Creating decoders for process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2515'.
     1/10: $0\mcause3_0[3:0] [1]
     2/10: $0\mcause3_0[3:0] [0]
     3/10: $0\mcause3_0[3:0] [2]
     4/10: $0\mcause3_0[3:0] [3]
     5/10: $0\timer_irq_r[0:0]
     6/10: $0\mcause31[0:0]
     7/10: $0\mie_mtie[0:0]
     8/10: $0\mstatus_mpie[0:0]
     9/10: $0\o_new_irq[0:0]
    10/10: $0\mstatus_mie[0:0]
Creating decoders for process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$2492'.
     1/1: $0\rdata1[0:0]
Creating decoders for process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77$2491'.
Creating decoders for process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2488'.
     1/4: $0\rdata0[1:0]
     2/4: $0\rgnt[0:0]
     3/4: $0\rreq_r[0:0]
     4/4: $0\rcnt[4:0]
Creating decoders for process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$2484'.
Creating decoders for process `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2471'.
     1/3: $0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2470_EN[1:0]$2474
     2/3: $0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2470_DATA[1:0]$2473
     3/3: $0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2470_ADDR[9:0]$2472
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1445$2461'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1444$2460'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1443$2459'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1442$2458'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1441$2457'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1440$2456'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1439$2455'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1438$2454'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1437$2453'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1436$2452'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1435$2451'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1434$2450'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1433$2449'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1432$2448'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1431$2447'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1430$2446'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1429$2445'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1428$2444'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1427$2443'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1426$2442'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1425$2441'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1424$2440'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1423$2439'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1422$2438'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1421$2437'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1420$2436'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1419$2435'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1418$2434'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1417$2433'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1416$2432'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1415$2431'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1414$2430'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1413$2429'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1412$2428'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1411$2427'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1410$2426'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1409$2425'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1408$2424'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1407$2423'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1406$2422'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1405$2421'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1404$2420'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1403$2419'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1402$2418'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1401$2417'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1400$2416'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1399$2415'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1398$2414'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1397$2413'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1396$2412'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1395$2411'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1388$2410'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1386$2409'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1384$2408'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1382$2407'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1380$2406'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1378$2405'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1376$2404'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1374$2403'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1372$2402'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1370$2401'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1368$2400'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1366$2399'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1364$2398'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1362$2397'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1360$2396'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1358$2395'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1356$2394'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1354$2393'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1352$2392'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1350$2391'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1348$2390'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1346$2389'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1344$2388'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1342$2387'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1340$2386'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1338$2385'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1336$2384'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1334$2383'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1333$2382'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1327$2381'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1325$2380'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1323$2379'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1321$2378'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1319$2377'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1317$2376'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1315$2375'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1313$2374'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1311$2373'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1309$2372'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1307$2371'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1305$2370'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1303$2369'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1301$2368'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1299$2367'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1297$2366'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1296$2365'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1290$2364'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1288$2363'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1286$2362'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1284$2361'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1282$2360'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1280$2359'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1279$2358'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1273$2357'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1271$2356'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1269$2355'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1267$2354'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1265$2353'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1263$2352'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1261$2351'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1259$2350'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1257$2349'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1255$2348'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1253$2347'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1251$2346'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1250$2345'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1244$2344'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1242$2343'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1241$2342'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1237$2341'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1233$2340'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1227$2339'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1225$2338'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1223$2337'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1221$2336'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1219$2335'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1217$2334'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1216$2333'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1212$2332'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1209$2331'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1208$2330'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1207$2329'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1206$2328'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1200$2327'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1196$2326'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1193$2325'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1189$2324'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1185$2323'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1181$2322'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1180$2321'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1179$2320'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1178$2319'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1177$2318'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1176$2317'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1175$2316'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1174$2315'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1173$2314'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1172$2313'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1171$2312'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1170$2311'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1169$2310'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1168$2309'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1167$2308'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1166$2307'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1165$2306'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1164$2305'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1163$2304'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1162$2303'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1161$2302'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1160$2301'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1147$2300'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1146$2299'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1145$2298'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1144$2297'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1143$2296'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1142$2295'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1141$2294'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1140$2293'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1139$2292'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1138$2291'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1137$2290'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1136$2289'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1135$2288'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1134$2287'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1133$2286'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1132$2285'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1131$2284'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1130$2283'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1129$2282'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1128$2281'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1127$2280'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1126$2279'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1125$2278'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1124$2277'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1123$2276'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1122$2275'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1121$2274'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1120$2273'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1119$2272'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1118$2271'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1117$2270'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1116$2269'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1115$2268'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1114$2267'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1113$2266'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1112$2265'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1111$2264'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1110$2263'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1109$2262'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1108$2261'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1107$2260'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1106$2259'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1105$2258'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1104$2257'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1098$2256'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1096$2255'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1095$2254'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1094$2253'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1093$2252'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1092$2251'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1084$2250'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1067$2249'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1065$2248'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1060$2247'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1043$2246'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1035$2245'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1034$2244'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1032$2243'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1028$2242'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1027$2241'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1025$2240'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1024$2239'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1023$2238'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1018$2237'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1015$2236'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1014$2235'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1013$2234'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1012$2233'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1009$2232'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1008$2231'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1007$2230'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1006$2229'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1004$2228'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1001$2227'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:997$2226'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:993$2225'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:989$2224'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:988$2223'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:979$2222'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:978$2221'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:976$2220'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:974$2219'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:972$2218'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:971$2217'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:969$2216'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:966$2215'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:965$2214'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:963$2213'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:962$2212'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:960$2211'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:958$2210'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:957$2209'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:955$2208'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:954$2207'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:953$2206'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:952$2205'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:951$2204'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:949$2203'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:947$2202'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:943$2201'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:942$2200'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:941$2199'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:938$2198'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:936$2197'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:934$2196'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:933$2195'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:931$2194'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:929$2193'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:925$2192'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:924$2191'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:923$2190'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:920$2189'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:918$2188'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:917$2187'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:916$2186'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:915$2185'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:912$2184'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:911$2183'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:909$2182'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:908$2181'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:906$2180'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:905$2179'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:903$2178'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:902$2177'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:901$2176'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:899$2175'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:898$2174'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:897$2173'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:896$2172'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:895$2171'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:894$2170'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:892$2169'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:871$2168'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:870$2167'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:869$2166'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:868$2165'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:867$2164'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:852$2163'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:851$2162'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:848$2161'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:847$2160'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:846$2159'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:845$2158'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:844$2157'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:843$2156'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:842$2155'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:840$2154'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:839$2153'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:838$2152'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:837$2151'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:835$2150'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:834$2149'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:828$2148'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:827$2147'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:825$2146'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:824$2145'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:822$2144'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:821$2143'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:819$2142'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:818$2141'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:817$2140'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:815$2139'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:814$2138'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:813$2137'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:812$2136'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:811$2135'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:810$2134'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:808$2133'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:787$2132'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:786$2131'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:785$2130'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:784$2129'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:783$2128'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:768$2127'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:767$2126'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:764$2125'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:763$2124'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:762$2123'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:761$2122'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:760$2121'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:759$2120'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:758$2119'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:756$2118'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:755$2117'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:754$2116'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:753$2115'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:751$2114'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:750$2113'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:744$2112'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:743$2111'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:741$2110'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:740$2109'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:738$2108'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:737$2107'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:735$2106'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:734$2105'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:733$2104'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:731$2103'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:730$2102'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:729$2101'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:728$2100'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:727$2099'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:726$2098'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:724$2097'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:703$2096'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:702$2095'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:701$2094'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:700$2093'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:699$2092'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:684$2091'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:683$2090'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:680$2089'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:679$2088'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:678$2087'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:677$2086'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:676$2085'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:675$2084'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:674$2083'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:672$2082'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:671$2081'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:670$2080'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:669$2079'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:667$2078'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:666$2077'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:660$2076'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:659$2075'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:657$2074'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:656$2073'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:654$2072'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:653$2071'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:651$2070'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:650$2069'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:649$2068'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:647$2067'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:646$2066'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:645$2065'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:644$2064'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:643$2063'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:642$2062'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:640$2061'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:619$2060'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:618$2059'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:617$2058'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:616$2057'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:615$2056'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:600$2055'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:599$2054'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:596$2053'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:595$2052'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:594$2051'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:593$2050'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:592$2049'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:591$2048'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:590$2047'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:588$2046'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:587$2045'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:586$2044'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:585$2043'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:583$2042'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:582$2041'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:576$2040'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:575$2039'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:574$2038'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:571$2037'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:570$2036'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:569$2035'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:567$2034'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:561$2033'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:560$2032'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:559$2031'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:558$2030'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:557$2029'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:556$2028'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:555$2027'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:554$2026'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:553$2025'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:552$2024'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:549$2023'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:547$2022'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:545$2021'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:541$2020'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:540$2019'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:539$2018'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:538$2017'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:537$2016'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:536$2015'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:534$2014'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:533$2013'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:504$2012'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:502$2011'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:501$2010'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:500$2009'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:499$2008'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:498$2007'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:497$2006'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:496$2005'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:495$2004'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:494$2003'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:492$2002'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:491$2001'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:490$2000'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:489$1999'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:488$1998'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:481$1997'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:480$1996'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:479$1995'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:478$1994'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:477$1993'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:476$1992'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:475$1991'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:474$1990'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:473$1989'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:472$1988'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:471$1987'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:470$1986'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:469$1985'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:468$1984'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:467$1983'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:466$1982'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:451$1981'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:450$1980'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:445$1979'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:441$1978'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:440$1977'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:439$1976'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:438$1975'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:435$1974'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:434$1973'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:418$1972'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:415$1971'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:414$1970'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:413$1969'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:412$1968'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:411$1967'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:410$1966'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:409$1965'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:408$1964'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:407$1963'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:406$1962'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:405$1961'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:404$1960'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:403$1959'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:401$1958'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:400$1957'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:399$1956'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:394$1955'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:390$1954'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:383$1953'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:382$1952'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:378$1951'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:377$1950'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:376$1949'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:375$1948'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:374$1947'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:373$1946'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:372$1945'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:370$1944'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:369$1943'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:368$1942'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:366$1941'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:365$1940'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:360$1939'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:358$1938'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:357$1937'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:356$1936'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:355$1935'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:354$1934'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:353$1933'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:352$1932'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:351$1931'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:350$1930'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:349$1929'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:348$1928'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:347$1927'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:346$1926'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:345$1925'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:343$1924'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:342$1923'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:336$1922'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:331$1921'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:330$1920'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:329$1919'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:327$1918'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:326$1917'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:322$1916'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:318$1915'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:317$1914'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:315$1913'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:312$1912'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:310$1911'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:309$1910'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:308$1909'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:307$1908'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:306$1907'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:305$1906'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:304$1905'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:303$1904'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:302$1903'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:287$1902'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:286$1901'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:285$1900'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:284$1899'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:283$1898'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:276$1897'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:264$1896'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:263$1895'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:262$1894'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:260$1893'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:258$1892'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:257$1891'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:244$1890'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:241$1889'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:238$1888'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:237$1887'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:234$1886'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:233$1885'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:231$1884'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:228$1883'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:226$1882'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:223$1881'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:222$1880'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:220$1879'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:218$1878'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:217$1877'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:215$1876'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:212$1875'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:209$1874'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:205$1873'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:203$1872'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:188$1871'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:187$1870'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:186$1869'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:185$1868'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:184$1867'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:177$1866'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:151$1865'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:150$1864'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:149$1863'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:148$1862'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:147$1861'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:140$1860'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:132$1859'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:131$1858'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:118$1857'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:115$1856'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:112$1855'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:111$1854'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:108$1853'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:107$1852'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:105$1851'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:102$1850'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:100$1849'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:97$1848'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:96$1847'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:94$1846'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:92$1845'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:91$1844'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:89$1843'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:86$1842'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:83$1841'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:79$1840'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:77$1839'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:75$1838'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:72$1837'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:68$1836'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:58$1835'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:57$1834'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:47$1833'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:46$1832'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:45$1831'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:39$1830'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:36$1829'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:34$1828'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:31$1827'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:30$1826'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:29$1825'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:28$1824'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:26$1823'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6284$1782'.
     1/3: $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN[7:0]$1785
     2/3: $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_DATA[7:0]$1784
     3/3: $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_ADDR[5:0]$1783
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6274$1777'.
     1/3: $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN[7:0]$1780
     2/3: $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_DATA[7:0]$1779
     3/3: $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_ADDR[5:0]$1778
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6264$1772'.
     1/3: $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN[7:0]$1775
     2/3: $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_DATA[7:0]$1774
     3/3: $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_ADDR[5:0]$1773
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6254$1767'.
     1/3: $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN[7:0]$1770
     2/3: $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_DATA[7:0]$1769
     3/3: $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_ADDR[5:0]$1768
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6244$1762'.
     1/3: $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN[7:0]$1765
     2/3: $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_DATA[7:0]$1764
     3/3: $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_ADDR[5:0]$1763
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6234$1757'.
     1/3: $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN[7:0]$1760
     2/3: $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_DATA[7:0]$1759
     3/3: $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_ADDR[5:0]$1758
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6224$1752'.
     1/3: $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN[7:0]$1755
     2/3: $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_DATA[7:0]$1754
     3/3: $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_ADDR[5:0]$1753
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6214$1747'.
     1/3: $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN[7:0]$1750
     2/3: $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_DATA[7:0]$1749
     3/3: $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_ADDR[5:0]$1748
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6204$1742'.
     1/3: $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN[7:0]$1745
     2/3: $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_DATA[7:0]$1744
     3/3: $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_ADDR[5:0]$1743
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6194$1737'.
     1/3: $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN[7:0]$1740
     2/3: $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_DATA[7:0]$1739
     3/3: $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_ADDR[5:0]$1738
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6184$1732'.
     1/3: $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN[7:0]$1735
     2/3: $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_DATA[7:0]$1734
     3/3: $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_ADDR[5:0]$1733
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6174$1727'.
     1/3: $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN[7:0]$1730
     2/3: $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_DATA[7:0]$1729
     3/3: $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_ADDR[5:0]$1728
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6164$1722'.
     1/3: $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN[7:0]$1725
     2/3: $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_DATA[7:0]$1724
     3/3: $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_ADDR[5:0]$1723
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6154$1717'.
     1/3: $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN[7:0]$1720
     2/3: $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_DATA[7:0]$1719
     3/3: $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_ADDR[5:0]$1718
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6144$1712'.
     1/3: $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN[7:0]$1715
     2/3: $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_DATA[7:0]$1714
     3/3: $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_ADDR[5:0]$1713
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6134$1707'.
     1/3: $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN[7:0]$1710
     2/3: $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_DATA[7:0]$1709
     3/3: $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_ADDR[5:0]$1708
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6092$1700'.
     1/3: $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703
     2/3: $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_DATA[26:0]$1702
     3/3: $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_ADDR[5:0]$1701
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1450$2465'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6078$1693'.
     1/3: $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696
     2/3: $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_DATA[25:0]$1695
     3/3: $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_ADDR[2:0]$1694
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1449$2464'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6064$1686'.
     1/3: $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689
     2/3: $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_DATA[25:0]$1688
     3/3: $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_ADDR[2:0]$1687
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1447$2463'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6050$1679'.
     1/3: $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682
     2/3: $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_DATA[25:0]$1681
     3/3: $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_ADDR[2:0]$1680
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1446$2462'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6036$1672'.
     1/3: $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675
     2/3: $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_DATA[25:0]$1674
     3/3: $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_ADDR[2:0]$1673
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6026$1670'.
     1/1: $0\memdat_5[9:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6020$1665'.
     1/3: $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668
     2/3: $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_DATA[9:0]$1667
     3/3: $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_ADDR[3:0]$1666
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6009$1663'.
     1/1: $0\memdat_3[9:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6003$1658'.
     1/3: $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661
     2/3: $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_DATA[9:0]$1660
     3/3: $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_ADDR[3:0]$1659
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5992$1656'.
     1/1: $0\memdat_1[9:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5986$1651'.
     1/3: $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654
     2/3: $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_DATA[9:0]$1653
     3/3: $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_ADDR[3:0]$1652
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5973$1649'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
     1/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN[31:0]$1638
     2/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_DATA[31:0]$1637
     3/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_ADDR[8:0]$1636
     4/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN[31:0]$1641
     5/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_DATA[31:0]$1640
     6/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_ADDR[8:0]$1639
     7/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644
     8/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_DATA[31:0]$1643
     9/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_ADDR[8:0]$1642
    10/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN[31:0]$1647
    11/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_DATA[31:0]$1646
    12/12: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_ADDR[8:0]$1645
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
     1/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [127:120]
     2/266: $0\main_uart_bridge_rx_phase[31:0]
     3/266: $0\main_uart_bridge_tx_phase[31:0]
     4/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [111:104]
     5/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [103:96]
     6/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [95:88]
     7/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [87:80]
     8/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [79:72]
     9/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [71:64]
    10/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [63:56]
    11/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [55:48]
    12/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [47:40]
    13/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [39:32]
    14/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [31:24]
    15/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [23:16]
    16/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [15:8]
    17/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [7:0]
    18/266: $0\main_sr[31:0] [31:24]
    19/266: $0\main_sr[31:0] [23:8]
    20/266: $0\main_uart_bridge_rx_tick[0:0]
    21/266: $0\main_sr[31:0] [7:0]
    22/266: $0\main_basesoc_value[31:0]
    23/266: $0\main_basesoc_xover_rxfull_re[0:0]
    24/266: $0\main_basesoc_xover_txempty_re[0:0]
    25/266: $0\main_basesoc_xover_enable_re[0:0]
    26/266: $0\main_basesoc_xover_pending_re[0:0]
    27/266: $0\main_basesoc_xover_status_re[0:0]
    28/266: $0\main_basesoc_xover_rxempty_re[0:0]
    29/266: $0\main_basesoc_xover_txfull_re[0:0]
    30/266: $0\main_basesoc_uartcrossover_rxfull_re[0:0]
    31/266: $0\main_basesoc_uartcrossover_txempty_re[0:0]
    32/266: $0\main_basesoc_uartcrossover_enable_re[0:0]
    33/266: $0\main_basesoc_uartcrossover_pending_re[0:0]
    34/266: $0\main_basesoc_uartcrossover_status_re[0:0]
    35/266: $0\main_basesoc_uartcrossover_rxempty_re[0:0]
    36/266: $0\main_basesoc_uartcrossover_txfull_re[0:0]
    37/266: $0\builder_csr_bankarray_interface5_bank_bus_dat_r[31:0]
    38/266: $0\main_basesoc_enable_re[0:0]
    39/266: $0\main_basesoc_pending_re[0:0]
    40/266: $0\main_basesoc_status_re[0:0]
    41/266: $0\main_basesoc_value_re[0:0]
    42/266: $0\main_basesoc_update_value_re[0:0]
    43/266: $0\main_basesoc_en_re[0:0]
    44/266: $0\main_basesoc_reload_re[0:0]
    45/266: $0\main_basesoc_load_re[0:0]
    46/266: $0\builder_csr_bankarray_interface4_bank_bus_dat_r[31:0]
    47/266: $0\main_bitbang_en_re[0:0]
    48/266: $0\main_miso_re[0:0]
    49/266: $0\main_bitbang_re[0:0]
    50/266: $0\builder_csr_bankarray_interface3_bank_bus_dat_r[31:0]
    51/266: $0\main_sdram_rddata_re[0:0]
    52/266: $0\main_sdram_wrdata_re[0:0]
    53/266: $0\main_sdram_baddress_re[0:0]
    54/266: $0\main_sdram_address_re[0:0]
    55/266: $0\main_sdram_command_re[0:0]
    56/266: $0\main_sdram_re[0:0]
    57/266: $0\builder_csr_bankarray_interface2_bank_bus_dat_r[31:0]
    58/266: $0\main_leds_re[0:0]
    59/266: $0\builder_csr_bankarray_interface1_bank_bus_dat_r[31:0]
    60/266: $0\builder_csr_bankarray_sel_r[0:0]
    61/266: $0\main_basesoc_bus_errors_re[0:0]
    62/266: $0\main_basesoc_scratch_re[0:0]
    63/266: $0\main_basesoc_reset_re[0:0]
    64/266: $0\builder_csr_bankarray_interface0_bank_bus_dat_r[31:0]
    65/266: $0\builder_slave_sel_r[3:0]
    66/266: $0\builder_state[1:0]
    67/266: $0\builder_fsm_state[1:0]
    68/266: $0\builder_litedramnativeportconverter_state[0:0]
    69/266: $0\builder_fullmemorywe_state[1:0]
    70/266: $0\builder_new_master_rdata_valid3[0:0]
    71/266: $0\builder_new_master_rdata_valid2[0:0]
    72/266: $0\builder_new_master_rdata_valid1[0:0]
    73/266: $0\builder_new_master_rdata_valid0[0:0]
    74/266: $0\builder_new_master_wdata_ready[0:0]
    75/266: $0\builder_multiplexer_state[2:0]
    76/266: $0\main_sdram_dfi_p0_wrdata_en[0:0]
    77/266: $0\main_sdram_dfi_p0_rddata_en[0:0]
    78/266: $0\main_sdram_dfi_p0_we_n[0:0]
    79/266: $0\main_sdram_dfi_p0_ras_n[0:0]
    80/266: $0\main_sdram_dfi_p0_cas_n[0:0]
    81/266: $0\main_sdram_dfi_p0_address[12:0]
    82/266: $0\main_sdram_dfi_p0_bank[1:0]
    83/266: $0\main_sdram_dfi_p0_cs_n[0:0]
    84/266: $0\builder_bankmachine3_state[2:0]
    85/266: $0\builder_bankmachine2_state[2:0]
    86/266: $0\builder_bankmachine1_state[2:0]
    87/266: $0\builder_bankmachine0_state[2:0]
    88/266: $0\builder_refresher_state[1:0]
    89/266: $0\main_sdram_sequencer_done1[0:0]
    90/266: $0\main_sdram_cmd_payload_we[0:0]
    91/266: $0\main_sdram_cmd_payload_ras[0:0]
    92/266: $0\main_sdram_cmd_payload_cas[0:0]
    93/266: $0\main_sdram_cmd_payload_ba[1:0]
    94/266: $0\main_sdram_cmd_payload_a[12:0]
    95/266: $0\main_sdram_postponer_req_o[0:0]
    96/266: $0\main_dfi_p0_rddata_valid[0:0]
    97/266: $0\main_rddata_en[2:0]
    98/266: $0\builder_uartwishbonebridge_state[2:0]
    99/266: $0\builder_uartwishbonebridge_rs232phyrx_state[0:0]
   100/266: $0\main_uart_bridge_tx_tick[0:0]
   101/266: $0\main_uart_bridge_rx_rx_d[0:0]
   102/266: $0\builder_uartwishbonebridge_rs232phytx_state[0:0]
   103/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_data[127:0] [119:112]
   104/266: $0\main_basesoc_zero_trigger_d[0:0]
   105/266: $0\main_basesoc_xover_rx_trigger_d[0:0]
   106/266: $0\main_basesoc_xover_tx_trigger_d[0:0]
   107/266: $0\main_basesoc_uartcrossover_rx_trigger_d[0:0]
   108/266: $0\main_basesoc_uartcrossover_tx_trigger_d[0:0]
   109/266: $0\main_basesoc_ram_bus_ack[0:0]
   110/266: $0\builder_count[19:0]
   111/266: $0\builder_grant[1:0]
   112/266: $0\builder_basesoc_dat_w[31:0]
   113/266: $0\builder_basesoc_we[0:0]
   114/266: $0\builder_basesoc_adr[13:0]
   115/266: $0\main_wishbone_bridge_aborted[0:0]
   116/266: $0\main_wishbone_bridge_rdata_converter_converter_strobe_all[0:0]
   117/266: $0\main_wishbone_bridge_rdata_converter_converter_demux[3:0]
   118/266: $0\main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count[4:0]
   119/266: $0\main_sdram_timer_count1[8:0]
   120/266: $0\main_wishbone_bridge_rdata_converter_converter_source_last[0:0]
   121/266: $0\main_wishbone_bridge_rdata_converter_converter_source_first[0:0]
   122/266: $0\main_wishbone_bridge_wdata_converter_converter_mux[3:0]
   123/266: $0\main_wishbone_bridge_count[3:0]
   124/266: $0\main_sdram_time1[3:0]
   125/266: $0\main_sdram_time0[4:0]
   126/266: $0\main_sdram_twtrcon_count[2:0]
   127/266: $0\main_sdram_twtrcon_ready[0:0]
   128/266: $0\main_sdram_tccdcon_count[0:0]
   129/266: $0\main_sdram_tccdcon_ready[0:0]
   130/266: $0\main_sdram_trrdcon_count[0:0]
   131/266: $0\main_sdram_trrdcon_ready[0:0]
   132/266: $0\main_sdram_choose_req_grant[1:0]
   133/266: $0\main_sdram_choose_cmd_grant[1:0]
   134/266: $0\main_sdram_bankmachine3_trascon_count[1:0]
   135/266: $0\main_sdram_bankmachine3_trascon_ready[0:0]
   136/266: $0\main_sdram_bankmachine3_trccon_count[1:0]
   137/266: $0\main_sdram_bankmachine3_trccon_ready[0:0]
   138/266: $0\main_sdram_bankmachine3_twtpcon_count[1:0]
   139/266: $0\main_sdram_bankmachine3_twtpcon_ready[0:0]
   140/266: $0\main_sdram_bankmachine3_row_opened[0:0]
   141/266: $0\main_sdram_bankmachine3_row[12:0]
   142/266: $0\main_sdram_bankmachine3_cmd_buffer_source_payload_addr[22:0]
   143/266: $0\main_sdram_bankmachine3_cmd_buffer_source_payload_we[0:0]
   144/266: $0\main_sdram_bankmachine3_cmd_buffer_source_last[0:0]
   145/266: $0\main_sdram_bankmachine3_cmd_buffer_source_first[0:0]
   146/266: $0\main_sdram_bankmachine3_cmd_buffer_source_valid[0:0]
   147/266: $0\main_sdram_bankmachine3_cmd_buffer_lookahead_consume[2:0]
   148/266: $0\main_sdram_bankmachine3_cmd_buffer_lookahead_produce[2:0]
   149/266: $0\main_sdram_bankmachine3_cmd_buffer_lookahead_level[3:0]
   150/266: $0\main_sdram_bankmachine2_trascon_count[1:0]
   151/266: $0\main_sdram_bankmachine2_trascon_ready[0:0]
   152/266: $0\main_sdram_bankmachine2_trccon_count[1:0]
   153/266: $0\main_sdram_bankmachine2_trccon_ready[0:0]
   154/266: $0\main_sdram_bankmachine2_twtpcon_count[1:0]
   155/266: $0\main_sdram_bankmachine2_twtpcon_ready[0:0]
   156/266: $0\main_sdram_bankmachine2_row_opened[0:0]
   157/266: $0\main_sdram_bankmachine2_row[12:0]
   158/266: $0\main_sdram_bankmachine2_cmd_buffer_source_payload_addr[22:0]
   159/266: $0\main_sdram_bankmachine2_cmd_buffer_source_payload_we[0:0]
   160/266: $0\main_sdram_bankmachine2_cmd_buffer_source_last[0:0]
   161/266: $0\main_sdram_bankmachine2_cmd_buffer_source_first[0:0]
   162/266: $0\main_sdram_bankmachine2_cmd_buffer_source_valid[0:0]
   163/266: $0\main_sdram_bankmachine2_cmd_buffer_lookahead_consume[2:0]
   164/266: $0\main_sdram_bankmachine2_cmd_buffer_lookahead_produce[2:0]
   165/266: $0\main_sdram_bankmachine2_cmd_buffer_lookahead_level[3:0]
   166/266: $0\main_sdram_bankmachine1_trascon_count[1:0]
   167/266: $0\main_sdram_bankmachine1_trascon_ready[0:0]
   168/266: $0\main_sdram_bankmachine1_trccon_count[1:0]
   169/266: $0\main_sdram_bankmachine1_trccon_ready[0:0]
   170/266: $0\main_sdram_bankmachine1_twtpcon_count[1:0]
   171/266: $0\main_sdram_bankmachine1_twtpcon_ready[0:0]
   172/266: $0\main_sdram_bankmachine1_row_opened[0:0]
   173/266: $0\main_sdram_bankmachine1_row[12:0]
   174/266: $0\main_sdram_bankmachine1_cmd_buffer_source_payload_addr[22:0]
   175/266: $0\main_sdram_bankmachine1_cmd_buffer_source_payload_we[0:0]
   176/266: $0\main_sdram_bankmachine1_cmd_buffer_source_last[0:0]
   177/266: $0\main_sdram_bankmachine1_cmd_buffer_source_first[0:0]
   178/266: $0\main_sdram_bankmachine1_cmd_buffer_source_valid[0:0]
   179/266: $0\main_sdram_bankmachine1_cmd_buffer_lookahead_consume[2:0]
   180/266: $0\main_sdram_bankmachine1_cmd_buffer_lookahead_produce[2:0]
   181/266: $0\main_sdram_bankmachine1_cmd_buffer_lookahead_level[3:0]
   182/266: $0\main_sdram_bankmachine0_trascon_count[1:0]
   183/266: $0\main_sdram_bankmachine0_trascon_ready[0:0]
   184/266: $0\main_sdram_bankmachine0_trccon_count[1:0]
   185/266: $0\main_sdram_bankmachine0_trccon_ready[0:0]
   186/266: $0\main_sdram_bankmachine0_twtpcon_count[1:0]
   187/266: $0\main_sdram_bankmachine0_twtpcon_ready[0:0]
   188/266: $0\main_sdram_bankmachine0_row_opened[0:0]
   189/266: $0\main_sdram_bankmachine0_row[12:0]
   190/266: $0\main_sdram_bankmachine0_cmd_buffer_source_payload_addr[22:0]
   191/266: $0\main_sdram_bankmachine0_cmd_buffer_source_payload_we[0:0]
   192/266: $0\main_sdram_bankmachine0_cmd_buffer_source_last[0:0]
   193/266: $0\main_sdram_bankmachine0_cmd_buffer_source_first[0:0]
   194/266: $0\main_sdram_bankmachine0_cmd_buffer_source_valid[0:0]
   195/266: $0\main_sdram_bankmachine0_cmd_buffer_lookahead_consume[2:0]
   196/266: $0\main_sdram_bankmachine0_cmd_buffer_lookahead_produce[2:0]
   197/266: $0\main_sdram_bankmachine0_cmd_buffer_lookahead_level[3:0]
   198/266: $0\main_sdram_sequencer_count[0:0]
   199/266: $0\main_sdram_sequencer_counter[2:0]
   200/266: $0\main_sdram_postponer_count[0:0]
   201/266: $0\main_sdram_rddata_status[7:0]
   202/266: $0\main_sdram_wrdata_storage[7:0]
   203/266: $0\main_sdram_baddress_storage[1:0]
   204/266: $0\main_sdram_address_storage[12:0]
   205/266: $0\main_sdram_command_storage[5:0]
   206/266: $0\main_sdram_storage[3:0]
   207/266: $0\main_leds_count[22:0]
   208/266: $0\main_leds_mode[0:0]
   209/266: $0\main_leds_chaser[3:0]
   210/266: $0\main_leds_storage[3:0]
   211/266: $0\main_counter[7:0]
   212/266: $0\main_miso[0:0]
   213/266: $0\main_i[0:0]
   214/266: $0\main_clk1[0:0]
   215/266: $0\main_cs_n1[0:0]
   216/266: $0\main_bitbang_en_storage[0:0]
   217/266: $0\main_bitbang_storage[3:0]
   218/266: $0\main_bus_ack[0:0]
   219/266: $0\main_uart_bridge_count[22:0]
   220/266: $0\main_uart_bridge_words_count[7:0]
   221/266: $0\main_uart_bridge_bytes_count[1:0]
   222/266: $0\main_uart_bridge_data[31:0]
   223/266: $0\main_uart_bridge_address[31:0]
   224/266: $0\main_uart_bridge_length[7:0]
   225/266: $0\main_uart_bridge_incr[0:0]
   226/266: $0\main_uart_bridge_cmd[7:0]
   227/266: $0\main_uart_bridge_rx_count[3:0]
   228/266: $0\main_uart_bridge_rx_data[7:0]
   229/266: $0\main_uart_bridge_tx_count[3:0]
   230/266: $0\main_uart_bridge_tx_data[7:0]
   231/266: $0\main_basesoc_enable_storage[0:0]
   232/266: $0\main_basesoc_pending_r[0:0]
   233/266: $0\main_basesoc_zero_pending[0:0]
   234/266: $0\main_basesoc_value_status[31:0]
   235/266: $0\main_basesoc_update_value_storage[0:0]
   236/266: $0\main_basesoc_en_storage[0:0]
   237/266: $0\main_basesoc_reload_storage[31:0]
   238/266: $0\main_basesoc_load_storage[31:0]
   239/266: $0\main_basesoc_xover_rx_fifo_consume[3:0]
   240/266: $0\main_basesoc_xover_rx_fifo_produce[3:0]
   241/266: $0\main_basesoc_xover_rx_fifo_level0[4:0]
   242/266: $0\main_basesoc_xover_rx_fifo_readable[0:0]
   243/266: $0\main_basesoc_xover_tx_fifo_source_payload_data[7:0]
   244/266: $0\main_basesoc_xover_tx_fifo_source_last[0:0]
   245/266: $0\main_basesoc_xover_tx_fifo_source_first[0:0]
   246/266: $0\main_basesoc_xover_tx_fifo_source_valid[0:0]
   247/266: $0\main_basesoc_xover_enable_storage[1:0]
   248/266: $0\main_basesoc_xover_pending_r[1:0]
   249/266: $0\main_basesoc_xover_rx_pending[0:0]
   250/266: $0\main_basesoc_xover_tx_pending[0:0]
   251/266: $0\main_basesoc_uartcrossover_rx_fifo_consume[3:0]
   252/266: $0\main_basesoc_uartcrossover_rx_fifo_produce[3:0]
   253/266: $0\main_basesoc_uartcrossover_rx_fifo_level0[4:0]
   254/266: $0\main_basesoc_uartcrossover_rx_fifo_readable[0:0]
   255/266: $0\main_basesoc_uartcrossover_tx_fifo_consume[3:0]
   256/266: $0\main_basesoc_uartcrossover_tx_fifo_produce[3:0]
   257/266: $0\main_basesoc_uartcrossover_tx_fifo_level0[4:0]
   258/266: $0\main_basesoc_uartcrossover_tx_fifo_readable[0:0]
   259/266: $0\main_basesoc_uartcrossover_enable_storage[1:0]
   260/266: $0\main_basesoc_uartcrossover_pending_r[1:0]
   261/266: $0\main_basesoc_uartcrossover_rx_pending[0:0]
   262/266: $0\main_basesoc_uartcrossover_tx_pending[0:0]
   263/266: $0\main_basesoc_bus_errors[31:0]
   264/266: $0\main_basesoc_scratch_storage[31:0]
   265/266: $0\main_basesoc_reset_storage[1:0]
   266/266: $0\serial_tx[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4539$1393'.
     1/1: $0\main_crg_por_count[15:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4520$1386'.
     1/1: $0\builder_array_muxed6[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4503$1379'.
     1/1: $0\builder_array_muxed5[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4486$1372'.
     1/1: $0\builder_array_muxed4[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4469$1365'.
     1/1: $0\builder_array_muxed3[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4452$1358'.
     1/1: $0\builder_array_muxed2[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357'.
     1/1: $0\builder_array_muxed1[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4418$1356'.
     1/1: $0\builder_array_muxed0[1:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4404$1355'.
     1/1: $0\builder_rhs_array_muxed31[1:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4390$1354'.
     1/1: $0\builder_rhs_array_muxed30[2:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4376$1353'.
     1/1: $0\builder_rhs_array_muxed29[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4362$1352'.
     1/1: $0\builder_rhs_array_muxed28[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4348$1351'.
     1/1: $0\builder_rhs_array_muxed27[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4334$1350'.
     1/1: $0\builder_rhs_array_muxed26[3:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349'.
     1/1: $0\builder_rhs_array_muxed25[31:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348'.
     1/1: $0\builder_rhs_array_muxed24[29:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4298$1334'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4290$1333'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4274$1318'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4266$1317'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4250$1302'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4242$1301'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4226$1286'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4218$1285'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4193$1283'.
     1/1: $0\builder_t_array_muxed5[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4176$1282'.
     1/1: $0\builder_t_array_muxed4[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4159$1281'.
     1/1: $0\builder_t_array_muxed3[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4142$1280'.
     1/1: $0\builder_rhs_array_muxed11[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4125$1279'.
     1/1: $0\builder_rhs_array_muxed10[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4108$1278'.
     1/1: $0\builder_rhs_array_muxed9[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4091$1277'.
     1/1: $0\builder_rhs_array_muxed8[1:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276'.
     1/1: $0\builder_rhs_array_muxed7[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4057$1275'.
     1/1: $0\builder_rhs_array_muxed6[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4040$1274'.
     1/1: $0\builder_t_array_muxed2[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4023$1273'.
     1/1: $0\builder_t_array_muxed1[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4006$1272'.
     1/1: $0\builder_t_array_muxed0[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3989$1271'.
     1/1: $0\builder_rhs_array_muxed5[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3972$1270'.
     1/1: $0\builder_rhs_array_muxed4[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3955$1269'.
     1/1: $0\builder_rhs_array_muxed3[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3938$1268'.
     1/1: $0\builder_rhs_array_muxed2[1:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267'.
     1/1: $0\builder_rhs_array_muxed1[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3904$1266'.
     1/1: $0\builder_rhs_array_muxed0[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3864$1259'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3857$1258'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3839$1257'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3832$1256'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3820$1252'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_rxfull_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_rxfull_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3811$1248'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_txempty_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_txempty_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3802$1244'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_ev_enable0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_ev_enable0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3793$1240'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_ev_pending_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_ev_pending_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3784$1236'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_ev_status_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3775$1232'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_rxempty_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_rxempty_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3766$1228'.
     1/2: $0\builder_csr_bankarray_csrbank5_xover_txfull_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_xover_txfull_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3757$1224'.
     1/2: $0\main_basesoc_xover_rxtx_re[0:0]
     2/2: $0\main_basesoc_xover_rxtx_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3748$1220'.
     1/2: $0\builder_csr_bankarray_csrbank5_rxfull_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_rxfull_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3739$1216'.
     1/2: $0\builder_csr_bankarray_csrbank5_txempty_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_txempty_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3730$1212'.
     1/2: $0\builder_csr_bankarray_csrbank5_ev_enable0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_ev_enable0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3721$1208'.
     1/2: $0\builder_csr_bankarray_csrbank5_ev_pending_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_ev_pending_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3712$1204'.
     1/2: $0\builder_csr_bankarray_csrbank5_ev_status_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_ev_status_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3703$1200'.
     1/2: $0\builder_csr_bankarray_csrbank5_rxempty_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_rxempty_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3694$1196'.
     1/2: $0\builder_csr_bankarray_csrbank5_txfull_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank5_txfull_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3685$1192'.
     1/2: $0\main_basesoc_uartcrossover_rxtx_re[0:0]
     2/2: $0\main_basesoc_uartcrossover_rxtx_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3661$1187'.
     1/2: $0\builder_csr_bankarray_csrbank4_ev_enable0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_ev_enable0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3652$1183'.
     1/2: $0\builder_csr_bankarray_csrbank4_ev_pending_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_ev_pending_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3643$1179'.
     1/2: $0\builder_csr_bankarray_csrbank4_ev_status_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_ev_status_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3634$1175'.
     1/2: $0\builder_csr_bankarray_csrbank4_value_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_value_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3625$1171'.
     1/2: $0\builder_csr_bankarray_csrbank4_update_value0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_update_value0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3616$1167'.
     1/2: $0\builder_csr_bankarray_csrbank4_en0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_en0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3607$1163'.
     1/2: $0\builder_csr_bankarray_csrbank4_reload0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_reload0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3598$1159'.
     1/2: $0\builder_csr_bankarray_csrbank4_load0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank4_load0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3580$1154'.
     1/2: $0\builder_csr_bankarray_csrbank3_bitbang_en0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_bitbang_en0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3571$1150'.
     1/2: $0\builder_csr_bankarray_csrbank3_miso_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_miso_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3562$1146'.
     1/2: $0\builder_csr_bankarray_csrbank3_bitbang0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank3_bitbang0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3541$1141'.
     1/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_rddata_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_rddata_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3532$1137'.
     1/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3523$1133'.
     1/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3514$1129'.
     1/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_address0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_address0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3505$1125'.
     1/2: $0\main_sdram_command_issue_re[0:0]
     2/2: $0\main_sdram_command_issue_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3496$1121'.
     1/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_command0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_dfii_pi0_command0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3487$1117'.
     1/2: $0\builder_csr_bankarray_csrbank2_dfii_control0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank2_dfii_control0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3476$1112'.
     1/2: $0\builder_csr_bankarray_csrbank1_out0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank1_out0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110'.
     1/1: $0\builder_csr_bankarray_sram_bus_dat_r[31:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3455$1108'.
     1/1: $0\main_basesoc_soc_rst[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3447$1104'.
     1/2: $0\builder_csr_bankarray_csrbank0_bus_errors_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_bus_errors_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3438$1100'.
     1/2: $0\builder_csr_bankarray_csrbank0_scratch0_we[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_scratch0_re[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3429$1096'.
     1/2: $0\builder_csr_bankarray_csrbank0_reset0_re[0:0]
     2/2: $0\builder_csr_bankarray_csrbank0_reset0_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083'.
     1/3: $0\builder_shared_dat_r[31:0]
     2/3: $0\builder_shared_ack[0:0]
     3/3: $0\builder_error[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3373$1068'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052'.
     1/9: $0\builder_next_state[1:0]
     2/9: $0\builder_basesoc_we_basesoc_next_value_ce2[0:0]
     3/9: $0\builder_basesoc_we_basesoc_next_value2[0:0]
     4/9: $0\builder_basesoc_adr_basesoc_next_value_ce1[0:0]
     5/9: $0\builder_basesoc_adr_basesoc_next_value1[13:0]
     6/9: $0\builder_basesoc_wishbone_ack[0:0]
     7/9: $0\builder_basesoc_dat_w_basesoc_next_value_ce0[0:0]
     8/9: $0\builder_basesoc_dat_w_basesoc_next_value0[31:0]
     9/9: $0\builder_basesoc_wishbone_dat_r[31:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036'.
     1/7: $0\main_wishbone_bridge_aborted_subfragments_fsm_next_value_ce[0:0]
     2/7: $0\main_wishbone_bridge_aborted_subfragments_fsm_next_value[0:0]
     3/7: $0\builder_fsm_next_state[1:0]
     4/7: $0\main_interface_dat_r[127:0]
     5/7: $0\main_wishbone_bridge_is_ongoing[0:0]
     6/7: $0\main_interface_ack[0:0]
     7/7: $0\main_wishbone_bridge_cmd_valid[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031'.
     1/1: $0\main_wishbone_bridge_wdata_converter_converter_source_payload_data[8:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020'.
     1/7: $0\builder_litedramnativeportconverter_next_state[0:0]
     2/7: $0\main_port_cmd_valid[0:0]
     3/7: $0\main_port_cmd_payload_addr[24:0]
     4/7: $0\main_port_cmd_payload_we[0:0]
     5/7: $0\main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value_ce[0:0]
     6/7: $0\main_wishbone_bridge_cmd_ready[0:0]
     7/7: $0\main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value[3:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3066$1018'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
     1/10: $0\builder_fullmemorywe_next_state[1:0]
     2/10: $0\main_interface_cyc[0:0]
     3/10: $0\main_write_from_slave[0:0]
     4/10: $0\main_word_inc[0:0]
     5/10: $0\main_word_clr[0:0]
     6/10: $0\main_tag_di_dirty[0:0]
     7/10: $0\main_wb_sdram_ack[0:0]
     8/10: $0\main_interface_we[0:0]
     9/10: $0\main_tag_port_we[0:0]
    10/10: $0\main_interface_stb[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011'.
     1/1: $0\main_wb_sdram_dat_r[31:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999'.
     1/2: $0\main_data_port_dat_w[127:0]
     2/2: $0\main_data_port_we[15:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998'.
     1/2: $0\main_sdram_interface_wdata_we[0:0]
     2/2: $0\main_sdram_interface_wdata[7:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
     1/8: $0\builder_multiplexer_next_state[2:0]
     2/8: $0\main_sdram_en1[0:0]
     3/8: $0\main_sdram_steerer_sel[1:0]
     4/8: $0\main_sdram_choose_req_cmd_ready[0:0]
     5/8: $0\main_sdram_cmd_ready[0:0]
     6/8: $0\main_sdram_choose_req_want_writes[0:0]
     7/8: $0\main_sdram_choose_req_want_reads[0:0]
     8/8: $0\main_sdram_en0[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2818$842'.
     1/1: $0\main_sdram_bankmachine3_cmd_ready[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2809$835'.
     1/1: $0\main_sdram_bankmachine2_cmd_ready[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2800$828'.
     1/1: $0\main_sdram_bankmachine1_cmd_ready[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2791$821'.
     1/1: $0\main_sdram_bankmachine0_cmd_ready[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2785$820'.
     1/1: $0\main_sdram_choose_req_cmd_payload_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2779$819'.
     1/1: $0\main_sdram_choose_req_cmd_payload_ras[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2773$818'.
     1/1: $0\main_sdram_choose_req_cmd_payload_cas[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2759$765'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2752$762'.
     1/1: $0\main_sdram_choose_cmd_cmd_payload_we[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2746$761'.
     1/1: $0\main_sdram_choose_cmd_cmd_payload_ras[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2740$760'.
     1/1: $0\main_sdram_choose_cmd_cmd_payload_cas[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2726$707'.
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
     1/14: $0\builder_bankmachine3_next_state[2:0]
     2/14: $0\main_sdram_bankmachine3_cmd_valid[0:0]
     3/14: $0\main_sdram_bankmachine3_refresh_gnt[0:0]
     4/14: $0\main_sdram_bankmachine3_req_rdata_valid[0:0]
     5/14: $0\main_sdram_bankmachine3_req_wdata_ready[0:0]
     6/14: $0\main_sdram_bankmachine3_cmd_payload_is_write[0:0]
     7/14: $0\main_sdram_bankmachine3_cmd_payload_is_read[0:0]
     8/14: $0\main_sdram_bankmachine3_cmd_payload_is_cmd[0:0]
     9/14: $0\main_sdram_bankmachine3_row_col_n_addr_sel[0:0]
    10/14: $0\main_sdram_bankmachine3_cmd_payload_we[0:0]
    11/14: $0\main_sdram_bankmachine3_cmd_payload_ras[0:0]
    12/14: $0\main_sdram_bankmachine3_cmd_payload_cas[0:0]
    13/14: $0\main_sdram_bankmachine3_row_close[0:0]
    14/14: $0\main_sdram_bankmachine3_row_open[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2603$655'.
     1/1: $0\main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2581$651'.
     1/1: $0\main_sdram_bankmachine3_auto_precharge[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642'.
     1/1: $0\main_sdram_bankmachine3_cmd_payload_a[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
     1/14: $0\builder_bankmachine2_next_state[2:0]
     2/14: $0\main_sdram_bankmachine2_cmd_valid[0:0]
     3/14: $0\main_sdram_bankmachine2_refresh_gnt[0:0]
     4/14: $0\main_sdram_bankmachine2_req_rdata_valid[0:0]
     5/14: $0\main_sdram_bankmachine2_req_wdata_ready[0:0]
     6/14: $0\main_sdram_bankmachine2_cmd_payload_is_write[0:0]
     7/14: $0\main_sdram_bankmachine2_cmd_payload_is_read[0:0]
     8/14: $0\main_sdram_bankmachine2_cmd_payload_is_cmd[0:0]
     9/14: $0\main_sdram_bankmachine2_row_col_n_addr_sel[0:0]
    10/14: $0\main_sdram_bankmachine2_cmd_payload_we[0:0]
    11/14: $0\main_sdram_bankmachine2_cmd_payload_ras[0:0]
    12/14: $0\main_sdram_bankmachine2_cmd_payload_cas[0:0]
    13/14: $0\main_sdram_bankmachine2_row_close[0:0]
    14/14: $0\main_sdram_bankmachine2_row_open[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2452$625'.
     1/1: $0\main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2430$621'.
     1/1: $0\main_sdram_bankmachine2_auto_precharge[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612'.
     1/1: $0\main_sdram_bankmachine2_cmd_payload_a[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
     1/14: $0\builder_bankmachine1_next_state[2:0]
     2/14: $0\main_sdram_bankmachine1_cmd_valid[0:0]
     3/14: $0\main_sdram_bankmachine1_refresh_gnt[0:0]
     4/14: $0\main_sdram_bankmachine1_req_rdata_valid[0:0]
     5/14: $0\main_sdram_bankmachine1_req_wdata_ready[0:0]
     6/14: $0\main_sdram_bankmachine1_cmd_payload_is_write[0:0]
     7/14: $0\main_sdram_bankmachine1_cmd_payload_is_read[0:0]
     8/14: $0\main_sdram_bankmachine1_cmd_payload_is_cmd[0:0]
     9/14: $0\main_sdram_bankmachine1_row_col_n_addr_sel[0:0]
    10/14: $0\main_sdram_bankmachine1_cmd_payload_we[0:0]
    11/14: $0\main_sdram_bankmachine1_cmd_payload_ras[0:0]
    12/14: $0\main_sdram_bankmachine1_cmd_payload_cas[0:0]
    13/14: $0\main_sdram_bankmachine1_row_close[0:0]
    14/14: $0\main_sdram_bankmachine1_row_open[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2301$595'.
     1/1: $0\main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2279$591'.
     1/1: $0\main_sdram_bankmachine1_auto_precharge[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582'.
     1/1: $0\main_sdram_bankmachine1_cmd_payload_a[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
     1/14: $0\builder_bankmachine0_next_state[2:0]
     2/14: $0\main_sdram_bankmachine0_cmd_valid[0:0]
     3/14: $0\main_sdram_bankmachine0_refresh_gnt[0:0]
     4/14: $0\main_sdram_bankmachine0_req_rdata_valid[0:0]
     5/14: $0\main_sdram_bankmachine0_req_wdata_ready[0:0]
     6/14: $0\main_sdram_bankmachine0_cmd_payload_is_write[0:0]
     7/14: $0\main_sdram_bankmachine0_cmd_payload_is_read[0:0]
     8/14: $0\main_sdram_bankmachine0_cmd_payload_is_cmd[0:0]
     9/14: $0\main_sdram_bankmachine0_row_col_n_addr_sel[0:0]
    10/14: $0\main_sdram_bankmachine0_cmd_payload_we[0:0]
    11/14: $0\main_sdram_bankmachine0_cmd_payload_ras[0:0]
    12/14: $0\main_sdram_bankmachine0_cmd_payload_cas[0:0]
    13/14: $0\main_sdram_bankmachine0_row_close[0:0]
    14/14: $0\main_sdram_bankmachine0_row_open[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2150$565'.
     1/1: $0\main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr[2:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2128$561'.
     1/1: $0\main_sdram_bankmachine0_auto_precharge[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552'.
     1/1: $0\main_sdram_bankmachine0_cmd_payload_a[12:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548'.
     1/4: $0\builder_refresher_next_state[1:0]
     2/4: $0\main_sdram_cmd_valid[0:0]
     3/4: $0\main_sdram_sequencer_start0[0:0]
     4/4: $0\main_sdram_cmd_last[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2013$535'.
     1/4: $0\main_sdram_inti_p0_ras_n[0:0]
     2/4: $0\main_sdram_inti_p0_cas_n[0:0]
     3/4: $0\main_sdram_inti_p0_we_n[0:0]
     4/4: $0\main_sdram_inti_p0_cs_n[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
     1/18: $0\main_sdram_master_p0_rddata_en[0:0]
     2/18: $0\main_sdram_master_p0_wrdata_mask[0:0]
     3/18: $0\main_sdram_master_p0_wrdata_en[0:0]
     4/18: $0\main_sdram_master_p0_wrdata[7:0]
     5/18: $0\main_sdram_master_p0_act_n[0:0]
     6/18: $0\main_sdram_master_p0_reset_n[0:0]
     7/18: $0\main_sdram_master_p0_odt[0:0]
     8/18: $0\main_sdram_master_p0_cke[0:0]
     9/18: $0\main_sdram_master_p0_we_n[0:0]
    10/18: $0\main_sdram_master_p0_ras_n[0:0]
    11/18: $0\main_sdram_master_p0_cs_n[0:0]
    12/18: $0\main_sdram_master_p0_cas_n[0:0]
    13/18: $0\main_sdram_master_p0_bank[1:0]
    14/18: $0\main_sdram_master_p0_address[12:0]
    15/18: $0\main_sdram_inti_p0_rddata_valid[0:0]
    16/18: $0\main_sdram_inti_p0_rddata[7:0]
    17/18: $0\main_sdram_slave_p0_rddata_valid[0:0]
    18/18: $0\main_sdram_slave_p0_rddata[7:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1914$531'.
     1/1: $0\user_led0[3:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1895$529'.
     1/4: $0\spiflash_mosi[0:0]
     2/4: $0\spiflash_cs_n[0:0]
     3/4: $0\spiflash_clk[0:0]
     4/4: $0\main_miso_status[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
     1/21: $0\main_uart_bridge_rx_source_ready[0:0]
     2/21: $0\builder_uartwishbonebridge_next_state[2:0]
     3/21: $0\main_uart_bridge_address_subfragments_next_value_ce4[0:0]
     4/21: $0\main_uart_bridge_address_subfragments_next_value4[31:0]
     5/21: $0\main_uart_bridge_length_subfragments_next_value_ce3[0:0]
     6/21: $0\main_uart_bridge_length_subfragments_next_value3[7:0]
     7/21: $0\main_uart_bridge_cmd_subfragments_next_value_ce2[0:0]
     8/21: $0\main_uart_bridge_cmd_subfragments_next_value2[7:0]
     9/21: $0\main_uart_bridge_wishbone_we[0:0]
    10/21: $0\main_uart_bridge_words_count_subfragments_next_value_ce1[0:0]
    11/21: $0\main_uart_bridge_words_count_subfragments_next_value1[7:0]
    12/21: $0\main_uart_bridge_wishbone_stb[0:0]
    13/21: $0\main_uart_bridge_wishbone_cyc[0:0]
    14/21: $0\main_uart_bridge_bytes_count_subfragments_next_value_ce0[0:0]
    15/21: $0\main_uart_bridge_bytes_count_subfragments_next_value0[1:0]
    16/21: $0\main_uart_bridge_is_ongoing[0:0]
    17/21: $0\main_uart_bridge_data_subfragments_next_value_ce6[0:0]
    18/21: $0\main_uart_bridge_tx_sink_valid[0:0]
    19/21: $0\main_uart_bridge_data_subfragments_next_value6[31:0]
    20/21: $0\main_uart_bridge_incr_subfragments_next_value_ce5[0:0]
    21/21: $0\main_uart_bridge_incr_subfragments_next_value5[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498'.
     1/8: $0\builder_uartwishbonebridge_rs232phyrx_next_state[0:0]
     2/8: $0\main_uart_bridge_rx_source_payload_data[7:0]
     3/8: $0\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value_ce1[0:0]
     4/8: $0\main_uart_bridge_rx_source_valid[0:0]
     5/8: $0\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1[7:0]
     6/8: $0\main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value_ce0[0:0]
     7/8: $0\main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0[3:0]
     8/8: $0\main_uart_bridge_rx_enable[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495'.
     1/9: $0\builder_uartwishbonebridge_rs232phytx_next_state[0:0]
     2/9: $0\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value_ce2[0:0]
     3/9: $0\main_uart_bridge_tx_sink_ready[0:0]
     4/9: $0\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2[7:0]
     5/9: $0\main_serial_tx_subfragments_rs232phytx_next_value_ce1[0:0]
     6/9: $0\main_serial_tx_subfragments_rs232phytx_next_value1[0:0]
     7/9: $0\main_uart_bridge_tx_count_subfragments_rs232phytx_next_value_ce0[0:0]
     8/9: $0\main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0[3:0]
     9/9: $0\main_uart_bridge_tx_enable[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490'.
     1/1: $0\main_uart_bridge_tx_sink_payload_data[7:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1651$485'.
     1/1: $0\main_basesoc_zero_clear[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1632$477'.
     1/1: $0\main_basesoc_xover_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1608$466'.
     1/1: $0\main_basesoc_xover_rx_clear[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1600$464'.
     1/1: $0\main_basesoc_xover_tx_clear[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1562$451'.
     1/1: $0\main_basesoc_uartcrossover_rx_fifo_wrport_adr[3:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1532$440'.
     1/1: $0\main_basesoc_uartcrossover_tx_fifo_wrport_adr[3:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1509$431'.
     1/1: $0\main_basesoc_uartcrossover_rx_clear[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1501$429'.
     1/1: $0\main_basesoc_uartcrossover_tx_clear[0:0]
Creating decoders for process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1459$410'.

17.4.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\beaglewire.\builder_basesoc_wishbone_err' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1193$2325'.
No latch inferred for signal `\beaglewire.\builder_locked3' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1163$2304'.
No latch inferred for signal `\beaglewire.\builder_locked2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1162$2303'.
No latch inferred for signal `\beaglewire.\builder_locked1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1161$2302'.
No latch inferred for signal `\beaglewire.\builder_locked0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1160$2301'.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_wdata_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1035$2245'.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_wdata_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1034$2244'.
No latch inferred for signal `\beaglewire.\main_wb_sdram_err' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1001$2227'.
No latch inferred for signal `\beaglewire.\main_port_rdata_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:989$2224'.
No latch inferred for signal `\beaglewire.\main_port_rdata_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:988$2223'.
No latch inferred for signal `\beaglewire.\main_sdram_tfawcon_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:960$2211'.
No latch inferred for signal `\beaglewire.\main_sdram_steerer1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:955$2208'.
No latch inferred for signal `\beaglewire.\main_sdram_steerer0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:954$2207'.
No latch inferred for signal `\beaglewire.\main_sdram_nop_ba' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:952$2205'.
No latch inferred for signal `\beaglewire.\main_sdram_nop_a' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:951$2204'.
No latch inferred for signal `\beaglewire.\main_sdram_choose_cmd_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:920$2189'.
No latch inferred for signal `\beaglewire.\main_sdram_choose_cmd_want_activates' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:918$2188'.
No latch inferred for signal `\beaglewire.\main_sdram_choose_cmd_want_cmds' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:917$2187'.
No latch inferred for signal `\beaglewire.\main_sdram_choose_cmd_want_writes' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:916$2186'.
No latch inferred for signal `\beaglewire.\main_sdram_choose_cmd_want_reads' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:915$2185'.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_lookahead_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:868$2165'.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_lookahead_sink_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:852$2163'.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_lookahead_sink_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:851$2162'.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_lookahead_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:784$2129'.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_lookahead_sink_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:768$2127'.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_lookahead_sink_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:767$2126'.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_lookahead_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:700$2093'.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_lookahead_sink_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:684$2091'.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_lookahead_sink_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:683$2090'.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_lookahead_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:616$2057'.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_lookahead_sink_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:600$2055'.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_lookahead_sink_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:599$2054'.
No latch inferred for signal `\beaglewire.\main_sdram_cmd_payload_is_write' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:561$2033'.
No latch inferred for signal `\beaglewire.\main_sdram_cmd_payload_is_read' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:560$2032'.
No latch inferred for signal `\beaglewire.\main_sdram_dfi_p0_act_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:545$2021'.
No latch inferred for signal `\beaglewire.\main_sdram_command_issue_w' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:495$2004'.
No latch inferred for signal `\beaglewire.\main_sdram_inti_p0_act_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:445$1979'.
No latch inferred for signal `\beaglewire.\main_bus_err' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:394$1955'.
No latch inferred for signal `\beaglewire.\main_uart_bridge_wishbone_bte' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:370$1944'.
No latch inferred for signal `\beaglewire.\main_uart_bridge_wishbone_cti' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:369$1943'.
No latch inferred for signal `\beaglewire.\main_basesoc_xover_rx_fifo_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:284$1899'.
No latch inferred for signal `\beaglewire.\main_basesoc_xover_tx_fifo_sink_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:258$1892'.
No latch inferred for signal `\beaglewire.\main_basesoc_xover_tx_fifo_sink_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:257$1891'.
No latch inferred for signal `\beaglewire.\main_basesoc_uartcrossover_rx_fifo_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:185$1868'.
No latch inferred for signal `\beaglewire.\main_basesoc_uartcrossover_tx_fifo_replace' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:148$1862'.
No latch inferred for signal `\beaglewire.\main_basesoc_uartcrossover_tx_fifo_sink_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:132$1859'.
No latch inferred for signal `\beaglewire.\main_basesoc_uartcrossover_tx_fifo_sink_first' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:131$1858'.
No latch inferred for signal `\beaglewire.\main_basesoc_ram_bus_err' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:72$1837'.
No latch inferred for signal `\beaglewire.\main_basesoc_serv_dbus_bte' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:58$1835'.
No latch inferred for signal `\beaglewire.\main_basesoc_serv_dbus_cti' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:57$1834'.
No latch inferred for signal `\beaglewire.\main_basesoc_serv_ibus_bte' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:47$1833'.
No latch inferred for signal `\beaglewire.\main_basesoc_serv_ibus_cti' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:46$1832'.
No latch inferred for signal `\beaglewire.\main_basesoc_serv_ibus_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:45$1831'.
No latch inferred for signal `\beaglewire.\main_basesoc_serv_ibus_dat_w' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:39$1830'.
No latch inferred for signal `\beaglewire.\builder_array_muxed6' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4520$1386'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed6` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4520$1386`.
No latch inferred for signal `\beaglewire.\builder_array_muxed5' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4503$1379'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed5` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4503$1379`.
No latch inferred for signal `\beaglewire.\builder_array_muxed4' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4486$1372'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed4` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4486$1372`.
No latch inferred for signal `\beaglewire.\builder_array_muxed3' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4469$1365'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed3` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4469$1365`.
No latch inferred for signal `\beaglewire.\builder_array_muxed2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4452$1358'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed2` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4452$1358`.
No latch inferred for signal `\beaglewire.\builder_array_muxed1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed1 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357`.
No latch inferred for signal `\beaglewire.\builder_array_muxed0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4418$1356'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed0 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4418$1356`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_array_muxed0 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4418$1356`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed31' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4404$1355'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed31 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4404$1355`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed31 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4404$1355`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed30' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4390$1354'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed30 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4390$1354`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed30 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4390$1354`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed30 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4390$1354`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed29' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4376$1353'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed29` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4376$1353`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed28' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4362$1352'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed28` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4362$1352`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed27' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4348$1351'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed27` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4348$1351`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed26' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4334$1350'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed26 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4334$1350`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed26 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4334$1350`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed26 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4334$1350`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed26 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4334$1350`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed25' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed25 [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed24' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed24 [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed23' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4298$1334'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed23` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4298$1334`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed22' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4290$1333'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed22` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4290$1333`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed21' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed21 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed20' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4274$1318'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed20` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4274$1318`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed19' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4266$1317'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed19` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4266$1317`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed18' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed18 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed17' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4250$1302'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed17` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4250$1302`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed16' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4242$1301'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed16` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4242$1301`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed15' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed15 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed14' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4226$1286'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed14` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4226$1286`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed13' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4218$1285'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed13` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4218$1285`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed12' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed12 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284`.
No latch inferred for signal `\beaglewire.\builder_t_array_muxed5' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4193$1283'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_t_array_muxed5` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4193$1283`.
No latch inferred for signal `\beaglewire.\builder_t_array_muxed4' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4176$1282'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_t_array_muxed4` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4176$1282`.
No latch inferred for signal `\beaglewire.\builder_t_array_muxed3' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4159$1281'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_t_array_muxed3` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4159$1281`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed11' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4142$1280'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed11` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4142$1280`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed10' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4125$1279'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed10` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4125$1279`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed9' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4108$1278'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed9` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4108$1278`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed8' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4091$1277'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed8 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4091$1277`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed8 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4091$1277`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed7' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed7 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed6' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4057$1275'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed6` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4057$1275`.
No latch inferred for signal `\beaglewire.\builder_t_array_muxed2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4040$1274'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_t_array_muxed2` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4040$1274`.
No latch inferred for signal `\beaglewire.\builder_t_array_muxed1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4023$1273'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_t_array_muxed1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4023$1273`.
No latch inferred for signal `\beaglewire.\builder_t_array_muxed0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4006$1272'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_t_array_muxed0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4006$1272`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed5' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3989$1271'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed5` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3989$1271`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed4' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3972$1270'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed4` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3972$1270`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed3' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3955$1269'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed3` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3955$1269`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3938$1268'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed2 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3938$1268`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed2 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3938$1268`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed1 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267`.
No latch inferred for signal `\beaglewire.\builder_rhs_array_muxed0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3904$1266'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_rhs_array_muxed0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3904$1266`.
No latch inferred for signal `\beaglewire.\main_basesoc_xover_pending_status' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3864$1259'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_xover_pending_status [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3864$1259`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_xover_pending_status [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3864$1259`.
No latch inferred for signal `\beaglewire.\main_basesoc_xover_status_status' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3857$1258'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_xover_status_status [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3857$1258`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_xover_status_status [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3857$1258`.
No latch inferred for signal `\beaglewire.\main_basesoc_uartcrossover_pending_status' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3839$1257'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_pending_status [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3839$1257`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_pending_status [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3839$1257`.
No latch inferred for signal `\beaglewire.\main_basesoc_uartcrossover_status_status' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3832$1256'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_status_status [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3832$1256`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_status_status [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3832$1256`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_rxfull_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3820$1252'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_rxfull_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3820$1252`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_rxfull_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3820$1252'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_rxfull_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3820$1252`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_txempty_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3811$1248'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_txempty_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3811$1248`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_txempty_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3811$1248'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_txempty_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3811$1248`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_ev_enable0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3802$1244'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_ev_enable0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3802$1244`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_ev_enable0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3802$1244'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_ev_enable0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3802$1244`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_ev_pending_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3793$1240'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_ev_pending_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3793$1240`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_ev_pending_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3793$1240'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_ev_pending_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3793$1240`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_ev_status_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3784$1236'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_ev_status_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3784$1236`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_ev_status_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3784$1236'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_ev_status_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3784$1236`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_rxempty_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3775$1232'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_rxempty_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3775$1232`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_rxempty_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3775$1232'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_rxempty_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3775$1232`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_txfull_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3766$1228'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_txfull_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3766$1228`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_txfull_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3766$1228'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_xover_txfull_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3766$1228`.
No latch inferred for signal `\beaglewire.\main_basesoc_xover_rxtx_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3757$1224'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_xover_rxtx_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3757$1224`.
No latch inferred for signal `\beaglewire.\main_basesoc_xover_rxtx_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3757$1224'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_xover_rxtx_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3757$1224`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_rxfull_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3748$1220'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_rxfull_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3748$1220`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_rxfull_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3748$1220'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_rxfull_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3748$1220`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_txempty_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3739$1216'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_txempty_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3739$1216`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_txempty_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3739$1216'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_txempty_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3739$1216`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_ev_enable0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3730$1212'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_ev_enable0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3730$1212`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_ev_enable0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3730$1212'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_ev_enable0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3730$1212`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_ev_pending_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3721$1208'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_ev_pending_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3721$1208`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_ev_pending_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3721$1208'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_ev_pending_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3721$1208`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_ev_status_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3712$1204'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_ev_status_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3712$1204`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_ev_status_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3712$1204'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_ev_status_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3712$1204`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_rxempty_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3703$1200'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_rxempty_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3703$1200`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_rxempty_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3703$1200'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_rxempty_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3703$1200`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_txfull_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3694$1196'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_txfull_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3694$1196`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank5_txfull_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3694$1196'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank5_txfull_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3694$1196`.
No latch inferred for signal `\beaglewire.\main_basesoc_uartcrossover_rxtx_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3685$1192'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_rxtx_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3685$1192`.
No latch inferred for signal `\beaglewire.\main_basesoc_uartcrossover_rxtx_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3685$1192'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_rxtx_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3685$1192`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_ev_enable0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3661$1187'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_ev_enable0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3661$1187`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_ev_enable0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3661$1187'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_ev_enable0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3661$1187`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_ev_pending_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3652$1183'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_ev_pending_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3652$1183`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_ev_pending_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3652$1183'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_ev_pending_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3652$1183`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_ev_status_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3643$1179'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_ev_status_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3643$1179`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_ev_status_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3643$1179'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_ev_status_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3643$1179`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_value_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3634$1175'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_value_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3634$1175`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_value_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3634$1175'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_value_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3634$1175`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_update_value0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3625$1171'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_update_value0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3625$1171`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_update_value0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3625$1171'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_update_value0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3625$1171`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_en0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3616$1167'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_en0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3616$1167`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_en0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3616$1167'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_en0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3616$1167`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_reload0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3607$1163'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_reload0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3607$1163`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_reload0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3607$1163'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_reload0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3607$1163`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_load0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3598$1159'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_load0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3598$1159`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank4_load0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3598$1159'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank4_load0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3598$1159`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank3_bitbang_en0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3580$1154'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank3_bitbang_en0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3580$1154`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank3_bitbang_en0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3580$1154'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank3_bitbang_en0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3580$1154`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank3_miso_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3571$1150'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank3_miso_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3571$1150`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank3_miso_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3571$1150'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank3_miso_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3571$1150`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank3_bitbang0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3562$1146'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank3_bitbang0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3562$1146`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank3_bitbang0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3562$1146'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank3_bitbang0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3562$1146`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_rddata_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3541$1141'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_rddata_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3541$1141`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_rddata_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3541$1141'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_rddata_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3541$1141`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3532$1137'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3532$1137`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3532$1137'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_wrdata0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3532$1137`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3523$1133'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3523$1133`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3523$1133'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_baddress0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3523$1133`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_address0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3514$1129'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_address0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3514$1129`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_address0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3514$1129'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_address0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3514$1129`.
No latch inferred for signal `\beaglewire.\main_sdram_command_issue_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3505$1125'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_command_issue_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3505$1125`.
No latch inferred for signal `\beaglewire.\main_sdram_command_issue_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3505$1125'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_command_issue_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3505$1125`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_command0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3496$1121'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_command0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3496$1121`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_command0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3496$1121'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_pi0_command0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3496$1121`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_control0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3487$1117'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_control0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3487$1117`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_control0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3487$1117'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank2_dfii_control0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3487$1117`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank1_out0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3476$1112'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank1_out0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3476$1112`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank1_out0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3476$1112'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank1_out0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3476$1112`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_sram_bus_dat_r [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110`.
No latch inferred for signal `\beaglewire.\main_basesoc_soc_rst' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3455$1108'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_soc_rst` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3455$1108`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank0_bus_errors_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3447$1104'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank0_bus_errors_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3447$1104`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank0_bus_errors_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3447$1104'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank0_bus_errors_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3447$1104`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank0_scratch0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3438$1100'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank0_scratch0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3438$1100`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank0_scratch0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3438$1100'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank0_scratch0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3438$1100`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank0_reset0_re' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3429$1096'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank0_reset0_re` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3429$1096`.
No latch inferred for signal `\beaglewire.\builder_csr_bankarray_csrbank0_reset0_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3429$1096'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_csr_bankarray_csrbank0_reset0_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3429$1096`.
No latch inferred for signal `\beaglewire.\builder_shared_dat_r' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_dat_r [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
No latch inferred for signal `\beaglewire.\builder_shared_ack' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_shared_ack` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
No latch inferred for signal `\beaglewire.\builder_error' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_error` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083`.
No latch inferred for signal `\beaglewire.\builder_slave_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3373$1068'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_slave_sel [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3373$1068`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_slave_sel [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3373$1068`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_slave_sel [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3373$1068`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_slave_sel [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3373$1068`.
No latch inferred for signal `\beaglewire.\builder_basesoc_wishbone_dat_r' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_dat_r [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
No latch inferred for signal `\beaglewire.\builder_basesoc_wishbone_ack' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_wishbone_ack` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
No latch inferred for signal `\beaglewire.\builder_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
No latch inferred for signal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value0 [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
No latch inferred for signal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value_ce0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_dat_w_basesoc_next_value_ce0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
No latch inferred for signal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value1 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
No latch inferred for signal `\beaglewire.\builder_basesoc_adr_basesoc_next_value_ce1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_adr_basesoc_next_value_ce1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
No latch inferred for signal `\beaglewire.\builder_basesoc_we_basesoc_next_value2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_we_basesoc_next_value2` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
No latch inferred for signal `\beaglewire.\builder_basesoc_we_basesoc_next_value_ce2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_basesoc_we_basesoc_next_value_ce2` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052`.
No latch inferred for signal `\beaglewire.\main_interface_dat_r' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [32]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [33]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [34]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [35]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [36]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [37]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [38]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [39]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [40]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [41]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [42]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [43]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [44]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [45]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [46]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [47]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [48]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [49]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [50]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [51]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [52]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [53]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [54]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [55]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [56]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [57]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [58]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [59]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [60]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [61]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [62]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [63]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [64]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [65]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [66]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [67]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [68]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [69]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [70]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [71]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [72]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [73]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [74]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [75]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [76]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [77]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [78]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [79]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [80]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [81]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [82]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [83]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [84]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [85]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [86]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [87]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [88]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [89]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [90]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [91]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [92]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [93]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [94]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [95]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [96]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [97]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [98]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [99]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [100]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [101]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [102]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [103]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [104]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [105]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [106]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [107]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [108]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [109]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [110]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [111]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [112]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [113]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [114]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [115]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [116]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [117]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [118]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [119]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [120]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [121]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [122]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [123]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [124]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [125]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [126]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_dat_r [127]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
No latch inferred for signal `\beaglewire.\main_interface_ack' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_ack` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_is_ongoing' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_is_ongoing` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
No latch inferred for signal `\beaglewire.\builder_fsm_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_fsm_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_fsm_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_aborted_subfragments_fsm_next_value' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_aborted_subfragments_fsm_next_value` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_aborted_subfragments_fsm_next_value_ce' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_aborted_subfragments_fsm_next_value_ce` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036`.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [32]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [33]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [34]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [35]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [36]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [37]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [38]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [39]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [40]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [41]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [42]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [43]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [44]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [45]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [46]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [47]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [48]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [49]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [50]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [51]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [52]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [53]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [54]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [55]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [56]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [57]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [58]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [59]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [60]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [61]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [62]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [63]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [64]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [65]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [66]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [67]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [68]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [69]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [70]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [71]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [72]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [73]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [74]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [75]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [76]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [77]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [78]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [79]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [80]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [81]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [82]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [83]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [84]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [85]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [86]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [87]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [88]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [89]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [90]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [91]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [92]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [93]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [94]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [95]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [96]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [97]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [98]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [99]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [100]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [101]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [102]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [103]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [104]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [105]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [106]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [107]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [108]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [109]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [110]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [111]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [112]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [113]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [114]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [115]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [116]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [117]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [118]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [119]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [120]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [121]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [122]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [123]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [124]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [125]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [126]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_rdata_converter_source_payload_data [127]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032`.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_source_payload_data' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_source_payload_data [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031`.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [32]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [33]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [34]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [35]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [36]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [37]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [38]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [39]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [40]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [41]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [42]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [43]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [44]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [45]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [46]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [47]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [48]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [49]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [50]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [51]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [52]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [53]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [54]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [55]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [56]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [57]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [58]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [59]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [60]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [61]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [62]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [63]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [64]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [65]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [66]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [67]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [68]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [69]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [70]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [71]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [72]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [73]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [74]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [75]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [76]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [77]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [78]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [79]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [80]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [81]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [82]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [83]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [84]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [85]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [86]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [87]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [88]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [89]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [90]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [91]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [92]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [93]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [94]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [95]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [96]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [97]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [98]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [99]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [100]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [101]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [102]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [103]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [104]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [105]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [106]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [107]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [108]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [109]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [110]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [111]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [112]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [113]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [114]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [115]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [116]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [117]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [118]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [119]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [120]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [121]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [122]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [123]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [124]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [125]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [126]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [127]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [128]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [129]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [130]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [131]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [132]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [133]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [134]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [135]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [136]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [137]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [138]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [139]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [140]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [141]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [142]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_sink_payload_data [143]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025`.
No latch inferred for signal `\beaglewire.\main_port_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
No latch inferred for signal `\beaglewire.\main_port_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
No latch inferred for signal `\beaglewire.\main_port_cmd_payload_addr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_port_cmd_payload_addr [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
No latch inferred for signal `\beaglewire.\builder_litedramnativeportconverter_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_litedramnativeportconverter_next_state` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value_ce' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value_ce` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020`.
No latch inferred for signal `\beaglewire.\main_wishbone_bridge_wdata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3066$1018'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wishbone_bridge_wdata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3066$1018`.
No latch inferred for signal `\beaglewire.\main_wb_sdram_ack' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_ack` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012`.
No latch inferred for signal `\beaglewire.\main_interface_cyc' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_cyc` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012`.
No latch inferred for signal `\beaglewire.\main_interface_stb' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_stb` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012`.
No latch inferred for signal `\beaglewire.\main_interface_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_interface_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012`.
No latch inferred for signal `\beaglewire.\main_write_from_slave' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_write_from_slave` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012`.
No latch inferred for signal `\beaglewire.\main_tag_port_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_tag_port_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012`.
No latch inferred for signal `\beaglewire.\main_tag_di_dirty' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_tag_di_dirty` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012`.
No latch inferred for signal `\beaglewire.\main_word_clr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_word_clr` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012`.
No latch inferred for signal `\beaglewire.\main_word_inc' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_word_inc` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012`.
No latch inferred for signal `\beaglewire.\builder_fullmemorywe_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_fullmemorywe_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_fullmemorywe_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012`.
No latch inferred for signal `\beaglewire.\main_wb_sdram_dat_r' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_wb_sdram_dat_r [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011`.
No latch inferred for signal `\beaglewire.\main_data_port_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_we [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
No latch inferred for signal `\beaglewire.\main_data_port_dat_w' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [32]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [33]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [34]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [35]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [36]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [37]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [38]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [39]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [40]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [41]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [42]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [43]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [44]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [45]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [46]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [47]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [48]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [49]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [50]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [51]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [52]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [53]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [54]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [55]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [56]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [57]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [58]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [59]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [60]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [61]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [62]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [63]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [64]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [65]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [66]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [67]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [68]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [69]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [70]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [71]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [72]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [73]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [74]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [75]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [76]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [77]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [78]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [79]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [80]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [81]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [82]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [83]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [84]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [85]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [86]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [87]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [88]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [89]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [90]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [91]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [92]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [93]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [94]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [95]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [96]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [97]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [98]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [99]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [100]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [101]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [102]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [103]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [104]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [105]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [106]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [107]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [108]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [109]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [110]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [111]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [112]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [113]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [114]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [115]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [116]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [117]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [118]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [119]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [120]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [121]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [122]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [123]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [124]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [125]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [126]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_data_port_dat_w [127]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999`.
No latch inferred for signal `\beaglewire.\main_sdram_interface_wdata' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_interface_wdata [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_interface_wdata [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_interface_wdata [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_interface_wdata [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_interface_wdata [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_interface_wdata [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_interface_wdata [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_interface_wdata [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998`.
No latch inferred for signal `\beaglewire.\main_sdram_interface_wdata_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_interface_wdata_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998`.
No latch inferred for signal `\beaglewire.\main_sdram_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851`.
No latch inferred for signal `\beaglewire.\main_sdram_choose_req_want_reads' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_req_want_reads` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851`.
No latch inferred for signal `\beaglewire.\main_sdram_choose_req_want_writes' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_req_want_writes` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851`.
No latch inferred for signal `\beaglewire.\main_sdram_choose_req_want_activates' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_req_want_activates` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851`.
No latch inferred for signal `\beaglewire.\main_sdram_choose_req_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_req_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851`.
No latch inferred for signal `\beaglewire.\main_sdram_steerer_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_steerer_sel [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_steerer_sel [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851`.
No latch inferred for signal `\beaglewire.\main_sdram_en0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_en0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851`.
No latch inferred for signal `\beaglewire.\main_sdram_en1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_en1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851`.
No latch inferred for signal `\beaglewire.\builder_multiplexer_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_multiplexer_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_multiplexer_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_multiplexer_next_state [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2818$842'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2818$842`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2809$835'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2809$835`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2800$828'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2800$828`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2791$821'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2791$821`.
No latch inferred for signal `\beaglewire.\main_sdram_choose_req_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2785$820'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_req_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2785$820`.
No latch inferred for signal `\beaglewire.\main_sdram_choose_req_cmd_payload_ras' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2779$819'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_req_cmd_payload_ras` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2779$819`.
No latch inferred for signal `\beaglewire.\main_sdram_choose_req_cmd_payload_cas' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2773$818'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_req_cmd_payload_cas` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2773$818`.
No latch inferred for signal `\beaglewire.\main_sdram_choose_req_valids' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2759$765'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_req_valids [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2759$765`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_req_valids [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2759$765`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_req_valids [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2759$765`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_req_valids [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2759$765`.
No latch inferred for signal `\beaglewire.\main_sdram_choose_cmd_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2752$762'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_cmd_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2752$762`.
No latch inferred for signal `\beaglewire.\main_sdram_choose_cmd_cmd_payload_ras' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2746$761'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_cmd_cmd_payload_ras` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2746$761`.
No latch inferred for signal `\beaglewire.\main_sdram_choose_cmd_cmd_payload_cas' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2740$760'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_cmd_cmd_payload_cas` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2740$760`.
No latch inferred for signal `\beaglewire.\main_sdram_choose_cmd_valids' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2726$707'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_cmd_valids [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2726$707`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_cmd_valids [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2726$707`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_cmd_valids [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2726$707`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_choose_cmd_valids [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2726$707`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_req_wdata_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_req_wdata_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_req_rdata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_req_rdata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_refresh_gnt' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_refresh_gnt` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_cas' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_cas` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_ras' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_ras` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_is_cmd' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_is_cmd` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_is_read' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_is_read` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_is_write' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_is_write` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_row_open' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_row_open` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_row_close' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_row_close` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_row_col_n_addr_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_row_col_n_addr_sel` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\builder_bankmachine3_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_bankmachine3_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_bankmachine3_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_bankmachine3_next_state [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2603$655'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2603$655`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2603$655`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2603$655`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_auto_precharge' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2581$651'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_auto_precharge` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2581$651`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine3_cmd_payload_a [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_req_wdata_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_req_wdata_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_req_rdata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_req_rdata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_refresh_gnt' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_refresh_gnt` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_cas' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_cas` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_ras' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_ras` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_is_cmd' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_is_cmd` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_is_read' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_is_read` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_is_write' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_is_write` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_row_open' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_row_open` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_row_close' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_row_close` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_row_col_n_addr_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_row_col_n_addr_sel` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\builder_bankmachine2_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_bankmachine2_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_bankmachine2_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_bankmachine2_next_state [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2452$625'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2452$625`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2452$625`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2452$625`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_auto_precharge' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2430$621'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_auto_precharge` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2430$621`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine2_cmd_payload_a [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_req_wdata_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_req_wdata_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_req_rdata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_req_rdata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_refresh_gnt' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_refresh_gnt` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_cas' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_cas` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_ras' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_ras` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_is_cmd' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_is_cmd` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_is_read' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_is_read` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_is_write' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_is_write` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_row_open' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_row_open` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_row_close' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_row_close` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_row_col_n_addr_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_row_col_n_addr_sel` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\builder_bankmachine1_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_bankmachine1_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_bankmachine1_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_bankmachine1_next_state [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2301$595'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2301$595`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2301$595`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2301$595`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_auto_precharge' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2279$591'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_auto_precharge` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2279$591`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine1_cmd_payload_a [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_req_wdata_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_req_wdata_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_req_rdata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_req_rdata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_refresh_gnt' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_refresh_gnt` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_cas' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_cas` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_ras' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_ras` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_is_cmd' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_is_cmd` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_is_read' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_is_read` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_is_write' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_is_write` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_row_open' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_row_open` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_row_close' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_row_close` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_row_col_n_addr_sel' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_row_col_n_addr_sel` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\builder_bankmachine0_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_bankmachine0_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_bankmachine0_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_bankmachine0_next_state [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2150$565'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2150$565`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2150$565`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2150$565`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_auto_precharge' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2128$561'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_auto_precharge` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2128$561`.
No latch inferred for signal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_bankmachine0_cmd_payload_a [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552`.
No latch inferred for signal `\beaglewire.\main_sdram_cmd_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_cmd_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548`.
No latch inferred for signal `\beaglewire.\main_sdram_cmd_last' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_cmd_last` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548`.
No latch inferred for signal `\beaglewire.\main_sdram_sequencer_start0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_sequencer_start0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548`.
No latch inferred for signal `\beaglewire.\builder_refresher_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_refresher_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_refresher_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548`.
No latch inferred for signal `\beaglewire.\main_sdram_inti_p0_cas_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2013$535'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_cas_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2013$535`.
No latch inferred for signal `\beaglewire.\main_sdram_inti_p0_cs_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2013$535'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_cs_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2013$535`.
No latch inferred for signal `\beaglewire.\main_sdram_inti_p0_ras_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2013$535'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_ras_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2013$535`.
No latch inferred for signal `\beaglewire.\main_sdram_inti_p0_we_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2013$535'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_we_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2013$535`.
No latch inferred for signal `\beaglewire.\main_sdram_inti_p0_rddata' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_rddata [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_rddata [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_rddata [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_rddata [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_rddata [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_rddata [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_rddata [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_rddata [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_inti_p0_rddata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_inti_p0_rddata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_slave_p0_rddata' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_slave_p0_rddata [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_slave_p0_rddata [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_slave_p0_rddata [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_slave_p0_rddata [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_slave_p0_rddata [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_slave_p0_rddata [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_slave_p0_rddata [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_slave_p0_rddata [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_slave_p0_rddata_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_slave_p0_rddata_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_address' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_address [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_bank' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_bank [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_bank [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_cas_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\main_sdram_master_p0_cas_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_cs_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\main_sdram_master_p0_cs_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_ras_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\main_sdram_master_p0_ras_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_we_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\main_sdram_master_p0_we_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_cke' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_cke` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_odt' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_odt` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_reset_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_reset_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_act_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'1 for non-memory siginal `\beaglewire.\main_sdram_master_p0_act_n` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_wrdata' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_wrdata [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_wrdata [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_wrdata [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_wrdata [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_wrdata [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_wrdata [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_wrdata [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_wrdata [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_wrdata_en' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_wrdata_en` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_wrdata_mask' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_wrdata_mask` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\main_sdram_master_p0_rddata_en' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_sdram_master_p0_rddata_en` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534`.
No latch inferred for signal `\beaglewire.\user_led0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1914$531'.
No latch inferred for signal `\beaglewire.\spiflash_cs_n' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1895$529'.
No latch inferred for signal `\beaglewire.\spiflash_clk' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1895$529'.
No latch inferred for signal `\beaglewire.\spiflash_mosi' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1895$529'.
No latch inferred for signal `\beaglewire.\main_miso_status' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1895$529'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_miso_status` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1895$529`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_tx_sink_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_sink_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_rx_source_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_source_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_wishbone_cyc' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_wishbone_cyc` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_wishbone_stb' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_wishbone_stb` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_wishbone_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_wishbone_we` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_is_ongoing' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_is_ongoing` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\builder_uartwishbonebridge_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_uartwishbonebridge_next_state [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_uartwishbonebridge_next_state [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_uartwishbonebridge_next_state [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_bytes_count_subfragments_next_value0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_bytes_count_subfragments_next_value0 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_bytes_count_subfragments_next_value0 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_bytes_count_subfragments_next_value_ce0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_bytes_count_subfragments_next_value_ce0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_words_count_subfragments_next_value1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_words_count_subfragments_next_value1 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_words_count_subfragments_next_value1 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_words_count_subfragments_next_value1 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_words_count_subfragments_next_value1 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_words_count_subfragments_next_value1 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_words_count_subfragments_next_value1 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_words_count_subfragments_next_value1 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_words_count_subfragments_next_value1 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_words_count_subfragments_next_value_ce1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_words_count_subfragments_next_value_ce1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_cmd_subfragments_next_value2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_cmd_subfragments_next_value2 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_cmd_subfragments_next_value2 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_cmd_subfragments_next_value2 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_cmd_subfragments_next_value2 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_cmd_subfragments_next_value2 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_cmd_subfragments_next_value2 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_cmd_subfragments_next_value2 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_cmd_subfragments_next_value2 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_cmd_subfragments_next_value_ce2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_cmd_subfragments_next_value_ce2` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_length_subfragments_next_value3' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_length_subfragments_next_value3 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_length_subfragments_next_value3 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_length_subfragments_next_value3 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_length_subfragments_next_value3 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_length_subfragments_next_value3 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_length_subfragments_next_value3 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_length_subfragments_next_value3 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_length_subfragments_next_value3 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_length_subfragments_next_value_ce3' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_length_subfragments_next_value_ce3` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value4 [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_address_subfragments_next_value_ce4' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_address_subfragments_next_value_ce4` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_incr_subfragments_next_value5' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_incr_subfragments_next_value5` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_incr_subfragments_next_value_ce5' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_incr_subfragments_next_value_ce5` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [8]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [9]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [10]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [11]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [12]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [13]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [14]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [15]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [16]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [17]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [18]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [19]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [20]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [21]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [22]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [23]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [24]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [25]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [26]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [27]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [28]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [29]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [30]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value6 [31]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_data_subfragments_next_value_ce6' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_data_subfragments_next_value_ce6` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_rx_source_valid' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_source_valid` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_rx_source_payload_data' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_source_payload_data [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_source_payload_data [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_source_payload_data [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_source_payload_data [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_source_payload_data [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_source_payload_data [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_source_payload_data [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_source_payload_data [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_rx_enable' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_enable` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
No latch inferred for signal `\beaglewire.\builder_uartwishbonebridge_rs232phyrx_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_uartwishbonebridge_rs232phyrx_next_state` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value_ce0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value_ce0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value_ce1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value_ce1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_tx_sink_ready' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_sink_ready` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_tx_enable' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_enable` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
No latch inferred for signal `\beaglewire.\builder_uartwishbonebridge_rs232phytx_next_state' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\builder_uartwishbonebridge_rs232phytx_next_state` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_tx_count_subfragments_rs232phytx_next_value_ce0' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_count_subfragments_rs232phytx_next_value_ce0` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
No latch inferred for signal `\beaglewire.\main_serial_tx_subfragments_rs232phytx_next_value1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_serial_tx_subfragments_rs232phytx_next_value1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
No latch inferred for signal `\beaglewire.\main_serial_tx_subfragments_rs232phytx_next_value_ce1' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_serial_tx_subfragments_rs232phytx_next_value_ce1` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2 [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value_ce2' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_data_subfragments_rs232phytx_next_value_ce2` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495`.
No latch inferred for signal `\beaglewire.\main_uart_bridge_tx_sink_payload_data' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_sink_payload_data [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_sink_payload_data [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_sink_payload_data [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_sink_payload_data [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_sink_payload_data [4]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_sink_payload_data [5]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_sink_payload_data [6]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_uart_bridge_tx_sink_payload_data [7]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490`.
No latch inferred for signal `\beaglewire.\main_basesoc_zero_clear' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1651$485'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_zero_clear` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1651$485`.
No latch inferred for signal `\beaglewire.\main_basesoc_xover_rx_fifo_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1632$477'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_xover_rx_fifo_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1632$477`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_xover_rx_fifo_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1632$477`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_xover_rx_fifo_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1632$477`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_xover_rx_fifo_wrport_adr [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1632$477`.
No latch inferred for signal `\beaglewire.\main_basesoc_xover_rx_clear' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1608$466'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_xover_rx_clear` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1608$466`.
No latch inferred for signal `\beaglewire.\main_basesoc_xover_tx_clear' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1600$464'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_xover_tx_clear` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1600$464`.
No latch inferred for signal `\beaglewire.\main_basesoc_uartcrossover_rx_fifo_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1562$451'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_rx_fifo_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1562$451`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_rx_fifo_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1562$451`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_rx_fifo_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1562$451`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_rx_fifo_wrport_adr [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1562$451`.
No latch inferred for signal `\beaglewire.\main_basesoc_uartcrossover_tx_fifo_wrport_adr' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1532$440'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_tx_fifo_wrport_adr [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1532$440`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_tx_fifo_wrport_adr [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1532$440`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_tx_fifo_wrport_adr [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1532$440`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_tx_fifo_wrport_adr [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1532$440`.
No latch inferred for signal `\beaglewire.\main_basesoc_uartcrossover_rx_clear' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1509$431'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_rx_clear` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1509$431`.
No latch inferred for signal `\beaglewire.\main_basesoc_uartcrossover_tx_clear' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1501$429'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_uartcrossover_tx_clear` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1501$429`.
No latch inferred for signal `\beaglewire.\main_basesoc_we' from process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1459$410'.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_we [0]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1459$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_we [1]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1459$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_we [2]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1459$410`.
Removing init bit 1'0 for non-memory siginal `\beaglewire.\main_basesoc_we [3]` in process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1459$410`.

17.4.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\SB_DFFNES.\Q' using process `\SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330$241'.
  created $adff cell `$procdff$6676' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESS.\Q' using process `\SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274$234'.
  created $dff cell `$procdff$6677' with negative edge clock.
Creating register for signal `\SB_DFFNER.\Q' using process `\SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199$230'.
  created $adff cell `$procdff$6678' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNESR.\Q' using process `\SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143$223'.
  created $dff cell `$procdff$6679' with negative edge clock.
Creating register for signal `\SB_DFFNS.\Q' using process `\SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074$220'.
  created $adff cell `$procdff$6680' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSS.\Q' using process `\SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026$217'.
  created $dff cell `$procdff$6681' with negative edge clock.
Creating register for signal `\SB_DFFNR.\Q' using process `\SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957$214'.
  created $adff cell `$procdff$6682' with negative edge clock and positive level reset.
Creating register for signal `\SB_DFFNSR.\Q' using process `\SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909$211'.
  created $dff cell `$procdff$6683' with negative edge clock.
Creating register for signal `\SB_DFFNE.\Q' using process `\SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866$209'.
  created $dff cell `$procdff$6684' with negative edge clock.
Creating register for signal `\SB_DFFN.\Q' using process `\SB_DFFN.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:830$207'.
  created $dff cell `$procdff$6685' with negative edge clock.
Creating register for signal `\SB_DFFES.\Q' using process `\SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753$203'.
  created $adff cell `$procdff$6686' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESS.\Q' using process `\SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697$196'.
  created $dff cell `$procdff$6687' with positive edge clock.
Creating register for signal `\SB_DFFER.\Q' using process `\SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622$192'.
  created $adff cell `$procdff$6688' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFESR.\Q' using process `\SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566$185'.
  created $dff cell `$procdff$6689' with positive edge clock.
Creating register for signal `\SB_DFFS.\Q' using process `\SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497$182'.
  created $adff cell `$procdff$6690' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSS.\Q' using process `\SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449$179'.
  created $dff cell `$procdff$6691' with positive edge clock.
Creating register for signal `\SB_DFFR.\Q' using process `\SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380$176'.
  created $adff cell `$procdff$6692' with positive edge clock and positive level reset.
Creating register for signal `\SB_DFFSR.\Q' using process `\SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332$173'.
  created $dff cell `$procdff$6693' with positive edge clock.
Creating register for signal `\SB_DFFE.\Q' using process `\SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289$171'.
  created $dff cell `$procdff$6694' with positive edge clock.
Creating register for signal `\SB_DFF.\Q' using process `\SB_DFF.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:253$169'.
  created $dff cell `$procdff$6695' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\misalign_trap_sync' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:180$2885'.
  created $dff cell `$procdff$6696' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\o_cnt_done' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2862'.
  created $dff cell `$procdff$6697' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\o_ctrl_jump' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2862'.
  created $dff cell `$procdff$6698' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\stage_two_req' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2862'.
  created $dff cell `$procdff$6699' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\init_done' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2862'.
  created $dff cell `$procdff$6700' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\o_cnt' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2862'.
  created $dff cell `$procdff$6701' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\o_cnt_r' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2862'.
  created $dff cell `$procdff$6702' with positive edge clock.
Creating register for signal `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.\ibus_cyc' using process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2862'.
  created $dff cell `$procdff$6703' with positive edge clock.
Creating register for signal `\serv_decode.\opcode' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2796'.
  created $dff cell `$procdff$6704' with positive edge clock.
Creating register for signal `\serv_decode.\funct3' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2796'.
  created $dff cell `$procdff$6705' with positive edge clock.
Creating register for signal `\serv_decode.\op20' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2796'.
  created $dff cell `$procdff$6706' with positive edge clock.
Creating register for signal `\serv_decode.\op21' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2796'.
  created $dff cell `$procdff$6707' with positive edge clock.
Creating register for signal `\serv_decode.\op22' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2796'.
  created $dff cell `$procdff$6708' with positive edge clock.
Creating register for signal `\serv_decode.\op26' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2796'.
  created $dff cell `$procdff$6709' with positive edge clock.
Creating register for signal `\serv_decode.\imm30' using process `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2796'.
  created $dff cell `$procdff$6710' with positive edge clock.
Creating register for signal `\serv_immdec.\rd_addr' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2693'.
  created $dff cell `$procdff$6711' with positive edge clock.
Creating register for signal `\serv_immdec.\rs1_addr' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2693'.
  created $dff cell `$procdff$6712' with positive edge clock.
Creating register for signal `\serv_immdec.\rs2_addr' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2693'.
  created $dff cell `$procdff$6713' with positive edge clock.
Creating register for signal `\serv_immdec.\signbit' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2693'.
  created $dff cell `$procdff$6714' with positive edge clock.
Creating register for signal `\serv_immdec.\imm19_12_20' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2693'.
  created $dff cell `$procdff$6715' with positive edge clock.
Creating register for signal `\serv_immdec.\imm7' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2693'.
  created $dff cell `$procdff$6716' with positive edge clock.
Creating register for signal `\serv_immdec.\imm30_25' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2693'.
  created $dff cell `$procdff$6717' with positive edge clock.
Creating register for signal `\serv_immdec.\imm24_20' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2693'.
  created $dff cell `$procdff$6718' with positive edge clock.
Creating register for signal `\serv_immdec.\imm11_7' using process `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2693'.
  created $dff cell `$procdff$6719' with positive edge clock.
Creating register for signal `\serv_bufreg.\o_lsb' using process `\serv_bufreg.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:30$2683'.
  created $dff cell `$procdff$6720' with positive edge clock.
Creating register for signal `\serv_bufreg.\c_r' using process `\serv_bufreg.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:30$2683'.
  created $dff cell `$procdff$6721' with positive edge clock.
Creating register for signal `\serv_bufreg.\data' using process `\serv_bufreg.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:30$2683'.
  created $dff cell `$procdff$6722' with positive edge clock.
Creating register for signal `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.\o_ibus_adr' using process `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2666'.
  created $dff cell `$procdff$6723' with positive edge clock.
Creating register for signal `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.\pc_plus_4_cy_r' using process `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2666'.
  created $dff cell `$procdff$6724' with positive edge clock.
Creating register for signal `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.\pc_plus_offset_cy_r' using process `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2666'.
  created $dff cell `$procdff$6725' with positive edge clock.
Creating register for signal `\serv_alu.\cmp_r' using process `\serv_alu.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:50$2652'.
  created $dff cell `$procdff$6726' with positive edge clock.
Creating register for signal `\serv_alu.\add_cy_r' using process `\serv_alu.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:50$2652'.
  created $dff cell `$procdff$6727' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=1.\signbit' using process `$paramod\serv_mem_if\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:78$2597'.
  created $dff cell `$procdff$6728' with positive edge clock.
Creating register for signal `$paramod\serv_mem_if\WITH_CSR=1.\dat' using process `$paramod\serv_mem_if\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:78$2597'.
  created $dff cell `$procdff$6729' with positive edge clock.
Creating register for signal `\serv_csr.\mstatus_mie' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2515'.
  created $dff cell `$procdff$6730' with positive edge clock.
Creating register for signal `\serv_csr.\o_new_irq' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2515'.
  created $dff cell `$procdff$6731' with positive edge clock.
Creating register for signal `\serv_csr.\mstatus_mpie' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2515'.
  created $dff cell `$procdff$6732' with positive edge clock.
Creating register for signal `\serv_csr.\mie_mtie' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2515'.
  created $dff cell `$procdff$6733' with positive edge clock.
Creating register for signal `\serv_csr.\mcause31' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2515'.
  created $dff cell `$procdff$6734' with positive edge clock.
Creating register for signal `\serv_csr.\mcause3_0' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2515'.
  created $dff cell `$procdff$6735' with positive edge clock.
Creating register for signal `\serv_csr.\timer_irq_r' using process `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2515'.
  created $dff cell `$procdff$6736' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\rdata1' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$2492'.
  created $dff cell `$procdff$6737' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\wdata0_r' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77$2491'.
  created $dff cell `$procdff$6738' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\rdata0' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2488'.
  created $dff cell `$procdff$6739' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\rgnt' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2488'.
  created $dff cell `$procdff$6740' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\rcnt' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2488'.
  created $dff cell `$procdff$6741' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\rtrig1' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2488'.
  created $dff cell `$procdff$6742' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\rreq_r' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2488'.
  created $dff cell `$procdff$6743' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\wdata1_r' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$2484'.
  created $dff cell `$procdff$6744' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\wen0_r' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$2484'.
  created $dff cell `$procdff$6745' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.\wen1_r' using process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$2484'.
  created $dff cell `$procdff$6746' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram\width=2\csr_regs=4.\o_rdata' using process `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2471'.
  created $dff cell `$procdff$6747' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram\width=2\csr_regs=4.$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2470_ADDR' using process `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2471'.
  created $dff cell `$procdff$6748' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram\width=2\csr_regs=4.$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2470_DATA' using process `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2471'.
  created $dff cell `$procdff$6749' with positive edge clock.
Creating register for signal `$paramod\serv_rf_ram\width=2\csr_regs=4.$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2470_EN' using process `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2471'.
  created $dff cell `$procdff$6750' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_18' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6284$1782'.
  created $dff cell `$procdff$6751' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6284$1782'.
  created $dff cell `$procdff$6752' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6284$1782'.
  created $dff cell `$procdff$6753' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6284$1782'.
  created $dff cell `$procdff$6754' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_17' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6274$1777'.
  created $dff cell `$procdff$6755' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6274$1777'.
  created $dff cell `$procdff$6756' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6274$1777'.
  created $dff cell `$procdff$6757' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6274$1777'.
  created $dff cell `$procdff$6758' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_16' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6264$1772'.
  created $dff cell `$procdff$6759' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6264$1772'.
  created $dff cell `$procdff$6760' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6264$1772'.
  created $dff cell `$procdff$6761' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6264$1772'.
  created $dff cell `$procdff$6762' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_15' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6254$1767'.
  created $dff cell `$procdff$6763' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6254$1767'.
  created $dff cell `$procdff$6764' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6254$1767'.
  created $dff cell `$procdff$6765' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6254$1767'.
  created $dff cell `$procdff$6766' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_14' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6244$1762'.
  created $dff cell `$procdff$6767' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6244$1762'.
  created $dff cell `$procdff$6768' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6244$1762'.
  created $dff cell `$procdff$6769' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6244$1762'.
  created $dff cell `$procdff$6770' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_13' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6234$1757'.
  created $dff cell `$procdff$6771' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6234$1757'.
  created $dff cell `$procdff$6772' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6234$1757'.
  created $dff cell `$procdff$6773' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6234$1757'.
  created $dff cell `$procdff$6774' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_12' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6224$1752'.
  created $dff cell `$procdff$6775' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6224$1752'.
  created $dff cell `$procdff$6776' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6224$1752'.
  created $dff cell `$procdff$6777' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6224$1752'.
  created $dff cell `$procdff$6778' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_11' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6214$1747'.
  created $dff cell `$procdff$6779' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6214$1747'.
  created $dff cell `$procdff$6780' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6214$1747'.
  created $dff cell `$procdff$6781' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6214$1747'.
  created $dff cell `$procdff$6782' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_10' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6204$1742'.
  created $dff cell `$procdff$6783' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6204$1742'.
  created $dff cell `$procdff$6784' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6204$1742'.
  created $dff cell `$procdff$6785' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6204$1742'.
  created $dff cell `$procdff$6786' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_9' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6194$1737'.
  created $dff cell `$procdff$6787' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6194$1737'.
  created $dff cell `$procdff$6788' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6194$1737'.
  created $dff cell `$procdff$6789' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6194$1737'.
  created $dff cell `$procdff$6790' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_8' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6184$1732'.
  created $dff cell `$procdff$6791' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6184$1732'.
  created $dff cell `$procdff$6792' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6184$1732'.
  created $dff cell `$procdff$6793' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6184$1732'.
  created $dff cell `$procdff$6794' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_7' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6174$1727'.
  created $dff cell `$procdff$6795' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6174$1727'.
  created $dff cell `$procdff$6796' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6174$1727'.
  created $dff cell `$procdff$6797' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6174$1727'.
  created $dff cell `$procdff$6798' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_6' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6164$1722'.
  created $dff cell `$procdff$6799' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6164$1722'.
  created $dff cell `$procdff$6800' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6164$1722'.
  created $dff cell `$procdff$6801' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6164$1722'.
  created $dff cell `$procdff$6802' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_5' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6154$1717'.
  created $dff cell `$procdff$6803' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6154$1717'.
  created $dff cell `$procdff$6804' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6154$1717'.
  created $dff cell `$procdff$6805' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6154$1717'.
  created $dff cell `$procdff$6806' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_4' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6144$1712'.
  created $dff cell `$procdff$6807' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6144$1712'.
  created $dff cell `$procdff$6808' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6144$1712'.
  created $dff cell `$procdff$6809' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6144$1712'.
  created $dff cell `$procdff$6810' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_3' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6134$1707'.
  created $dff cell `$procdff$6811' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6134$1707'.
  created $dff cell `$procdff$6812' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6134$1707'.
  created $dff cell `$procdff$6813' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6134$1707'.
  created $dff cell `$procdff$6814' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_2' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6092$1700'.
  created $dff cell `$procdff$6815' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6092$1700'.
  created $dff cell `$procdff$6816' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6092$1700'.
  created $dff cell `$procdff$6817' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6092$1700'.
  created $dff cell `$procdff$6818' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_9' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6078$1693'.
  created $dff cell `$procdff$6819' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6078$1693'.
  created $dff cell `$procdff$6820' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6078$1693'.
  created $dff cell `$procdff$6821' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6078$1693'.
  created $dff cell `$procdff$6822' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_8' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6064$1686'.
  created $dff cell `$procdff$6823' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6064$1686'.
  created $dff cell `$procdff$6824' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6064$1686'.
  created $dff cell `$procdff$6825' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6064$1686'.
  created $dff cell `$procdff$6826' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_7' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6050$1679'.
  created $dff cell `$procdff$6827' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6050$1679'.
  created $dff cell `$procdff$6828' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6050$1679'.
  created $dff cell `$procdff$6829' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6050$1679'.
  created $dff cell `$procdff$6830' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_6' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6036$1672'.
  created $dff cell `$procdff$6831' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6036$1672'.
  created $dff cell `$procdff$6832' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6036$1672'.
  created $dff cell `$procdff$6833' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6036$1672'.
  created $dff cell `$procdff$6834' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_5' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6026$1670'.
  created $dff cell `$procdff$6835' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_4' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6020$1665'.
  created $dff cell `$procdff$6836' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6020$1665'.
  created $dff cell `$procdff$6837' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6020$1665'.
  created $dff cell `$procdff$6838' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6020$1665'.
  created $dff cell `$procdff$6839' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_3' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6009$1663'.
  created $dff cell `$procdff$6840' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_2' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6003$1658'.
  created $dff cell `$procdff$6841' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6003$1658'.
  created $dff cell `$procdff$6842' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6003$1658'.
  created $dff cell `$procdff$6843' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6003$1658'.
  created $dff cell `$procdff$6844' with positive edge clock.
Creating register for signal `\beaglewire.\memdat_1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5992$1656'.
  created $dff cell `$procdff$6845' with positive edge clock.
Creating register for signal `\beaglewire.\memdat' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5986$1651'.
  created $dff cell `$procdff$6846' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5986$1651'.
  created $dff cell `$procdff$6847' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5986$1651'.
  created $dff cell `$procdff$6848' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5986$1651'.
  created $dff cell `$procdff$6849' with positive edge clock.
Creating register for signal `\beaglewire.\memadr_1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5973$1649'.
  created $dff cell `$procdff$6850' with positive edge clock.
Creating register for signal `\beaglewire.\memadr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6851' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6852' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6853' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6854' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6855' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6856' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6857' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6858' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6859' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6860' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_ADDR' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6861' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_DATA' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6862' with positive edge clock.
Creating register for signal `\beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
  created $dff cell `$procdff$6863' with positive edge clock.
Creating register for signal `\beaglewire.\serial_tx' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6864' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_reset_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6865' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_reset_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6866' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_scratch_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6867' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_scratch_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6868' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_bus_errors_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6869' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_bus_errors' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6870' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_ram_bus_ack' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6871' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_txfull_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6872' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_rxempty_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6873' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_tx_pending' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6874' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_tx_trigger_d' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6875' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_rx_pending' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6876' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_rx_trigger_d' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6877' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_status_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6878' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_pending_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6879' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_pending_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6880' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_enable_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6881' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_enable_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6882' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_txempty_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6883' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_rxfull_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6884' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_tx_fifo_readable' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6885' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_tx_fifo_level0' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6886' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_tx_fifo_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6887' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_tx_fifo_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6888' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_rx_fifo_readable' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6889' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_rx_fifo_level0' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6890' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_rx_fifo_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6891' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_uartcrossover_rx_fifo_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6892' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_txfull_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6893' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_rxempty_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6894' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_tx_pending' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6895' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_tx_trigger_d' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6896' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_rx_pending' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6897' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_rx_trigger_d' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6898' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_status_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6899' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_pending_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6900' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_pending_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6901' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_enable_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6902' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_enable_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6903' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_txempty_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6904' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_rxfull_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6905' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_tx_fifo_source_valid' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6906' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_tx_fifo_source_first' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6907' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_tx_fifo_source_last' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6908' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_tx_fifo_source_payload_data' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6909' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_rx_fifo_readable' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6910' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_rx_fifo_level0' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6911' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_rx_fifo_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6912' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_xover_rx_fifo_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6913' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_load_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6914' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_load_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6915' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_reload_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6916' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_reload_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6917' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_en_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6918' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_en_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6919' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_update_value_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6920' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_update_value_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6921' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_value_status' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6922' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_value_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6923' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_zero_pending' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6924' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_zero_trigger_d' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6925' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_status_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6926' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_pending_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6927' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_pending_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6928' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_enable_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6929' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_enable_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6930' with positive edge clock.
Creating register for signal `\beaglewire.\main_basesoc_value' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6931' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_tx_data' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6932' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_tx_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6933' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_tx_tick' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6934' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_tx_phase' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6935' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_rx_data' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6936' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_rx_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6937' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_rx_tick' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6938' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_rx_phase' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6939' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_rx_rx_d' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6940' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_cmd' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6941' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_incr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6942' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_length' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6943' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_address' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6944' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_data' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6945' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_bytes_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6946' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_words_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6947' with positive edge clock.
Creating register for signal `\beaglewire.\main_uart_bridge_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6948' with positive edge clock.
Creating register for signal `\beaglewire.\main_bus_ack' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6949' with positive edge clock.
Creating register for signal `\beaglewire.\main_bitbang_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6950' with positive edge clock.
Creating register for signal `\beaglewire.\main_bitbang_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6951' with positive edge clock.
Creating register for signal `\beaglewire.\main_miso_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6952' with positive edge clock.
Creating register for signal `\beaglewire.\main_bitbang_en_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6953' with positive edge clock.
Creating register for signal `\beaglewire.\main_bitbang_en_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6954' with positive edge clock.
Creating register for signal `\beaglewire.\main_cs_n1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6955' with positive edge clock.
Creating register for signal `\beaglewire.\main_clk1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6956' with positive edge clock.
Creating register for signal `\beaglewire.\main_sr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6957' with positive edge clock.
Creating register for signal `\beaglewire.\main_i' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6958' with positive edge clock.
Creating register for signal `\beaglewire.\main_miso' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6959' with positive edge clock.
Creating register for signal `\beaglewire.\main_counter' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6960' with positive edge clock.
Creating register for signal `\beaglewire.\main_leds_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6961' with positive edge clock.
Creating register for signal `\beaglewire.\main_leds_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6962' with positive edge clock.
Creating register for signal `\beaglewire.\main_leds_chaser' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6963' with positive edge clock.
Creating register for signal `\beaglewire.\main_leds_mode' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6964' with positive edge clock.
Creating register for signal `\beaglewire.\main_leds_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6965' with positive edge clock.
Creating register for signal `\beaglewire.\main_dfi_p0_rddata_valid' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6966' with positive edge clock.
Creating register for signal `\beaglewire.\main_rddata_en' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6967' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6968' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6969' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_command_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6970' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_command_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6971' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_address_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6972' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_address_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6973' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_baddress_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6974' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_baddress_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6975' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_wrdata_storage' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6976' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_wrdata_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6977' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_rddata_status' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6978' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_rddata_re' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6979' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_dfi_p0_address' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6980' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_dfi_p0_bank' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6981' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_dfi_p0_cas_n' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6982' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_dfi_p0_cs_n' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6983' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_dfi_p0_ras_n' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6984' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_dfi_p0_we_n' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6985' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_dfi_p0_wrdata_en' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6986' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_dfi_p0_rddata_en' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6987' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_cmd_payload_a' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6988' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_cmd_payload_ba' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6989' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_cmd_payload_cas' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6990' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_cmd_payload_ras' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6991' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_cmd_payload_we' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6992' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_timer_count1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6993' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_postponer_req_o' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6994' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_postponer_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6995' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_sequencer_done1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6996' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_sequencer_counter' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6997' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_sequencer_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6998' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_lookahead_level' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$6999' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_lookahead_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7000' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_lookahead_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7001' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_source_valid' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7002' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_source_first' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7003' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_source_last' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7004' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_source_payload_we' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7005' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_cmd_buffer_source_payload_addr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7006' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_row' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7007' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_row_opened' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7008' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_twtpcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7009' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_twtpcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7010' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_trccon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7011' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_trccon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7012' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_trascon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7013' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine0_trascon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7014' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_lookahead_level' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7015' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_lookahead_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7016' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_lookahead_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7017' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_source_valid' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7018' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_source_first' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7019' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_source_last' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7020' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_source_payload_we' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7021' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_cmd_buffer_source_payload_addr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7022' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_row' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7023' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_row_opened' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7024' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_twtpcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7025' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_twtpcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7026' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_trccon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7027' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_trccon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7028' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_trascon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7029' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine1_trascon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7030' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_lookahead_level' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7031' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_lookahead_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7032' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_lookahead_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7033' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_source_valid' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7034' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_source_first' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7035' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_source_last' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7036' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_source_payload_we' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7037' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_cmd_buffer_source_payload_addr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7038' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_row' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7039' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_row_opened' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7040' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_twtpcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7041' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_twtpcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7042' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_trccon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7043' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_trccon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7044' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_trascon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7045' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine2_trascon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7046' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_lookahead_level' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7047' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_lookahead_produce' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7048' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_lookahead_consume' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7049' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_source_valid' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7050' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_source_first' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7051' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_source_last' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7052' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_source_payload_we' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7053' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_cmd_buffer_source_payload_addr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7054' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_row' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7055' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_row_opened' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7056' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_twtpcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7057' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_twtpcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7058' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_trccon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7059' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_trccon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7060' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_trascon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7061' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_bankmachine3_trascon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7062' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_choose_cmd_grant' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7063' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_choose_req_grant' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7064' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_trrdcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7065' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_trrdcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7066' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_tccdcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7067' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_tccdcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7068' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_twtrcon_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7069' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_twtrcon_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7070' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_time0' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7071' with positive edge clock.
Creating register for signal `\beaglewire.\main_sdram_time1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7072' with positive edge clock.
Creating register for signal `\beaglewire.\main_adr_offset_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7073' with positive edge clock.
Creating register for signal `\beaglewire.\main_wishbone_bridge_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7074' with positive edge clock.
Creating register for signal `\beaglewire.\main_wishbone_bridge_wdata_converter_converter_mux' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7075' with positive edge clock.
Creating register for signal `\beaglewire.\main_wishbone_bridge_rdata_converter_converter_source_first' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7076' with positive edge clock.
Creating register for signal `\beaglewire.\main_wishbone_bridge_rdata_converter_converter_source_last' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7077' with positive edge clock.
Creating register for signal `\beaglewire.\main_wishbone_bridge_rdata_converter_converter_source_payload_data' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7078' with positive edge clock.
Creating register for signal `\beaglewire.\main_wishbone_bridge_rdata_converter_converter_source_payload_valid_token_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7079' with positive edge clock.
Creating register for signal `\beaglewire.\main_wishbone_bridge_rdata_converter_converter_demux' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7080' with positive edge clock.
Creating register for signal `\beaglewire.\main_wishbone_bridge_rdata_converter_converter_strobe_all' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7081' with positive edge clock.
Creating register for signal `\beaglewire.\main_wishbone_bridge_aborted' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7082' with positive edge clock.
Creating register for signal `\beaglewire.\builder_uartwishbonebridge_rs232phytx_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7083' with positive edge clock.
Creating register for signal `\beaglewire.\builder_uartwishbonebridge_rs232phyrx_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7084' with positive edge clock.
Creating register for signal `\beaglewire.\builder_uartwishbonebridge_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7085' with positive edge clock.
Creating register for signal `\beaglewire.\builder_refresher_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7086' with positive edge clock.
Creating register for signal `\beaglewire.\builder_bankmachine0_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7087' with positive edge clock.
Creating register for signal `\beaglewire.\builder_bankmachine1_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7088' with positive edge clock.
Creating register for signal `\beaglewire.\builder_bankmachine2_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7089' with positive edge clock.
Creating register for signal `\beaglewire.\builder_bankmachine3_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7090' with positive edge clock.
Creating register for signal `\beaglewire.\builder_multiplexer_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7091' with positive edge clock.
Creating register for signal `\beaglewire.\builder_new_master_wdata_ready' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7092' with positive edge clock.
Creating register for signal `\beaglewire.\builder_new_master_rdata_valid0' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7093' with positive edge clock.
Creating register for signal `\beaglewire.\builder_new_master_rdata_valid1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7094' with positive edge clock.
Creating register for signal `\beaglewire.\builder_new_master_rdata_valid2' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7095' with positive edge clock.
Creating register for signal `\beaglewire.\builder_new_master_rdata_valid3' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7096' with positive edge clock.
Creating register for signal `\beaglewire.\builder_fullmemorywe_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7097' with positive edge clock.
Creating register for signal `\beaglewire.\builder_litedramnativeportconverter_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7098' with positive edge clock.
Creating register for signal `\beaglewire.\builder_fsm_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7099' with positive edge clock.
Creating register for signal `\beaglewire.\builder_basesoc_adr' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7100' with positive edge clock.
Creating register for signal `\beaglewire.\builder_basesoc_we' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7101' with positive edge clock.
Creating register for signal `\beaglewire.\builder_basesoc_dat_w' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7102' with positive edge clock.
Creating register for signal `\beaglewire.\builder_grant' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7103' with positive edge clock.
Creating register for signal `\beaglewire.\builder_slave_sel_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7104' with positive edge clock.
Creating register for signal `\beaglewire.\builder_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7105' with positive edge clock.
Creating register for signal `\beaglewire.\builder_csr_bankarray_interface0_bank_bus_dat_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7106' with positive edge clock.
Creating register for signal `\beaglewire.\builder_csr_bankarray_sel_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7107' with positive edge clock.
Creating register for signal `\beaglewire.\builder_csr_bankarray_interface1_bank_bus_dat_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7108' with positive edge clock.
Creating register for signal `\beaglewire.\builder_csr_bankarray_interface2_bank_bus_dat_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7109' with positive edge clock.
Creating register for signal `\beaglewire.\builder_csr_bankarray_interface3_bank_bus_dat_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7110' with positive edge clock.
Creating register for signal `\beaglewire.\builder_csr_bankarray_interface4_bank_bus_dat_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7111' with positive edge clock.
Creating register for signal `\beaglewire.\builder_csr_bankarray_interface5_bank_bus_dat_r' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7112' with positive edge clock.
Creating register for signal `\beaglewire.\builder_state' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7113' with positive edge clock.
Creating register for signal `\beaglewire.\builder_regs0' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7114' with positive edge clock.
Creating register for signal `\beaglewire.\builder_regs1' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
  created $dff cell `$procdff$7115' with positive edge clock.
Creating register for signal `\beaglewire.\main_crg_por_count' using process `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4539$1393'.
  created $dff cell `$procdff$7116' with positive edge clock.

17.4.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$244'.
Found and cleaned up 1 empty switch in `\SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330$241'.
Removing empty process `SB_DFFNES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1330$241'.
Removing empty process `SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$240'.
Found and cleaned up 2 empty switches in `\SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274$234'.
Removing empty process `SB_DFFNESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1274$234'.
Removing empty process `SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$233'.
Found and cleaned up 1 empty switch in `\SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199$230'.
Removing empty process `SB_DFFNER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1199$230'.
Removing empty process `SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$229'.
Found and cleaned up 2 empty switches in `\SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143$223'.
Removing empty process `SB_DFFNESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1143$223'.
Removing empty process `SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$222'.
Removing empty process `SB_DFFNS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1074$220'.
Removing empty process `SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$219'.
Found and cleaned up 1 empty switch in `\SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026$217'.
Removing empty process `SB_DFFNSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:1026$217'.
Removing empty process `SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$216'.
Removing empty process `SB_DFFNR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:957$214'.
Removing empty process `SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$213'.
Found and cleaned up 1 empty switch in `\SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909$211'.
Removing empty process `SB_DFFNSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:909$211'.
Removing empty process `SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$210'.
Found and cleaned up 1 empty switch in `\SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866$209'.
Removing empty process `SB_DFFNE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:866$209'.
Removing empty process `SB_DFFN.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$208'.
Removing empty process `SB_DFFN.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:830$207'.
Removing empty process `SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$206'.
Found and cleaned up 1 empty switch in `\SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753$203'.
Removing empty process `SB_DFFES.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:753$203'.
Removing empty process `SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$202'.
Found and cleaned up 2 empty switches in `\SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697$196'.
Removing empty process `SB_DFFESS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:697$196'.
Removing empty process `SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$195'.
Found and cleaned up 1 empty switch in `\SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622$192'.
Removing empty process `SB_DFFER.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:622$192'.
Removing empty process `SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$191'.
Found and cleaned up 2 empty switches in `\SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566$185'.
Removing empty process `SB_DFFESR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:566$185'.
Removing empty process `SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$184'.
Removing empty process `SB_DFFS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:497$182'.
Removing empty process `SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$181'.
Found and cleaned up 1 empty switch in `\SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449$179'.
Removing empty process `SB_DFFSS.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:449$179'.
Removing empty process `SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$178'.
Removing empty process `SB_DFFR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:380$176'.
Removing empty process `SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$175'.
Found and cleaned up 1 empty switch in `\SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332$173'.
Removing empty process `SB_DFFSR.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:332$173'.
Removing empty process `SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$172'.
Found and cleaned up 1 empty switch in `\SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289$171'.
Removing empty process `SB_DFFE.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:289$171'.
Removing empty process `SB_DFF.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:0$170'.
Removing empty process `SB_DFF.$proc$/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_sim.v:253$169'.
Found and cleaned up 2 empty switches in `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:180$2885'.
Removing empty process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:180$2885'.
Found and cleaned up 3 empty switches in `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2862'.
Removing empty process `$paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:115$2862'.
Found and cleaned up 1 empty switch in `\serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2796'.
Removing empty process `serv_decode.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:210$2796'.
Found and cleaned up 2 empty switches in `\serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2693'.
Removing empty process `serv_immdec.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:40$2693'.
Found and cleaned up 2 empty switches in `\serv_bufreg.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:30$2683'.
Removing empty process `serv_bufreg.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:30$2683'.
Found and cleaned up 1 empty switch in `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2666'.
Removing empty process `$paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:67$2666'.
Found and cleaned up 1 empty switch in `\serv_alu.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:50$2652'.
Removing empty process `serv_alu.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:50$2652'.
Found and cleaned up 2 empty switches in `$paramod\serv_mem_if\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:78$2597'.
Removing empty process `$paramod\serv_mem_if\WITH_CSR=1.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:78$2597'.
Found and cleaned up 6 empty switches in `\serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2515'.
Removing empty process `serv_csr.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:74$2515'.
Found and cleaned up 1 empty switch in `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$2492'.
Removing empty process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:122$2492'.
Removing empty process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:77$2491'.
Found and cleaned up 4 empty switches in `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2488'.
Removing empty process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:125$2488'.
Removing empty process `$paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:82$2484'.
Found and cleaned up 1 empty switch in `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2471'.
Removing empty process `$paramod\serv_rf_ram\width=2\csr_regs=4.$proc$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:14$2471'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1445$2461'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1444$2460'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1443$2459'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1442$2458'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1441$2457'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1440$2456'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1439$2455'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1438$2454'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1437$2453'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1436$2452'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1435$2451'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1434$2450'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1433$2449'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1432$2448'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1431$2447'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1430$2446'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1429$2445'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1428$2444'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1427$2443'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1426$2442'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1425$2441'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1424$2440'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1423$2439'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1422$2438'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1421$2437'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1420$2436'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1419$2435'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1418$2434'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1417$2433'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1416$2432'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1415$2431'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1414$2430'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1413$2429'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1412$2428'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1411$2427'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1410$2426'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1409$2425'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1408$2424'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1407$2423'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1406$2422'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1405$2421'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1404$2420'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1403$2419'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1402$2418'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1401$2417'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1400$2416'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1399$2415'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1398$2414'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1397$2413'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1396$2412'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1395$2411'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1388$2410'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1386$2409'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1384$2408'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1382$2407'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1380$2406'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1378$2405'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1376$2404'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1374$2403'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1372$2402'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1370$2401'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1368$2400'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1366$2399'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1364$2398'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1362$2397'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1360$2396'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1358$2395'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1356$2394'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1354$2393'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1352$2392'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1350$2391'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1348$2390'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1346$2389'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1344$2388'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1342$2387'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1340$2386'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1338$2385'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1336$2384'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1334$2383'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1333$2382'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1327$2381'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1325$2380'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1323$2379'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1321$2378'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1319$2377'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1317$2376'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1315$2375'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1313$2374'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1311$2373'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1309$2372'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1307$2371'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1305$2370'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1303$2369'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1301$2368'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1299$2367'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1297$2366'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1296$2365'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1290$2364'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1288$2363'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1286$2362'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1284$2361'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1282$2360'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1280$2359'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1279$2358'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1273$2357'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1271$2356'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1269$2355'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1267$2354'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1265$2353'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1263$2352'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1261$2351'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1259$2350'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1257$2349'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1255$2348'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1253$2347'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1251$2346'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1250$2345'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1244$2344'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1242$2343'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1241$2342'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1237$2341'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1233$2340'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1227$2339'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1225$2338'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1223$2337'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1221$2336'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1219$2335'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1217$2334'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1216$2333'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1212$2332'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1209$2331'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1208$2330'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1207$2329'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1206$2328'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1200$2327'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1196$2326'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1193$2325'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1189$2324'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1185$2323'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1181$2322'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1180$2321'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1179$2320'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1178$2319'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1177$2318'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1176$2317'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1175$2316'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1174$2315'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1173$2314'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1172$2313'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1171$2312'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1170$2311'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1169$2310'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1168$2309'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1167$2308'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1166$2307'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1165$2306'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1164$2305'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1163$2304'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1162$2303'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1161$2302'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1160$2301'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1147$2300'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1146$2299'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1145$2298'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1144$2297'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1143$2296'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1142$2295'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1141$2294'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1140$2293'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1139$2292'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1138$2291'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1137$2290'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1136$2289'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1135$2288'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1134$2287'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1133$2286'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1132$2285'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1131$2284'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1130$2283'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1129$2282'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1128$2281'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1127$2280'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1126$2279'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1125$2278'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1124$2277'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1123$2276'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1122$2275'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1121$2274'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1120$2273'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1119$2272'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1118$2271'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1117$2270'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1116$2269'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1115$2268'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1114$2267'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1113$2266'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1112$2265'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1111$2264'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1110$2263'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1109$2262'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1108$2261'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1107$2260'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1106$2259'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1105$2258'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1104$2257'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1098$2256'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1096$2255'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1095$2254'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1094$2253'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1093$2252'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1092$2251'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1084$2250'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1067$2249'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1065$2248'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1060$2247'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1043$2246'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1035$2245'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1034$2244'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1032$2243'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1028$2242'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1027$2241'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1025$2240'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1024$2239'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1023$2238'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1018$2237'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1015$2236'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1014$2235'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1013$2234'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1012$2233'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1009$2232'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1008$2231'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1007$2230'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1006$2229'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1004$2228'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1001$2227'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:997$2226'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:993$2225'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:989$2224'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:988$2223'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:979$2222'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:978$2221'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:976$2220'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:974$2219'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:972$2218'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:971$2217'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:969$2216'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:966$2215'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:965$2214'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:963$2213'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:962$2212'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:960$2211'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:958$2210'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:957$2209'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:955$2208'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:954$2207'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:953$2206'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:952$2205'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:951$2204'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:949$2203'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:947$2202'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:943$2201'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:942$2200'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:941$2199'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:938$2198'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:936$2197'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:934$2196'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:933$2195'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:931$2194'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:929$2193'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:925$2192'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:924$2191'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:923$2190'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:920$2189'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:918$2188'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:917$2187'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:916$2186'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:915$2185'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:912$2184'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:911$2183'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:909$2182'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:908$2181'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:906$2180'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:905$2179'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:903$2178'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:902$2177'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:901$2176'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:899$2175'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:898$2174'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:897$2173'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:896$2172'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:895$2171'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:894$2170'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:892$2169'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:871$2168'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:870$2167'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:869$2166'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:868$2165'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:867$2164'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:852$2163'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:851$2162'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:848$2161'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:847$2160'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:846$2159'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:845$2158'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:844$2157'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:843$2156'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:842$2155'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:840$2154'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:839$2153'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:838$2152'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:837$2151'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:835$2150'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:834$2149'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:828$2148'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:827$2147'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:825$2146'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:824$2145'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:822$2144'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:821$2143'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:819$2142'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:818$2141'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:817$2140'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:815$2139'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:814$2138'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:813$2137'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:812$2136'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:811$2135'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:810$2134'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:808$2133'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:787$2132'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:786$2131'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:785$2130'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:784$2129'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:783$2128'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:768$2127'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:767$2126'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:764$2125'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:763$2124'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:762$2123'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:761$2122'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:760$2121'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:759$2120'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:758$2119'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:756$2118'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:755$2117'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:754$2116'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:753$2115'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:751$2114'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:750$2113'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:744$2112'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:743$2111'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:741$2110'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:740$2109'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:738$2108'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:737$2107'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:735$2106'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:734$2105'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:733$2104'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:731$2103'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:730$2102'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:729$2101'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:728$2100'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:727$2099'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:726$2098'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:724$2097'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:703$2096'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:702$2095'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:701$2094'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:700$2093'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:699$2092'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:684$2091'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:683$2090'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:680$2089'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:679$2088'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:678$2087'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:677$2086'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:676$2085'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:675$2084'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:674$2083'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:672$2082'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:671$2081'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:670$2080'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:669$2079'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:667$2078'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:666$2077'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:660$2076'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:659$2075'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:657$2074'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:656$2073'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:654$2072'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:653$2071'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:651$2070'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:650$2069'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:649$2068'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:647$2067'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:646$2066'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:645$2065'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:644$2064'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:643$2063'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:642$2062'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:640$2061'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:619$2060'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:618$2059'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:617$2058'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:616$2057'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:615$2056'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:600$2055'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:599$2054'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:596$2053'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:595$2052'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:594$2051'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:593$2050'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:592$2049'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:591$2048'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:590$2047'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:588$2046'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:587$2045'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:586$2044'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:585$2043'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:583$2042'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:582$2041'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:576$2040'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:575$2039'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:574$2038'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:571$2037'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:570$2036'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:569$2035'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:567$2034'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:561$2033'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:560$2032'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:559$2031'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:558$2030'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:557$2029'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:556$2028'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:555$2027'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:554$2026'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:553$2025'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:552$2024'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:549$2023'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:547$2022'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:545$2021'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:541$2020'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:540$2019'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:539$2018'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:538$2017'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:537$2016'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:536$2015'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:534$2014'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:533$2013'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:504$2012'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:502$2011'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:501$2010'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:500$2009'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:499$2008'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:498$2007'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:497$2006'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:496$2005'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:495$2004'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:494$2003'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:492$2002'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:491$2001'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:490$2000'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:489$1999'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:488$1998'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:481$1997'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:480$1996'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:479$1995'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:478$1994'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:477$1993'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:476$1992'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:475$1991'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:474$1990'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:473$1989'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:472$1988'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:471$1987'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:470$1986'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:469$1985'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:468$1984'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:467$1983'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:466$1982'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:451$1981'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:450$1980'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:445$1979'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:441$1978'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:440$1977'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:439$1976'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:438$1975'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:435$1974'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:434$1973'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:418$1972'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:415$1971'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:414$1970'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:413$1969'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:412$1968'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:411$1967'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:410$1966'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:409$1965'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:408$1964'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:407$1963'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:406$1962'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:405$1961'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:404$1960'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:403$1959'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:401$1958'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:400$1957'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:399$1956'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:394$1955'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:390$1954'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:383$1953'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:382$1952'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:378$1951'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:377$1950'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:376$1949'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:375$1948'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:374$1947'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:373$1946'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:372$1945'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:370$1944'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:369$1943'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:368$1942'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:366$1941'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:365$1940'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:360$1939'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:358$1938'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:357$1937'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:356$1936'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:355$1935'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:354$1934'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:353$1933'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:352$1932'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:351$1931'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:350$1930'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:349$1929'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:348$1928'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:347$1927'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:346$1926'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:345$1925'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:343$1924'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:342$1923'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:336$1922'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:331$1921'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:330$1920'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:329$1919'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:327$1918'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:326$1917'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:322$1916'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:318$1915'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:317$1914'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:315$1913'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:312$1912'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:310$1911'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:309$1910'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:308$1909'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:307$1908'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:306$1907'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:305$1906'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:304$1905'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:303$1904'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:302$1903'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:287$1902'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:286$1901'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:285$1900'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:284$1899'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:283$1898'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:276$1897'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:264$1896'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:263$1895'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:262$1894'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:260$1893'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:258$1892'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:257$1891'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:244$1890'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:241$1889'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:238$1888'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:237$1887'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:234$1886'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:233$1885'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:231$1884'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:228$1883'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:226$1882'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:223$1881'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:222$1880'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:220$1879'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:218$1878'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:217$1877'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:215$1876'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:212$1875'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:209$1874'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:205$1873'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:203$1872'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:188$1871'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:187$1870'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:186$1869'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:185$1868'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:184$1867'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:177$1866'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:151$1865'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:150$1864'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:149$1863'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:148$1862'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:147$1861'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:140$1860'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:132$1859'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:131$1858'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:118$1857'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:115$1856'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:112$1855'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:111$1854'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:108$1853'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:107$1852'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:105$1851'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:102$1850'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:100$1849'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:97$1848'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:96$1847'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:94$1846'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:92$1845'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:91$1844'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:89$1843'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:86$1842'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:83$1841'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:79$1840'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:77$1839'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:75$1838'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:72$1837'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:68$1836'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:58$1835'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:57$1834'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:47$1833'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:46$1832'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:45$1831'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:39$1830'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:36$1829'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:34$1828'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:31$1827'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:30$1826'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:29$1825'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:28$1824'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:26$1823'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6284$1782'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6284$1782'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6274$1777'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6274$1777'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6264$1772'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6264$1772'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6254$1767'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6254$1767'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6244$1762'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6244$1762'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6234$1757'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6234$1757'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6224$1752'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6224$1752'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6214$1747'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6214$1747'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6204$1742'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6204$1742'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6194$1737'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6194$1737'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6184$1732'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6184$1732'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6174$1727'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6174$1727'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6164$1722'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6164$1722'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6154$1717'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6154$1717'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6144$1712'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6144$1712'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6134$1707'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6134$1707'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6092$1700'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6092$1700'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1450$2465'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6078$1693'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6078$1693'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1449$2464'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6064$1686'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6064$1686'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1447$2463'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6050$1679'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6050$1679'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1446$2462'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6036$1672'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6036$1672'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6026$1670'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6026$1670'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6020$1665'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6020$1665'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6009$1663'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6009$1663'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6003$1658'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6003$1658'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5992$1656'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5992$1656'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5986$1651'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5986$1651'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5973$1649'.
Found and cleaned up 4 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5953$1635'.
Found and cleaned up 251 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4545$1396'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4539$1393'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4539$1393'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4520$1386'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4520$1386'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4503$1379'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4503$1379'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4486$1372'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4486$1372'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4469$1365'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4469$1365'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4452$1358'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4452$1358'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4435$1357'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4418$1356'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4418$1356'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4404$1355'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4404$1355'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4390$1354'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4390$1354'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4376$1353'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4376$1353'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4362$1352'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4362$1352'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4348$1351'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4348$1351'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4334$1350'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4334$1350'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4320$1349'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4306$1348'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4298$1334'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4290$1333'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4282$1332'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4274$1318'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4266$1317'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4258$1316'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4250$1302'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4242$1301'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4234$1300'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4226$1286'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4218$1285'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4210$1284'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4193$1283'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4193$1283'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4176$1282'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4176$1282'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4159$1281'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4159$1281'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4142$1280'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4142$1280'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4125$1279'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4125$1279'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4108$1278'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4108$1278'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4091$1277'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4091$1277'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4074$1276'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4057$1275'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4057$1275'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4040$1274'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4040$1274'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4023$1273'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4023$1273'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4006$1272'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4006$1272'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3989$1271'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3989$1271'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3972$1270'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3972$1270'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3955$1269'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3955$1269'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3938$1268'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3938$1268'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3921$1267'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3904$1266'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3904$1266'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3864$1259'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3857$1258'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3839$1257'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3832$1256'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3820$1252'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3820$1252'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3811$1248'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3811$1248'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3802$1244'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3802$1244'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3793$1240'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3793$1240'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3784$1236'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3784$1236'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3775$1232'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3775$1232'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3766$1228'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3766$1228'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3757$1224'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3757$1224'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3748$1220'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3748$1220'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3739$1216'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3739$1216'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3730$1212'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3730$1212'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3721$1208'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3721$1208'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3712$1204'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3712$1204'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3703$1200'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3703$1200'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3694$1196'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3694$1196'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3685$1192'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3685$1192'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3661$1187'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3661$1187'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3652$1183'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3652$1183'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3643$1179'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3643$1179'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3634$1175'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3634$1175'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3625$1171'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3625$1171'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3616$1167'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3616$1167'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3607$1163'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3607$1163'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3598$1159'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3598$1159'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3580$1154'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3580$1154'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3571$1150'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3571$1150'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3562$1146'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3562$1146'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3541$1141'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3541$1141'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3532$1137'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3532$1137'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3523$1133'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3523$1133'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3514$1129'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3514$1129'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3505$1125'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3505$1125'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3496$1121'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3496$1121'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3487$1117'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3487$1117'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3476$1112'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3476$1112'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3467$1110'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3455$1108'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3455$1108'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3447$1104'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3447$1104'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3438$1100'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3438$1100'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3429$1096'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3429$1096'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3414$1083'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3373$1068'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3318$1052'.
Found and cleaned up 5 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3277$1036'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3240$1032'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3165$1031'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3114$1025'.
Found and cleaned up 4 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3078$1020'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3066$1018'.
Found and cleaned up 7 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2996$1012'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2974$1011'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2959$999'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2939$998'.
Found and cleaned up 9 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2831$851'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2818$842'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2818$842'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2809$835'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2809$835'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2800$828'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2800$828'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2791$821'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2791$821'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2785$820'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2785$820'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2779$819'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2779$819'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2773$818'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2773$818'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2759$765'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2752$762'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2752$762'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2746$761'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2746$761'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2740$760'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2740$760'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2726$707'.
Found and cleaned up 14 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2619$664'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2603$655'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2603$655'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2581$651'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2581$651'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2570$642'.
Found and cleaned up 14 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2468$634'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2452$625'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2452$625'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2430$621'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2430$621'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2419$612'.
Found and cleaned up 14 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2317$604'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2301$595'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2301$595'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2279$591'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2279$591'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2268$582'.
Found and cleaned up 14 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2166$574'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2150$565'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2150$565'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2128$561'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2128$561'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2117$552'.
Found and cleaned up 4 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2072$548'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2013$535'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2013$535'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1955$534'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1914$531'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1914$531'.
Found and cleaned up 2 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1895$529'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1895$529'.
Found and cleaned up 15 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1763$505'.
Found and cleaned up 4 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1729$498'.
Found and cleaned up 4 empty switches in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1687$495'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1669$490'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1651$485'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1651$485'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1632$477'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1632$477'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1608$466'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1608$466'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1600$464'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1600$464'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1562$451'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1562$451'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1532$440'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1532$440'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1509$431'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1509$431'.
Found and cleaned up 1 empty switch in `\beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1501$429'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1501$429'.
Removing empty process `beaglewire.$proc$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1459$410'.
Cleaned up 560 empty switches.

17.5. Executing FLATTEN pass (flatten design).
Deleting now unused module $paramod\serv_state\RESET_STRATEGY=1296649801\WITH_CSR=1.
Deleting now unused module serv_decode.
Deleting now unused module serv_immdec.
Deleting now unused module serv_bufreg.
Deleting now unused module $paramod$09f4dbca80a63d71f4a683891e4d902cad7d560f\serv_ctrl.
Deleting now unused module serv_alu.
Deleting now unused module $paramod\serv_rf_if\WITH_CSR=1.
Deleting now unused module $paramod\serv_mem_if\WITH_CSR=1.
Deleting now unused module serv_csr.
Deleting now unused module $paramod\serv_rf_ram_if\width=2\reset_strategy=1296649801\csr_regs=4.
Deleting now unused module $paramod\serv_rf_ram\width=2\csr_regs=4.
Deleting now unused module $paramod$e1c9047edce074ea70d2c9d0bcf82775e4e07be9\serv_top.
Deleting now unused module $paramod\serv_rf_top\RESET_PC=32'10000000000001100000000000000000.
<suppressed ~13 debug messages>

17.6. Executing TRIBUF pass.

17.7. Executing DEMINOUT pass (demote inout ports to input or output).

17.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~461 debug messages>

17.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 474 unused cells and 3938 unused wires.
<suppressed ~607 debug messages>

17.10. Executing CHECK pass (checking for obvious problems).
Checking module beaglewire...
Found and reported 0 problems.

17.11. Executing OPT pass (performing simple optimizations).

17.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
<suppressed ~1692 debug messages>
Removed a total of 564 cells.

17.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \beaglewire..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$5085: \builder_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$5083: \builder_litedramnativeportconverter_state -> 1'1
      Replacing known input bits on port A of cell $procmux$5080: \builder_litedramnativeportconverter_state -> 1'0
      Replacing known input bits on port A of cell $procmux$6555: \builder_uartwishbonebridge_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$6553: \builder_uartwishbonebridge_rs232phyrx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$6550: \builder_uartwishbonebridge_rs232phyrx_state -> 1'0
      Replacing known input bits on port A of cell $procmux$6601: \builder_uartwishbonebridge_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$6599: \builder_uartwishbonebridge_rs232phytx_state -> 1'1
      Replacing known input bits on port A of cell $procmux$6596: \builder_uartwishbonebridge_rs232phytx_state -> 1'0
      Replacing known input bits on port B of cell $procmux$3842: \main_sdram_twtrcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$3840: \main_sdram_twtrcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$3858: \main_sdram_tccdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$3856: \main_sdram_tccdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$3874: \main_sdram_trrdcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$3872: \main_sdram_trrdcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$3972: \main_sdram_bankmachine3_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$3970: \main_sdram_bankmachine3_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$3988: \main_sdram_bankmachine3_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$3986: \main_sdram_bankmachine3_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$4004: \main_sdram_bankmachine3_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$4002: \main_sdram_bankmachine3_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$4067: \main_sdram_bankmachine2_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$4065: \main_sdram_bankmachine2_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$4083: \main_sdram_bankmachine2_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$4081: \main_sdram_bankmachine2_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$4099: \main_sdram_bankmachine2_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$4097: \main_sdram_bankmachine2_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$4162: \main_sdram_bankmachine1_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$4160: \main_sdram_bankmachine1_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$4178: \main_sdram_bankmachine1_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$4176: \main_sdram_bankmachine1_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$4194: \main_sdram_bankmachine1_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$4192: \main_sdram_bankmachine1_twtpcon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$4257: \main_sdram_bankmachine0_trascon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$4255: \main_sdram_bankmachine0_trascon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$4273: \main_sdram_bankmachine0_trccon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$4271: \main_sdram_bankmachine0_trccon_ready -> 1'0
      Replacing known input bits on port B of cell $procmux$4289: \main_sdram_bankmachine0_twtpcon_ready -> 1'1
      Replacing known input bits on port A of cell $procmux$4287: \main_sdram_bankmachine0_twtpcon_ready -> 1'0
      Replacing known input bits on port A of cell $procmux$4343: \main_sdram_sequencer_count -> 1'0
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$4387.
    dead port 1/2 on $mux $procmux$4424.
Removed 2 multiplexer ports.
<suppressed ~549 debug messages>

17.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \beaglewire.
    Consolidated identical input bits for $mux cell $flatten\serv_rf_top.\rf_ram.$procmux$3035:
      Old ports: A=2'00, B=2'11, Y=$flatten\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2470_EN[1:0]$2474
      New ports: A=1'0, B=1'1, Y=$flatten\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2470_EN[1:0]$2474 [0]
      New connections: $flatten\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2470_EN[1:0]$2474 [1] = $flatten\serv_rf_top.\rf_ram.$0$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2470_EN[1:0]$2474 [0]
    Consolidated identical input bits for $mux cell $procmux$3041:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN[7:0]$1785
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN[7:0]$1785 [0]
      New connections: $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN[7:0]$1785 [7:1] = { $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN[7:0]$1785 [0] $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN[7:0]$1785 [0] $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN[7:0]$1785 [0] $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN[7:0]$1785 [0] $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN[7:0]$1785 [0] $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN[7:0]$1785 [0] $0$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN[7:0]$1785 [0] }
    Consolidated identical input bits for $mux cell $procmux$3047:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN[7:0]$1780
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN[7:0]$1780 [0]
      New connections: $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN[7:0]$1780 [7:1] = { $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN[7:0]$1780 [0] $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN[7:0]$1780 [0] $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN[7:0]$1780 [0] $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN[7:0]$1780 [0] $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN[7:0]$1780 [0] $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN[7:0]$1780 [0] $0$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN[7:0]$1780 [0] }
    Consolidated identical input bits for $mux cell $procmux$3053:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN[7:0]$1775
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN[7:0]$1775 [0]
      New connections: $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN[7:0]$1775 [7:1] = { $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN[7:0]$1775 [0] $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN[7:0]$1775 [0] $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN[7:0]$1775 [0] $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN[7:0]$1775 [0] $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN[7:0]$1775 [0] $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN[7:0]$1775 [0] $0$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN[7:0]$1775 [0] }
    Consolidated identical input bits for $mux cell $procmux$3059:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN[7:0]$1770
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN[7:0]$1770 [0]
      New connections: $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN[7:0]$1770 [7:1] = { $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN[7:0]$1770 [0] $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN[7:0]$1770 [0] $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN[7:0]$1770 [0] $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN[7:0]$1770 [0] $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN[7:0]$1770 [0] $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN[7:0]$1770 [0] $0$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN[7:0]$1770 [0] }
    Consolidated identical input bits for $mux cell $procmux$3065:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN[7:0]$1765
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN[7:0]$1765 [0]
      New connections: $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN[7:0]$1765 [7:1] = { $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN[7:0]$1765 [0] $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN[7:0]$1765 [0] $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN[7:0]$1765 [0] $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN[7:0]$1765 [0] $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN[7:0]$1765 [0] $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN[7:0]$1765 [0] $0$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN[7:0]$1765 [0] }
    Consolidated identical input bits for $mux cell $procmux$3071:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN[7:0]$1760
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN[7:0]$1760 [0]
      New connections: $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN[7:0]$1760 [7:1] = { $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN[7:0]$1760 [0] $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN[7:0]$1760 [0] $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN[7:0]$1760 [0] $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN[7:0]$1760 [0] $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN[7:0]$1760 [0] $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN[7:0]$1760 [0] $0$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN[7:0]$1760 [0] }
    Consolidated identical input bits for $mux cell $procmux$3077:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN[7:0]$1755
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN[7:0]$1755 [0]
      New connections: $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN[7:0]$1755 [7:1] = { $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN[7:0]$1755 [0] $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN[7:0]$1755 [0] $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN[7:0]$1755 [0] $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN[7:0]$1755 [0] $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN[7:0]$1755 [0] $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN[7:0]$1755 [0] $0$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN[7:0]$1755 [0] }
    Consolidated identical input bits for $mux cell $procmux$3083:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN[7:0]$1750
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN[7:0]$1750 [0]
      New connections: $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN[7:0]$1750 [7:1] = { $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN[7:0]$1750 [0] $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN[7:0]$1750 [0] $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN[7:0]$1750 [0] $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN[7:0]$1750 [0] $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN[7:0]$1750 [0] $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN[7:0]$1750 [0] $0$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN[7:0]$1750 [0] }
    Consolidated identical input bits for $mux cell $procmux$3089:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN[7:0]$1745
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN[7:0]$1745 [0]
      New connections: $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN[7:0]$1745 [7:1] = { $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN[7:0]$1745 [0] $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN[7:0]$1745 [0] $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN[7:0]$1745 [0] $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN[7:0]$1745 [0] $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN[7:0]$1745 [0] $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN[7:0]$1745 [0] $0$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN[7:0]$1745 [0] }
    Consolidated identical input bits for $mux cell $procmux$3095:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN[7:0]$1740
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN[7:0]$1740 [0]
      New connections: $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN[7:0]$1740 [7:1] = { $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN[7:0]$1740 [0] $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN[7:0]$1740 [0] $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN[7:0]$1740 [0] $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN[7:0]$1740 [0] $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN[7:0]$1740 [0] $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN[7:0]$1740 [0] $0$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN[7:0]$1740 [0] }
    Consolidated identical input bits for $mux cell $procmux$3101:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN[7:0]$1735
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN[7:0]$1735 [0]
      New connections: $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN[7:0]$1735 [7:1] = { $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN[7:0]$1735 [0] $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN[7:0]$1735 [0] $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN[7:0]$1735 [0] $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN[7:0]$1735 [0] $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN[7:0]$1735 [0] $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN[7:0]$1735 [0] $0$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN[7:0]$1735 [0] }
    Consolidated identical input bits for $mux cell $procmux$3107:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN[7:0]$1730
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN[7:0]$1730 [0]
      New connections: $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN[7:0]$1730 [7:1] = { $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN[7:0]$1730 [0] $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN[7:0]$1730 [0] $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN[7:0]$1730 [0] $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN[7:0]$1730 [0] $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN[7:0]$1730 [0] $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN[7:0]$1730 [0] $0$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN[7:0]$1730 [0] }
    Consolidated identical input bits for $mux cell $procmux$3113:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN[7:0]$1725
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN[7:0]$1725 [0]
      New connections: $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN[7:0]$1725 [7:1] = { $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN[7:0]$1725 [0] $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN[7:0]$1725 [0] $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN[7:0]$1725 [0] $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN[7:0]$1725 [0] $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN[7:0]$1725 [0] $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN[7:0]$1725 [0] $0$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN[7:0]$1725 [0] }
    Consolidated identical input bits for $mux cell $procmux$3119:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN[7:0]$1720
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN[7:0]$1720 [0]
      New connections: $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN[7:0]$1720 [7:1] = { $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN[7:0]$1720 [0] $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN[7:0]$1720 [0] $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN[7:0]$1720 [0] $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN[7:0]$1720 [0] $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN[7:0]$1720 [0] $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN[7:0]$1720 [0] $0$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN[7:0]$1720 [0] }
    Consolidated identical input bits for $mux cell $procmux$3125:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN[7:0]$1715
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN[7:0]$1715 [0]
      New connections: $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN[7:0]$1715 [7:1] = { $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN[7:0]$1715 [0] $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN[7:0]$1715 [0] $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN[7:0]$1715 [0] $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN[7:0]$1715 [0] $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN[7:0]$1715 [0] $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN[7:0]$1715 [0] $0$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN[7:0]$1715 [0] }
    Consolidated identical input bits for $mux cell $procmux$3131:
      Old ports: A=8'00000000, B=8'11111111, Y=$0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN[7:0]$1710
      New ports: A=1'0, B=1'1, Y=$0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN[7:0]$1710 [0]
      New connections: $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN[7:0]$1710 [7:1] = { $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN[7:0]$1710 [0] $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN[7:0]$1710 [0] $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN[7:0]$1710 [0] $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN[7:0]$1710 [0] $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN[7:0]$1710 [0] $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN[7:0]$1710 [0] $0$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN[7:0]$1710 [0] }
    Consolidated identical input bits for $mux cell $procmux$3137:
      Old ports: A=27'000000000000000000000000000, B=27'111111111111111111111111111, Y=$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703
      New ports: A=1'0, B=1'1, Y=$0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0]
      New connections: $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [26:1] = { $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] $0$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN[26:0]$1703 [0] }
    Consolidated identical input bits for $mux cell $procmux$3143:
      Old ports: A=26'00000000000000000000000000, B=26'11111111111111111111111111, Y=$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0]
      New connections: $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [25:1] = { $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] $0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN[25:0]$1696 [0] }
    Consolidated identical input bits for $mux cell $procmux$3149:
      Old ports: A=26'00000000000000000000000000, B=26'11111111111111111111111111, Y=$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0]
      New connections: $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [25:1] = { $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] $0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN[25:0]$1689 [0] }
    Consolidated identical input bits for $mux cell $procmux$3155:
      Old ports: A=26'00000000000000000000000000, B=26'11111111111111111111111111, Y=$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0]
      New connections: $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [25:1] = { $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] $0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN[25:0]$1682 [0] }
    Consolidated identical input bits for $mux cell $procmux$3161:
      Old ports: A=26'00000000000000000000000000, B=26'11111111111111111111111111, Y=$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0]
      New connections: $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [25:1] = { $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] $0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN[25:0]$1675 [0] }
    Consolidated identical input bits for $mux cell $procmux$3169:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668 [0]
      New connections: $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668 [9:1] = { $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668 [0] $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668 [0] $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668 [0] $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668 [0] $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668 [0] $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668 [0] $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668 [0] $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668 [0] $0$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN[9:0]$1668 [0] }
    Consolidated identical input bits for $mux cell $procmux$3177:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661 [0]
      New connections: $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661 [9:1] = { $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661 [0] $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661 [0] $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661 [0] $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661 [0] $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661 [0] $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661 [0] $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661 [0] $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661 [0] $0$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN[9:0]$1661 [0] }
    Consolidated identical input bits for $mux cell $procmux$3185:
      Old ports: A=10'0000000000, B=10'1111111111, Y=$0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654
      New ports: A=1'0, B=1'1, Y=$0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654 [0]
      New connections: $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654 [9:1] = { $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654 [0] $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654 [0] $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654 [0] $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654 [0] $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654 [0] $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654 [0] $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654 [0] $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654 [0] $0$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN[9:0]$1654 [0] }
    Consolidated identical input bits for $mux cell $procmux$3191:
      Old ports: A=0, B=255, Y=$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN[31:0]$1638
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN[31:0]$1638 [0]
      New connections: $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN[31:0]$1638 [31:1] = { 24'000000000000000000000000 $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN[31:0]$1638 [0] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN[31:0]$1638 [0] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN[31:0]$1638 [0] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN[31:0]$1638 [0] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN[31:0]$1638 [0] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN[31:0]$1638 [0] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN[31:0]$1638 [0] }
    Consolidated identical input bits for $mux cell $procmux$3197:
      Old ports: A=0, B=65280, Y=$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN[31:0]$1641
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN[31:0]$1641 [8]
      New connections: { $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN[31:0]$1641 [31:9] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN[31:0]$1641 [7:0] } = { 16'0000000000000000 $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN[31:0]$1641 [8] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN[31:0]$1641 [8] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN[31:0]$1641 [8] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN[31:0]$1641 [8] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN[31:0]$1641 [8] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN[31:0]$1641 [8] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_EN[31:0]$1641 [8] 8'00000000 }
    Consolidated identical input bits for $mux cell $procmux$3203:
      Old ports: A=0, B=16711680, Y=$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644 [16]
      New connections: { $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644 [31:17] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644 [15:0] } = { 8'00000000 $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644 [16] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644 [16] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644 [16] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644 [16] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644 [16] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644 [16] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644 [16] 16'0000000000000000 }
    Consolidated identical input bits for $mux cell $procmux$3209:
      Old ports: A=0, B=32'11111111000000000000000000000000, Y=$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN[31:0]$1647
      New ports: A=1'0, B=1'1, Y=$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN[31:0]$1647 [24]
      New connections: { $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN[31:0]$1647 [31:25] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN[31:0]$1647 [23:0] } = { $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN[31:0]$1647 [24] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN[31:0]$1647 [24] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN[31:0]$1647 [24] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN[31:0]$1647 [24] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN[31:0]$1647 [24] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN[31:0]$1647 [24] $0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5961$384_EN[31:0]$1647 [24] 24'000000000000000000000000 }
    New ctrl vector for $pmux cell $procmux$3559: { $eq$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3432$1097_Y $procmux$3504_CMP $procmux$3502_CMP $procmux$3501_CMP $procmux$3500_CMP $procmux$3499_CMP }
    New ctrl vector for $pmux cell $procmux$4661: $auto$opt_reduce.cc:134:opt_mux$7118
    New ctrl vector for $pmux cell $procmux$4666: $auto$opt_reduce.cc:134:opt_mux$7120
    New ctrl vector for $pmux cell $procmux$4671: { $procmux$4664_CMP $auto$opt_reduce.cc:134:opt_mux$7122 }
    New ctrl vector for $pmux cell $procmux$4676: { $procmux$4664_CMP $auto$opt_reduce.cc:134:opt_mux$7124 }
    New ctrl vector for $pmux cell $procmux$4681: { $procmux$4664_CMP $auto$opt_reduce.cc:134:opt_mux$7126 }
    New ctrl vector for $pmux cell $procmux$4686: { $procmux$4664_CMP $auto$opt_reduce.cc:134:opt_mux$7128 }
    New ctrl vector for $pmux cell $procmux$4691: { $procmux$4664_CMP $auto$opt_reduce.cc:134:opt_mux$7130 }
    New ctrl vector for $pmux cell $procmux$4716: $procmux$3744_CMP
    New ctrl vector for $pmux cell $procmux$4994: $auto$opt_reduce.cc:134:opt_mux$7132
    New ctrl vector for $pmux cell $procmux$5006: $auto$opt_reduce.cc:134:opt_mux$7134
    New ctrl vector for $pmux cell $procmux$5013: $auto$opt_reduce.cc:134:opt_mux$7136
    New ctrl vector for $pmux cell $procmux$5017: $auto$opt_reduce.cc:134:opt_mux$7138
    New ctrl vector for $pmux cell $procmux$5027: $auto$opt_reduce.cc:134:opt_mux$7140
    New ctrl vector for $pmux cell $procmux$5060: $auto$opt_reduce.cc:134:opt_mux$7142
    New ctrl vector for $pmux cell $procmux$5133: $auto$opt_reduce.cc:134:opt_mux$7144
    New ctrl vector for $pmux cell $procmux$5198: $auto$opt_reduce.cc:134:opt_mux$7146
    New ctrl vector for $pmux cell $procmux$5251: { $procmux$5235_CMP $auto$opt_reduce.cc:134:opt_mux$7148 }
    New ctrl vector for $pmux cell $procmux$5257: $auto$opt_reduce.cc:134:opt_mux$7150
    New ctrl vector for $pmux cell $procmux$5277: $auto$opt_reduce.cc:134:opt_mux$7152
    New ctrl vector for $pmux cell $procmux$5284: $auto$opt_reduce.cc:134:opt_mux$7154
    New ctrl vector for $pmux cell $procmux$5361: { $procmux$5348_CMP $procmux$5340_CMP $auto$opt_reduce.cc:134:opt_mux$7156 }
    New ctrl vector for $pmux cell $procmux$5390: $auto$opt_reduce.cc:134:opt_mux$7158
    New ctrl vector for $pmux cell $procmux$5410: $auto$opt_reduce.cc:134:opt_mux$7160
    New ctrl vector for $pmux cell $procmux$5430: $auto$opt_reduce.cc:134:opt_mux$7162
    New ctrl vector for $pmux cell $procmux$5450: $auto$opt_reduce.cc:134:opt_mux$7164
    New ctrl vector for $pmux cell $procmux$5485: { $procmux$5348_CMP $auto$opt_reduce.cc:134:opt_mux$7166 }
    New ctrl vector for $pmux cell $procmux$5513: $auto$opt_reduce.cc:134:opt_mux$7168
    New ctrl vector for $pmux cell $procmux$5519: $auto$opt_reduce.cc:134:opt_mux$7170
    New ctrl vector for $pmux cell $procmux$5582: { $procmux$5569_CMP $procmux$5561_CMP $auto$opt_reduce.cc:134:opt_mux$7172 }
    New ctrl vector for $pmux cell $procmux$5611: $auto$opt_reduce.cc:134:opt_mux$7174
    New ctrl vector for $pmux cell $procmux$5631: $auto$opt_reduce.cc:134:opt_mux$7176
    New ctrl vector for $pmux cell $procmux$5651: $auto$opt_reduce.cc:134:opt_mux$7178
    New ctrl vector for $pmux cell $procmux$5671: $auto$opt_reduce.cc:134:opt_mux$7180
    New ctrl vector for $pmux cell $procmux$5706: { $procmux$5569_CMP $auto$opt_reduce.cc:134:opt_mux$7182 }
    New ctrl vector for $pmux cell $procmux$5734: $auto$opt_reduce.cc:134:opt_mux$7184
    New ctrl vector for $pmux cell $procmux$5740: $auto$opt_reduce.cc:134:opt_mux$7186
    New ctrl vector for $pmux cell $procmux$5803: { $procmux$5790_CMP $procmux$5782_CMP $auto$opt_reduce.cc:134:opt_mux$7188 }
    New ctrl vector for $pmux cell $procmux$5832: $auto$opt_reduce.cc:134:opt_mux$7190
    New ctrl vector for $pmux cell $procmux$5852: $auto$opt_reduce.cc:134:opt_mux$7192
    New ctrl vector for $pmux cell $procmux$5872: $auto$opt_reduce.cc:134:opt_mux$7194
    New ctrl vector for $pmux cell $procmux$5892: $auto$opt_reduce.cc:134:opt_mux$7196
    New ctrl vector for $pmux cell $procmux$5927: { $procmux$5790_CMP $auto$opt_reduce.cc:134:opt_mux$7198 }
    New ctrl vector for $pmux cell $procmux$5955: $auto$opt_reduce.cc:134:opt_mux$7200
    New ctrl vector for $pmux cell $procmux$5961: $auto$opt_reduce.cc:134:opt_mux$7202
    New ctrl vector for $pmux cell $procmux$6024: { $procmux$6011_CMP $procmux$6003_CMP $auto$opt_reduce.cc:134:opt_mux$7204 }
    New ctrl vector for $pmux cell $procmux$6053: $auto$opt_reduce.cc:134:opt_mux$7206
    New ctrl vector for $pmux cell $procmux$6073: $auto$opt_reduce.cc:134:opt_mux$7208
    New ctrl vector for $pmux cell $procmux$6093: $auto$opt_reduce.cc:134:opt_mux$7210
    New ctrl vector for $pmux cell $procmux$6113: $auto$opt_reduce.cc:134:opt_mux$7212
    New ctrl vector for $pmux cell $procmux$6148: { $procmux$6011_CMP $auto$opt_reduce.cc:134:opt_mux$7214 }
    New ctrl vector for $pmux cell $procmux$6176: $auto$opt_reduce.cc:134:opt_mux$7216
    New ctrl vector for $pmux cell $procmux$6182: $auto$opt_reduce.cc:134:opt_mux$7218
    New ctrl vector for $pmux cell $procmux$6406: $auto$opt_reduce.cc:134:opt_mux$7220
    New ctrl vector for $pmux cell $procmux$6416: $auto$opt_reduce.cc:134:opt_mux$7222
    New ctrl vector for $pmux cell $procmux$6433: { $procmux$6337_CMP $auto$opt_reduce.cc:134:opt_mux$7224 $procmux$6328_CMP }
    New ctrl vector for $pmux cell $procmux$6454: $auto$opt_reduce.cc:134:opt_mux$7226
    New ctrl vector for $pmux cell $procmux$6459: $auto$opt_reduce.cc:134:opt_mux$7228
    New ctrl vector for $pmux cell $procmux$6465: { $procmux$6353_CMP $procmux$6342_CMP $auto$opt_reduce.cc:134:opt_mux$7230 $procmux$6328_CMP }
    New ctrl vector for $pmux cell $procmux$6488: $auto$opt_reduce.cc:134:opt_mux$7232
  Optimizing cells in module \beaglewire.
Performed a total of 89 changes.

17.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
<suppressed ~375 debug messages>
Removed a total of 125 cells.

17.11.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$6989 ($dff) from module beaglewire.
Setting constant 0-bit at position 1 on $procdff$6989 ($dff) from module beaglewire.

17.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 0 unused cells and 690 unused wires.
<suppressed ~31 debug messages>

17.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~7 debug messages>

17.11.9. Rerunning OPT passes. (Maybe there is more to do..)

17.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \beaglewire..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $procmux$5013.
    dead port 2/2 on $mux $procmux$5013.
    dead port 1/2 on $mux $procmux$5017.
    dead port 1/2 on $mux $procmux$6488.
    dead port 2/2 on $mux $procmux$6488.
Removed 5 multiplexer ports.
<suppressed ~563 debug messages>

17.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \beaglewire.
    New ctrl vector for $pmux cell $procmux$4691: $auto$opt_reduce.cc:134:opt_mux$7118
    New ctrl vector for $pmux cell $procmux$6465: { $auto$opt_reduce.cc:134:opt_mux$7234 $auto$opt_reduce.cc:134:opt_mux$7230 $procmux$6328_CMP }
    New ctrl vector for $pmux cell $procmux$6479: { $auto$opt_reduce.cc:134:opt_mux$7236 $procmux$6328_CMP }
  Optimizing cells in module \beaglewire.
Performed a total of 3 changes.

17.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

17.11.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 1 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 2 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 3 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 4 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 5 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 6 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 7 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 8 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 9 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 10 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 11 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 12 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 13 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 14 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 15 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 16 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 17 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 18 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 19 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 20 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 21 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 22 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 23 on $procdff$6863 ($dff) from module beaglewire.
Setting constant 0-bit at position 0 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 1 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 2 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 3 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 4 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 5 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 6 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 7 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 8 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 9 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 10 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 11 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 12 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 13 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 14 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 15 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 24 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 25 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 26 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 27 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 28 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 29 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 30 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 31 on $procdff$6860 ($dff) from module beaglewire.
Setting constant 0-bit at position 0 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 1 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 2 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 3 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 4 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 5 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 6 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 7 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 16 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 17 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 18 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 19 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 20 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 21 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 22 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 23 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 24 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 25 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 26 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 27 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 28 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 29 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 30 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 31 on $procdff$6857 ($dff) from module beaglewire.
Setting constant 0-bit at position 8 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 9 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 10 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 11 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 12 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 13 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 14 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 15 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 16 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 17 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 18 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 19 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 20 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 21 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 22 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 23 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 24 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 25 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 26 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 27 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 28 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 29 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 30 on $procdff$6854 ($dff) from module beaglewire.
Setting constant 0-bit at position 31 on $procdff$6854 ($dff) from module beaglewire.

17.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 1 unused cells and 7 unused wires.
<suppressed ~5 debug messages>

17.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.11.16. Rerunning OPT passes. (Maybe there is more to do..)

17.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \beaglewire..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~563 debug messages>

17.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \beaglewire.
Performed a total of 0 changes.

17.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.11.20. Executing OPT_DFF pass (perform DFF optimizations).

17.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.11.23. Finished OPT passes. (There is nothing left to do.)

17.12. Executing FSM pass (extract and optimize FSM).

17.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking beaglewire.$flatten\serv_rf_top.\rf_ram.$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:16$2470_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6136$393_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6146$394_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6236$403_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6246$404_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6256$405_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6266$406_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6276$407_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6286$408_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6156$395_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6166$396_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6176$397_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6186$398_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6196$399_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6206$400_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6216$401_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6226$402_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6022$387_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_EN as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking beaglewire.builder_bankmachine0_state as FSM state register:
    Register has an initialization value.
Not marking beaglewire.builder_bankmachine1_state as FSM state register:
    Register has an initialization value.
Not marking beaglewire.builder_bankmachine2_state as FSM state register:
    Register has an initialization value.
Not marking beaglewire.builder_bankmachine3_state as FSM state register:
    Register has an initialization value.
Not marking beaglewire.builder_fsm_state as FSM state register:
    Register has an initialization value.
Not marking beaglewire.builder_fullmemorywe_state as FSM state register:
    Register has an initialization value.
Not marking beaglewire.builder_grant as FSM state register:
    Register has an initialization value.
Not marking beaglewire.builder_multiplexer_state as FSM state register:
    Register has an initialization value.
Not marking beaglewire.builder_refresher_state as FSM state register:
    Register has an initialization value.
Not marking beaglewire.builder_state as FSM state register:
    Register has an initialization value.
Not marking beaglewire.builder_uartwishbonebridge_state as FSM state register:
    Register has an initialization value.
Not marking beaglewire.main_sdram_choose_req_grant as FSM state register:
    Register has an initialization value.
Not marking beaglewire.main_sdram_cmd_payload_a as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.
Not marking beaglewire.main_sdram_dfi_p0_bank as FSM state register:
    Users of register don't seem to benefit from recoding.
    Register has an initialization value.

17.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).

17.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).

17.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).

17.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

17.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

17.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

17.13. Executing OPT pass (performing simple optimizations).

17.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \beaglewire..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~563 debug messages>

17.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \beaglewire.
Performed a total of 0 changes.

17.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$7116 ($dff) from module beaglewire (D = $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4541$1395_Y, Q = \main_crg_por_count).
Adding SRST signal on $procdff$7113 ($dff) from module beaglewire (D = \builder_next_state, Q = \builder_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7238 ($sdff) from module beaglewire (D = \builder_next_state, Q = \builder_state).
Adding SRST signal on $procdff$7112 ($dff) from module beaglewire (D = $procmux$3489_Y, Q = \builder_csr_bankarray_interface5_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$7111 ($dff) from module beaglewire (D = $procmux$3524_Y, Q = \builder_csr_bankarray_interface4_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$7110 ($dff) from module beaglewire (D = $procmux$3541_Y, Q = \builder_csr_bankarray_interface3_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$7109 ($dff) from module beaglewire (D = $procmux$3559_Y, Q = \builder_csr_bankarray_interface2_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$7108 ($dff) from module beaglewire (D = $procmux$3571_Y [31:4], Q = \builder_csr_bankarray_interface1_bank_bus_dat_r [31:4], rval = 28'0000000000000000000000000000).
Adding SRST signal on $procdff$7108 ($dff) from module beaglewire (D = \main_leds_storage, Q = \builder_csr_bankarray_interface1_bank_bus_dat_r [3:0], rval = 4'0000).
Adding SRST signal on $procdff$7107 ($dff) from module beaglewire (D = \builder_csr_bankarray_sel, Q = \builder_csr_bankarray_sel_r, rval = 1'0).
Adding SRST signal on $procdff$7106 ($dff) from module beaglewire (D = $procmux$3583_Y, Q = \builder_csr_bankarray_interface0_bank_bus_dat_r, rval = 0).
Adding SRST signal on $procdff$7105 ($dff) from module beaglewire (D = $procmux$3722_Y, Q = \builder_count, rval = 20'11110100001001000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7256 ($sdff) from module beaglewire (D = $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5487$1634_Y, Q = \builder_count).
Adding SRST signal on $procdff$7104 ($dff) from module beaglewire (D = \builder_slave_sel, Q = \builder_slave_sel_r, rval = 4'0000).
Adding SRST signal on $procdff$7103 ($dff) from module beaglewire (D = $procmux$3735_Y, Q = \builder_grant, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7259 ($sdff) from module beaglewire (D = $procmux$3735_Y, Q = \builder_grant).
Adding EN signal on $procdff$7102 ($dff) from module beaglewire (D = \builder_basesoc_dat_w_basesoc_next_value0, Q = \builder_basesoc_dat_w).
Adding SRST signal on $procdff$7101 ($dff) from module beaglewire (D = $procmux$3757_Y, Q = \builder_basesoc_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7278 ($sdff) from module beaglewire (D = \builder_basesoc_we_basesoc_next_value2, Q = \builder_basesoc_we).
Adding EN signal on $procdff$7100 ($dff) from module beaglewire (D = \builder_basesoc_adr_basesoc_next_value1, Q = \builder_basesoc_adr).
Adding SRST signal on $auto$opt_dff.cc:764:run$7280 ($dffe) from module beaglewire (D = \builder_basesoc_wishbone_adr [13:0], Q = \builder_basesoc_adr, rval = 14'00000000000000).
Adding SRST signal on $procdff$7099 ($dff) from module beaglewire (D = \builder_fsm_next_state, Q = \builder_fsm_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7286 ($sdff) from module beaglewire (D = \builder_fsm_next_state, Q = \builder_fsm_state).
Adding SRST signal on $procdff$7098 ($dff) from module beaglewire (D = \builder_litedramnativeportconverter_next_state, Q = \builder_litedramnativeportconverter_state, rval = 1'0).
Adding SRST signal on $procdff$7097 ($dff) from module beaglewire (D = \builder_fullmemorywe_next_state, Q = \builder_fullmemorywe_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7297 ($sdff) from module beaglewire (D = \builder_fullmemorywe_next_state, Q = \builder_fullmemorywe_state).
Adding SRST signal on $procdff$7096 ($dff) from module beaglewire (D = \builder_new_master_rdata_valid2, Q = \builder_new_master_rdata_valid3, rval = 1'0).
Adding SRST signal on $procdff$7095 ($dff) from module beaglewire (D = \builder_new_master_rdata_valid1, Q = \builder_new_master_rdata_valid2, rval = 1'0).
Adding SRST signal on $procdff$7094 ($dff) from module beaglewire (D = \builder_new_master_rdata_valid0, Q = \builder_new_master_rdata_valid1, rval = 1'0).
Adding SRST signal on $procdff$7093 ($dff) from module beaglewire (D = $or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5338$1618_Y, Q = \builder_new_master_rdata_valid0, rval = 1'0).
Adding SRST signal on $procdff$7092 ($dff) from module beaglewire (D = $or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5337$1606_Y, Q = \builder_new_master_wdata_ready, rval = 1'0).
Adding SRST signal on $procdff$7091 ($dff) from module beaglewire (D = \builder_multiplexer_next_state, Q = \builder_multiplexer_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7312 ($sdff) from module beaglewire (D = \builder_multiplexer_next_state, Q = \builder_multiplexer_state).
Adding SRST signal on $procdff$7090 ($dff) from module beaglewire (D = \builder_bankmachine3_next_state, Q = \builder_bankmachine3_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7328 ($sdff) from module beaglewire (D = \builder_bankmachine3_next_state, Q = \builder_bankmachine3_state).
Adding SRST signal on $procdff$7089 ($dff) from module beaglewire (D = \builder_bankmachine2_next_state, Q = \builder_bankmachine2_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7348 ($sdff) from module beaglewire (D = \builder_bankmachine2_next_state, Q = \builder_bankmachine2_state).
Adding SRST signal on $procdff$7088 ($dff) from module beaglewire (D = \builder_bankmachine1_next_state, Q = \builder_bankmachine1_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7368 ($sdff) from module beaglewire (D = \builder_bankmachine1_next_state, Q = \builder_bankmachine1_state).
Adding SRST signal on $procdff$7087 ($dff) from module beaglewire (D = \builder_bankmachine0_next_state, Q = \builder_bankmachine0_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7388 ($sdff) from module beaglewire (D = \builder_bankmachine0_next_state, Q = \builder_bankmachine0_state).
Adding SRST signal on $procdff$7086 ($dff) from module beaglewire (D = \builder_refresher_next_state, Q = \builder_refresher_state, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7408 ($sdff) from module beaglewire (D = \builder_refresher_next_state, Q = \builder_refresher_state).
Adding SRST signal on $procdff$7085 ($dff) from module beaglewire (D = \builder_uartwishbonebridge_next_state, Q = \builder_uartwishbonebridge_state, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7420 ($sdff) from module beaglewire (D = \builder_uartwishbonebridge_next_state, Q = \builder_uartwishbonebridge_state).
Adding SRST signal on $procdff$7084 ($dff) from module beaglewire (D = \builder_uartwishbonebridge_rs232phyrx_next_state, Q = \builder_uartwishbonebridge_rs232phyrx_state, rval = 1'0).
Adding SRST signal on $procdff$7083 ($dff) from module beaglewire (D = \builder_uartwishbonebridge_rs232phytx_next_state, Q = \builder_uartwishbonebridge_rs232phytx_state, rval = 1'0).
Adding SRST signal on $procdff$7082 ($dff) from module beaglewire (D = $or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3289$1038_Y, Q = \main_wishbone_bridge_aborted, rval = 1'0).
Adding SRST signal on $procdff$7081 ($dff) from module beaglewire (D = $procmux$3770_Y, Q = \main_wishbone_bridge_rdata_converter_converter_strobe_all, rval = 1'0).
Adding SRST signal on $procdff$7080 ($dff) from module beaglewire (D = $procmux$3779_Y, Q = \main_wishbone_bridge_rdata_converter_converter_demux, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7456 ($sdff) from module beaglewire (D = $procmux$3777_Y, Q = \main_wishbone_bridge_rdata_converter_converter_demux).
Adding SRST signal on $procdff$7078 ($dff) from module beaglewire (D = { $procmux$3217_Y $procmux$3703_Y $procmux$3229_Y $procmux$3238_Y $procmux$3248_Y $procmux$3259_Y $procmux$3271_Y $procmux$3284_Y $procmux$3298_Y $procmux$3313_Y $procmux$3329_Y $procmux$3346_Y $procmux$3364_Y $procmux$3383_Y $procmux$3403_Y $procmux$3424_Y }, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data, rval = 128'00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [127:120]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [111:104]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [103:96]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [95:88]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [87:80]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [79:72]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [71:64]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [63:56]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [55:48]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [47:40]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [39:32]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [31:24]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [23:16]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [15:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$7458 ($sdff) from module beaglewire (D = \main_wishbone_bridge_rdata_converter_converter_sink_payload_data, Q = \main_wishbone_bridge_rdata_converter_converter_source_payload_data [119:112]).
Adding SRST signal on $procdff$7075 ($dff) from module beaglewire (D = $procmux$3811_Y, Q = \main_wishbone_bridge_wdata_converter_converter_mux, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7507 ($sdff) from module beaglewire (D = $procmux$3809_Y, Q = \main_wishbone_bridge_wdata_converter_converter_mux).
Adding SRST signal on $procdff$7074 ($dff) from module beaglewire (D = $procmux$3815_Y, Q = \main_wishbone_bridge_count, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7509 ($sdff) from module beaglewire (D = \main_wishbone_bridge_count_subfragments_litedramnativeportconverter_next_value, Q = \main_wishbone_bridge_count).
Adding SRST signal on $procdff$7072 ($dff) from module beaglewire (D = $procmux$3822_Y, Q = \main_sdram_time1, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7511 ($sdff) from module beaglewire (D = $procmux$3822_Y, Q = \main_sdram_time1).
Adding SRST signal on $procdff$7071 ($dff) from module beaglewire (D = $procmux$3829_Y, Q = \main_sdram_time0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$7515 ($sdff) from module beaglewire (D = $procmux$3829_Y, Q = \main_sdram_time0).
Adding SRST signal on $procdff$7070 ($dff) from module beaglewire (D = $procmux$3836_Y [2], Q = \main_sdram_twtrcon_count [2], rval = 1'0).
Adding SRST signal on $procdff$7070 ($dff) from module beaglewire (D = $procmux$3833_Y [1:0], Q = \main_sdram_twtrcon_count [1:0], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7522 ($sdff) from module beaglewire (D = $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5330$1593_Y [1:0], Q = \main_sdram_twtrcon_count [1:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$7519 ($sdff) from module beaglewire (D = $procmux$3836_Y [2], Q = \main_sdram_twtrcon_count [2]).
Adding SRST signal on $procdff$7069 ($dff) from module beaglewire (D = $procmux$3842_Y, Q = \main_sdram_twtrcon_ready, rval = 1'0).
Adding SRST signal on $procdff$7068 ($dff) from module beaglewire (D = $procmux$3849_Y, Q = \main_sdram_tccdcon_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7532 ($sdff) from module beaglewire (D = $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5315$1590_Y, Q = \main_sdram_tccdcon_count).
Adding SRST signal on $procdff$7067 ($dff) from module beaglewire (D = $procmux$3861_Y, Q = \main_sdram_tccdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$7066 ($dff) from module beaglewire (D = $procmux$3865_Y, Q = \main_sdram_trrdcon_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7537 ($sdff) from module beaglewire (D = $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5300$1587_Y, Q = \main_sdram_trrdcon_count).
Adding SRST signal on $procdff$7065 ($dff) from module beaglewire (D = $procmux$3877_Y, Q = \main_sdram_trrdcon_ready, rval = 1'0).
Adding SRST signal on $procdff$7064 ($dff) from module beaglewire (D = $procmux$3918_Y, Q = \main_sdram_choose_req_grant, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7540 ($sdff) from module beaglewire (D = $procmux$3889_Y, Q = \main_sdram_choose_req_grant).
Adding SRST signal on $procdff$7062 ($dff) from module beaglewire (D = $procmux$3966_Y [1], Q = \main_sdram_bankmachine3_trascon_count [1], rval = 1'0).
Adding SRST signal on $procdff$7062 ($dff) from module beaglewire (D = $procmux$3963_Y [0], Q = \main_sdram_bankmachine3_trascon_count [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7557 ($sdff) from module beaglewire (D = $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5150$1575_Y [0], Q = \main_sdram_bankmachine3_trascon_count [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$7554 ($sdff) from module beaglewire (D = $procmux$3966_Y [1], Q = \main_sdram_bankmachine3_trascon_count [1]).
Adding SRST signal on $procdff$7061 ($dff) from module beaglewire (D = $procmux$3972_Y, Q = \main_sdram_bankmachine3_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$7060 ($dff) from module beaglewire (D = $procmux$3982_Y, Q = \main_sdram_bankmachine3_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7565 ($sdff) from module beaglewire (D = $procmux$3982_Y, Q = \main_sdram_bankmachine3_trccon_count).
Adding SRST signal on $procdff$7059 ($dff) from module beaglewire (D = $procmux$3988_Y, Q = \main_sdram_bankmachine3_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$7058 ($dff) from module beaglewire (D = $procmux$3998_Y, Q = \main_sdram_bankmachine3_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7572 ($sdff) from module beaglewire (D = $procmux$3998_Y, Q = \main_sdram_bankmachine3_twtpcon_count).
Adding SRST signal on $procdff$7057 ($dff) from module beaglewire (D = $procmux$4004_Y, Q = \main_sdram_bankmachine3_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$7056 ($dff) from module beaglewire (D = $procmux$4011_Y, Q = \main_sdram_bankmachine3_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7581 ($sdff) from module beaglewire (D = 1'1, Q = \main_sdram_bankmachine3_row_opened).
Adding SRST signal on $procdff$7055 ($dff) from module beaglewire (D = $procmux$4021_Y, Q = \main_sdram_bankmachine3_row, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7583 ($sdff) from module beaglewire (D = \main_sdram_bankmachine3_cmd_buffer_source_payload_addr [22:10], Q = \main_sdram_bankmachine3_row).
Adding SRST signal on $procdff$7054 ($dff) from module beaglewire (D = $procmux$4025_Y, Q = \main_sdram_bankmachine3_cmd_buffer_source_payload_addr, rval = 23'00000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7589 ($sdff) from module beaglewire (D = \main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r [23:1], Q = \main_sdram_bankmachine3_cmd_buffer_source_payload_addr).
Adding SRST signal on $procdff$7053 ($dff) from module beaglewire (D = $procmux$4029_Y, Q = \main_sdram_bankmachine3_cmd_buffer_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7591 ($sdff) from module beaglewire (D = \main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r [0], Q = \main_sdram_bankmachine3_cmd_buffer_source_payload_we).
Adding SRST signal on $procdff$7050 ($dff) from module beaglewire (D = $procmux$4037_Y, Q = \main_sdram_bankmachine3_cmd_buffer_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7593 ($sdff) from module beaglewire (D = \main_sdram_bankmachine3_cmd_buffer_lookahead_source_valid, Q = \main_sdram_bankmachine3_cmd_buffer_source_valid).
Adding SRST signal on $procdff$7049 ($dff) from module beaglewire (D = $procmux$4041_Y, Q = \main_sdram_bankmachine3_cmd_buffer_lookahead_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7595 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5093$1559_Y, Q = \main_sdram_bankmachine3_cmd_buffer_lookahead_consume).
Adding SRST signal on $procdff$7048 ($dff) from module beaglewire (D = $procmux$4045_Y, Q = \main_sdram_bankmachine3_cmd_buffer_lookahead_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7597 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5090$1558_Y, Q = \main_sdram_bankmachine3_cmd_buffer_lookahead_produce).
Adding SRST signal on $procdff$7047 ($dff) from module beaglewire (D = $procmux$4054_Y, Q = \main_sdram_bankmachine3_cmd_buffer_lookahead_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7599 ($sdff) from module beaglewire (D = $procmux$4054_Y, Q = \main_sdram_bankmachine3_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$7046 ($dff) from module beaglewire (D = $procmux$4061_Y [1], Q = \main_sdram_bankmachine2_trascon_count [1], rval = 1'0).
Adding SRST signal on $procdff$7046 ($dff) from module beaglewire (D = $procmux$4058_Y [0], Q = \main_sdram_bankmachine2_trascon_count [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7610 ($sdff) from module beaglewire (D = $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5074$1553_Y [0], Q = \main_sdram_bankmachine2_trascon_count [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$7607 ($sdff) from module beaglewire (D = $procmux$4061_Y [1], Q = \main_sdram_bankmachine2_trascon_count [1]).
Adding SRST signal on $procdff$7045 ($dff) from module beaglewire (D = $procmux$4067_Y, Q = \main_sdram_bankmachine2_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$7044 ($dff) from module beaglewire (D = $procmux$4077_Y, Q = \main_sdram_bankmachine2_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7618 ($sdff) from module beaglewire (D = $procmux$4077_Y, Q = \main_sdram_bankmachine2_trccon_count).
Adding SRST signal on $procdff$7043 ($dff) from module beaglewire (D = $procmux$4083_Y, Q = \main_sdram_bankmachine2_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$7042 ($dff) from module beaglewire (D = $procmux$4093_Y, Q = \main_sdram_bankmachine2_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7625 ($sdff) from module beaglewire (D = $procmux$4093_Y, Q = \main_sdram_bankmachine2_twtpcon_count).
Adding SRST signal on $procdff$7041 ($dff) from module beaglewire (D = $procmux$4099_Y, Q = \main_sdram_bankmachine2_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$7040 ($dff) from module beaglewire (D = $procmux$4106_Y, Q = \main_sdram_bankmachine2_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7634 ($sdff) from module beaglewire (D = 1'1, Q = \main_sdram_bankmachine2_row_opened).
Adding SRST signal on $procdff$7039 ($dff) from module beaglewire (D = $procmux$4116_Y, Q = \main_sdram_bankmachine2_row, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7636 ($sdff) from module beaglewire (D = \main_sdram_bankmachine2_cmd_buffer_source_payload_addr [22:10], Q = \main_sdram_bankmachine2_row).
Adding SRST signal on $procdff$7038 ($dff) from module beaglewire (D = $procmux$4120_Y, Q = \main_sdram_bankmachine2_cmd_buffer_source_payload_addr, rval = 23'00000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7642 ($sdff) from module beaglewire (D = \main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r [23:1], Q = \main_sdram_bankmachine2_cmd_buffer_source_payload_addr).
Adding SRST signal on $procdff$7037 ($dff) from module beaglewire (D = $procmux$4124_Y, Q = \main_sdram_bankmachine2_cmd_buffer_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7644 ($sdff) from module beaglewire (D = \main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r [0], Q = \main_sdram_bankmachine2_cmd_buffer_source_payload_we).
Adding SRST signal on $procdff$7034 ($dff) from module beaglewire (D = $procmux$4132_Y, Q = \main_sdram_bankmachine2_cmd_buffer_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7646 ($sdff) from module beaglewire (D = \main_sdram_bankmachine2_cmd_buffer_lookahead_source_valid, Q = \main_sdram_bankmachine2_cmd_buffer_source_valid).
Adding SRST signal on $procdff$7033 ($dff) from module beaglewire (D = $procmux$4136_Y, Q = \main_sdram_bankmachine2_cmd_buffer_lookahead_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7648 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5017$1537_Y, Q = \main_sdram_bankmachine2_cmd_buffer_lookahead_consume).
Adding SRST signal on $procdff$7032 ($dff) from module beaglewire (D = $procmux$4140_Y, Q = \main_sdram_bankmachine2_cmd_buffer_lookahead_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7650 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5014$1536_Y, Q = \main_sdram_bankmachine2_cmd_buffer_lookahead_produce).
Adding SRST signal on $procdff$7031 ($dff) from module beaglewire (D = $procmux$4149_Y, Q = \main_sdram_bankmachine2_cmd_buffer_lookahead_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7652 ($sdff) from module beaglewire (D = $procmux$4149_Y, Q = \main_sdram_bankmachine2_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$7030 ($dff) from module beaglewire (D = $procmux$4156_Y [1], Q = \main_sdram_bankmachine1_trascon_count [1], rval = 1'0).
Adding SRST signal on $procdff$7030 ($dff) from module beaglewire (D = $procmux$4153_Y [0], Q = \main_sdram_bankmachine1_trascon_count [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7663 ($sdff) from module beaglewire (D = $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4998$1531_Y [0], Q = \main_sdram_bankmachine1_trascon_count [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$7660 ($sdff) from module beaglewire (D = $procmux$4156_Y [1], Q = \main_sdram_bankmachine1_trascon_count [1]).
Adding SRST signal on $procdff$7029 ($dff) from module beaglewire (D = $procmux$4162_Y, Q = \main_sdram_bankmachine1_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$7028 ($dff) from module beaglewire (D = $procmux$4172_Y, Q = \main_sdram_bankmachine1_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7671 ($sdff) from module beaglewire (D = $procmux$4172_Y, Q = \main_sdram_bankmachine1_trccon_count).
Adding SRST signal on $procdff$7027 ($dff) from module beaglewire (D = $procmux$4178_Y, Q = \main_sdram_bankmachine1_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$7026 ($dff) from module beaglewire (D = $procmux$4188_Y, Q = \main_sdram_bankmachine1_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7678 ($sdff) from module beaglewire (D = $procmux$4188_Y, Q = \main_sdram_bankmachine1_twtpcon_count).
Adding SRST signal on $procdff$7025 ($dff) from module beaglewire (D = $procmux$4194_Y, Q = \main_sdram_bankmachine1_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$7024 ($dff) from module beaglewire (D = $procmux$4201_Y, Q = \main_sdram_bankmachine1_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7687 ($sdff) from module beaglewire (D = 1'1, Q = \main_sdram_bankmachine1_row_opened).
Adding SRST signal on $procdff$7023 ($dff) from module beaglewire (D = $procmux$4211_Y, Q = \main_sdram_bankmachine1_row, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7689 ($sdff) from module beaglewire (D = \main_sdram_bankmachine1_cmd_buffer_source_payload_addr [22:10], Q = \main_sdram_bankmachine1_row).
Adding SRST signal on $procdff$7022 ($dff) from module beaglewire (D = $procmux$4215_Y, Q = \main_sdram_bankmachine1_cmd_buffer_source_payload_addr, rval = 23'00000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7695 ($sdff) from module beaglewire (D = \main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r [23:1], Q = \main_sdram_bankmachine1_cmd_buffer_source_payload_addr).
Adding SRST signal on $procdff$7021 ($dff) from module beaglewire (D = $procmux$4219_Y, Q = \main_sdram_bankmachine1_cmd_buffer_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7697 ($sdff) from module beaglewire (D = \main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r [0], Q = \main_sdram_bankmachine1_cmd_buffer_source_payload_we).
Adding SRST signal on $procdff$7018 ($dff) from module beaglewire (D = $procmux$4227_Y, Q = \main_sdram_bankmachine1_cmd_buffer_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7699 ($sdff) from module beaglewire (D = \main_sdram_bankmachine1_cmd_buffer_lookahead_source_valid, Q = \main_sdram_bankmachine1_cmd_buffer_source_valid).
Adding SRST signal on $procdff$7017 ($dff) from module beaglewire (D = $procmux$4231_Y, Q = \main_sdram_bankmachine1_cmd_buffer_lookahead_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7701 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4941$1515_Y, Q = \main_sdram_bankmachine1_cmd_buffer_lookahead_consume).
Adding SRST signal on $procdff$7016 ($dff) from module beaglewire (D = $procmux$4235_Y, Q = \main_sdram_bankmachine1_cmd_buffer_lookahead_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7703 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4938$1514_Y, Q = \main_sdram_bankmachine1_cmd_buffer_lookahead_produce).
Adding SRST signal on $procdff$7015 ($dff) from module beaglewire (D = $procmux$4244_Y, Q = \main_sdram_bankmachine1_cmd_buffer_lookahead_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7705 ($sdff) from module beaglewire (D = $procmux$4244_Y, Q = \main_sdram_bankmachine1_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$7014 ($dff) from module beaglewire (D = $procmux$4251_Y [1], Q = \main_sdram_bankmachine0_trascon_count [1], rval = 1'0).
Adding SRST signal on $procdff$7014 ($dff) from module beaglewire (D = $procmux$4248_Y [0], Q = \main_sdram_bankmachine0_trascon_count [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7716 ($sdff) from module beaglewire (D = $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4922$1509_Y [0], Q = \main_sdram_bankmachine0_trascon_count [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$7713 ($sdff) from module beaglewire (D = $procmux$4251_Y [1], Q = \main_sdram_bankmachine0_trascon_count [1]).
Adding SRST signal on $procdff$7013 ($dff) from module beaglewire (D = $procmux$4257_Y, Q = \main_sdram_bankmachine0_trascon_ready, rval = 1'0).
Adding SRST signal on $procdff$7012 ($dff) from module beaglewire (D = $procmux$4267_Y, Q = \main_sdram_bankmachine0_trccon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7724 ($sdff) from module beaglewire (D = $procmux$4267_Y, Q = \main_sdram_bankmachine0_trccon_count).
Adding SRST signal on $procdff$7011 ($dff) from module beaglewire (D = $procmux$4273_Y, Q = \main_sdram_bankmachine0_trccon_ready, rval = 1'0).
Adding SRST signal on $procdff$7010 ($dff) from module beaglewire (D = $procmux$4283_Y, Q = \main_sdram_bankmachine0_twtpcon_count, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7731 ($sdff) from module beaglewire (D = $procmux$4283_Y, Q = \main_sdram_bankmachine0_twtpcon_count).
Adding SRST signal on $procdff$7009 ($dff) from module beaglewire (D = $procmux$4289_Y, Q = \main_sdram_bankmachine0_twtpcon_ready, rval = 1'0).
Adding SRST signal on $procdff$7008 ($dff) from module beaglewire (D = $procmux$4296_Y, Q = \main_sdram_bankmachine0_row_opened, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7740 ($sdff) from module beaglewire (D = 1'1, Q = \main_sdram_bankmachine0_row_opened).
Adding SRST signal on $procdff$7007 ($dff) from module beaglewire (D = $procmux$4306_Y, Q = \main_sdram_bankmachine0_row, rval = 13'0000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7742 ($sdff) from module beaglewire (D = \main_sdram_bankmachine0_cmd_buffer_source_payload_addr [22:10], Q = \main_sdram_bankmachine0_row).
Adding SRST signal on $procdff$7006 ($dff) from module beaglewire (D = $procmux$4310_Y, Q = \main_sdram_bankmachine0_cmd_buffer_source_payload_addr, rval = 23'00000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7748 ($sdff) from module beaglewire (D = \main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r [23:1], Q = \main_sdram_bankmachine0_cmd_buffer_source_payload_addr).
Adding SRST signal on $procdff$7005 ($dff) from module beaglewire (D = $procmux$4314_Y, Q = \main_sdram_bankmachine0_cmd_buffer_source_payload_we, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7750 ($sdff) from module beaglewire (D = \main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r [0], Q = \main_sdram_bankmachine0_cmd_buffer_source_payload_we).
Adding SRST signal on $procdff$7002 ($dff) from module beaglewire (D = $procmux$4322_Y, Q = \main_sdram_bankmachine0_cmd_buffer_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7752 ($sdff) from module beaglewire (D = \main_sdram_bankmachine0_cmd_buffer_lookahead_source_valid, Q = \main_sdram_bankmachine0_cmd_buffer_source_valid).
Adding SRST signal on $procdff$7001 ($dff) from module beaglewire (D = $procmux$4326_Y, Q = \main_sdram_bankmachine0_cmd_buffer_lookahead_consume, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7754 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4865$1493_Y, Q = \main_sdram_bankmachine0_cmd_buffer_lookahead_consume).
Adding SRST signal on $procdff$7000 ($dff) from module beaglewire (D = $procmux$4330_Y, Q = \main_sdram_bankmachine0_cmd_buffer_lookahead_produce, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7756 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4862$1492_Y, Q = \main_sdram_bankmachine0_cmd_buffer_lookahead_produce).
Adding SRST signal on $procdff$6999 ($dff) from module beaglewire (D = $procmux$4339_Y, Q = \main_sdram_bankmachine0_cmd_buffer_lookahead_level, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7758 ($sdff) from module beaglewire (D = $procmux$4339_Y, Q = \main_sdram_bankmachine0_cmd_buffer_lookahead_level).
Adding SRST signal on $procdff$6998 ($dff) from module beaglewire (D = $procmux$4345_Y, Q = \main_sdram_sequencer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7768 ($sdff) from module beaglewire (D = $procmux$4343_Y, Q = \main_sdram_sequencer_count).
Adding SRST signal on $procdff$6997 ($dff) from module beaglewire (D = $procmux$4355_Y, Q = \main_sdram_sequencer_counter, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$7772 ($sdff) from module beaglewire (D = $procmux$4355_Y, Q = \main_sdram_sequencer_counter).
Adding SRST signal on $procdff$6996 ($dff) from module beaglewire (D = $procmux$3637_Y, Q = \main_sdram_sequencer_done1, rval = 1'0).
Adding SRST signal on $procdff$6995 ($dff) from module beaglewire (D = $procmux$4364_Y, Q = \main_sdram_postponer_count, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7777 ($sdff) from module beaglewire (D = $procmux$4362_Y, Q = \main_sdram_postponer_count).
Adding SRST signal on $procdff$6994 ($dff) from module beaglewire (D = $procmux$3676_Y, Q = \main_sdram_postponer_req_o, rval = 1'0).
Adding SRST signal on $procdff$6993 ($dff) from module beaglewire (D = $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4792$1477_Y, Q = \main_sdram_timer_count1, rval = 9'110000110).
Adding SRST signal on $procdff$6992 ($dff) from module beaglewire (D = $procmux$3641_Y, Q = \main_sdram_cmd_payload_we, rval = 1'0).
Adding SRST signal on $procdff$6991 ($dff) from module beaglewire (D = $procmux$3651_Y, Q = \main_sdram_cmd_payload_ras, rval = 1'0).
Adding SRST signal on $procdff$6990 ($dff) from module beaglewire (D = $procmux$3658_Y, Q = \main_sdram_cmd_payload_cas, rval = 1'0).
Adding SRST signal on $procdff$6988 ($dff) from module beaglewire (D = { $procmux$3668_Y [12:11] $procmux$3668_Y [9:0] }, Q = { \main_sdram_cmd_payload_a [12:11] \main_sdram_cmd_payload_a [9:0] }, rval = 12'000000000000).
Adding SRST signal on $procdff$6988 ($dff) from module beaglewire (D = $procmux$3670_Y [10], Q = \main_sdram_cmd_payload_a [10], rval = 1'0).
Adding SRST signal on $procdff$6987 ($dff) from module beaglewire (D = $and$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4510$1381_Y, Q = \main_sdram_dfi_p0_rddata_en, rval = 1'0).
Adding SRST signal on $procdff$6986 ($dff) from module beaglewire (D = \main_sdram_twtrcon_valid, Q = \main_sdram_dfi_p0_wrdata_en, rval = 1'0).
Adding SRST signal on $procdff$6985 ($dff) from module beaglewire (D = $not$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5288$1585_Y, Q = \main_sdram_dfi_p0_we_n, rval = 1'1).
Adding SRST signal on $procdff$6984 ($dff) from module beaglewire (D = $not$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5287$1584_Y, Q = \main_sdram_dfi_p0_ras_n, rval = 1'1).
Adding SRST signal on $procdff$6982 ($dff) from module beaglewire (D = $not$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5286$1583_Y, Q = \main_sdram_dfi_p0_cas_n, rval = 1'1).
Adding SRST signal on $procdff$6981 ($dff) from module beaglewire (D = \main_sdram_choose_req_cmd_payload_ba, Q = \main_sdram_dfi_p0_bank, rval = 2'00).
Adding SRST signal on $procdff$6980 ($dff) from module beaglewire (D = \builder_array_muxed1, Q = \main_sdram_dfi_p0_address, rval = 13'0000000000000).
Adding SRST signal on $procdff$6978 ($dff) from module beaglewire (D = $procmux$4368_Y, Q = \main_sdram_rddata_status, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7821 ($sdff) from module beaglewire (D = \main_sdram_inti_p0_rddata, Q = \main_sdram_rddata_status).
Adding EN signal on $procdff$6976 ($dff) from module beaglewire (D = \builder_basesoc_dat_w [7:0], Q = \main_sdram_wrdata_storage).
Adding EN signal on $procdff$6974 ($dff) from module beaglewire (D = \builder_basesoc_dat_w [1:0], Q = \main_sdram_baddress_storage).
Adding EN signal on $procdff$6972 ($dff) from module beaglewire (D = \builder_basesoc_dat_w [12:0], Q = \main_sdram_address_storage).
Adding SRST signal on $procdff$6970 ($dff) from module beaglewire (D = $procmux$4378_Y, Q = \main_sdram_command_storage, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7826 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [5:0], Q = \main_sdram_command_storage).
Adding SRST signal on $procdff$6968 ($dff) from module beaglewire (D = $procmux$4382_Y, Q = \main_sdram_storage, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:702:run$7828 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [3:0], Q = \main_sdram_storage).
Adding SRST signal on $procdff$6967 ($dff) from module beaglewire (D = { \main_rddata_en [1:0] \main_dfi_p0_rddata_en }, Q = \main_rddata_en, rval = 3'000).
Adding SRST signal on $procdff$6966 ($dff) from module beaglewire (D = \main_rddata_en [2], Q = \main_dfi_p0_rddata_valid, rval = 1'0).
Adding SRST signal on $procdff$6965 ($dff) from module beaglewire (D = $procmux$4387_Y, Q = \main_leds_count, rval = 23'10111110101111000010000).
Adding SRST signal on $procdff$6964 ($dff) from module beaglewire (D = $procmux$4393_Y, Q = \main_leds_mode, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7835 ($sdff) from module beaglewire (D = 1'1, Q = \main_leds_mode).
Adding SRST signal on $procdff$6963 ($dff) from module beaglewire (D = $procmux$4397_Y, Q = \main_leds_chaser, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7837 ($sdff) from module beaglewire (D = { \main_leds_chaser [2:0] $not$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4774$1472_Y }, Q = \main_leds_chaser).
Adding SRST signal on $procdff$6962 ($dff) from module beaglewire (D = \builder_csr_bankarray_csrbank1_out0_re, Q = \main_leds_re, rval = 1'0).
Adding SRST signal on $procdff$6961 ($dff) from module beaglewire (D = $procmux$4401_Y, Q = \main_leds_storage, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7840 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [3:0], Q = \main_leds_storage).
Adding SRST signal on $procdff$6960 ($dff) from module beaglewire (D = $procmux$4408_Y, Q = \main_counter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7844 ($sdff) from module beaglewire (D = $procmux$4408_Y, Q = \main_counter).
Adding SRST signal on $procdff$6959 ($dff) from module beaglewire (D = $procmux$4415_Y, Q = \main_miso, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7848 ($sdff) from module beaglewire (D = \spiflash_miso, Q = \main_miso).
Adding SRST signal on $procdff$6958 ($dff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4742$1455_Y, Q = \main_i, rval = 1'0).
Adding SRST signal on $procdff$6957 ($dff) from module beaglewire (D = { $procmux$3433_Y $procmux$3440_Y [15:2] $procmux$3449_Y }, Q = { \main_sr [31:10] \main_sr [7:0] }, rval = 30'000000000000000000000000000000).
Adding SRST signal on $procdff$6957 ($dff) from module beaglewire (D = $procmux$3438_Y [1:0], Q = \main_sr [9:8], rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7856 ($sdff) from module beaglewire (D = \main_sr [8:7], Q = \main_sr [9:8]).
Adding EN signal on $auto$opt_dff.cc:702:run$7853 ($sdff) from module beaglewire (D = { \main_sr [6:0] \main_miso }, Q = \main_sr [7:0]).
Adding EN signal on $auto$opt_dff.cc:702:run$7853 ($sdff) from module beaglewire (D = $procmux$3433_Y, Q = \main_sr [31:24]).
Adding EN signal on $auto$opt_dff.cc:702:run$7853 ($sdff) from module beaglewire (D = $procmux$3440_Y [15:2], Q = \main_sr [23:10]).
Adding SRST signal on $procdff$6956 ($dff) from module beaglewire (D = $procmux$4427_Y, Q = \main_clk1, rval = 1'0).
Adding SRST signal on $procdff$6955 ($dff) from module beaglewire (D = $procmux$4431_Y, Q = \main_cs_n1, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$7868 ($sdff) from module beaglewire (D = 1'0, Q = \main_cs_n1).
Adding SRST signal on $procdff$6953 ($dff) from module beaglewire (D = $procmux$4437_Y, Q = \main_bitbang_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7870 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [0], Q = \main_bitbang_en_storage).
Adding EN signal on $procdff$6950 ($dff) from module beaglewire (D = \builder_basesoc_dat_w [3:0], Q = \main_bitbang_storage).
Adding SRST signal on $procdff$6949 ($dff) from module beaglewire (D = $procmux$4443_Y, Q = \main_bus_ack, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7875 ($sdff) from module beaglewire (D = 1'1, Q = \main_bus_ack).
Adding SRST signal on $procdff$6948 ($dff) from module beaglewire (D = $procmux$4450_Y, Q = \main_uart_bridge_count, rval = 23'10011000100101101000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7881 ($sdff) from module beaglewire (D = $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4728$1452_Y, Q = \main_uart_bridge_count).
Adding EN signal on $procdff$6947 ($dff) from module beaglewire (D = \main_uart_bridge_words_count_subfragments_next_value1, Q = \main_uart_bridge_words_count).
Adding EN signal on $procdff$6946 ($dff) from module beaglewire (D = \main_uart_bridge_bytes_count_subfragments_next_value0, Q = \main_uart_bridge_bytes_count).
Adding EN signal on $procdff$6945 ($dff) from module beaglewire (D = \main_uart_bridge_data_subfragments_next_value6, Q = \main_uart_bridge_data).
Adding EN signal on $procdff$6944 ($dff) from module beaglewire (D = \main_uart_bridge_address_subfragments_next_value4, Q = \main_uart_bridge_address).
Adding EN signal on $procdff$6943 ($dff) from module beaglewire (D = \main_uart_bridge_length_subfragments_next_value3, Q = \main_uart_bridge_length).
Adding SRST signal on $auto$opt_dff.cc:764:run$7887 ($dffe) from module beaglewire (D = $procmux$6399_Y, Q = \main_uart_bridge_length, rval = 8'00000000).
Adding SRST signal on $procdff$6942 ($dff) from module beaglewire (D = $procmux$4466_Y, Q = \main_uart_bridge_incr, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7891 ($sdff) from module beaglewire (D = \main_uart_bridge_incr_subfragments_next_value5, Q = \main_uart_bridge_incr).
Adding EN signal on $procdff$6941 ($dff) from module beaglewire (D = \main_uart_bridge_cmd_subfragments_next_value2, Q = \main_uart_bridge_cmd).
Adding SRST signal on $auto$opt_dff.cc:764:run$7893 ($dffe) from module beaglewire (D = $procmux$6399_Y, Q = \main_uart_bridge_cmd, rval = 8'00000000).
Adding SRST signal on $procdff$6940 ($dff) from module beaglewire (D = \builder_regs1, Q = \main_uart_bridge_rx_rx_d, rval = 1'0).
Adding SRST signal on $procdff$6939 ($dff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4691$1450_Y [31:0], Q = \main_uart_bridge_rx_phase, rval = 32'10000000000000000000000000000000).
Adding SRST signal on $procdff$6938 ($dff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4691$1450_Y [32], Q = \main_uart_bridge_rx_tick, rval = 1'0).
Adding EN signal on $procdff$6937 ($dff) from module beaglewire (D = \main_uart_bridge_rx_count_subfragments_rs232phyrx_next_value0, Q = \main_uart_bridge_rx_count).
Adding SRST signal on $auto$opt_dff.cc:764:run$7902 ($dffe) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1743$499_Y, Q = \main_uart_bridge_rx_count, rval = 4'0000).
Adding EN signal on $procdff$6936 ($dff) from module beaglewire (D = \main_uart_bridge_rx_data_subfragments_rs232phyrx_next_value1, Q = \main_uart_bridge_rx_data).
Adding SRST signal on $auto$opt_dff.cc:764:run$7906 ($dffe) from module beaglewire (D = { \builder_regs1 \main_uart_bridge_rx_data [7:1] }, Q = \main_uart_bridge_rx_data, rval = 8'00000000).
Adding SRST signal on $procdff$6935 ($dff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4676$1449_Y [31:0], Q = \main_uart_bridge_tx_phase, rval = 9895604).
Adding SRST signal on $procdff$6934 ($dff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4676$1449_Y [32], Q = \main_uart_bridge_tx_tick, rval = 1'0).
Adding EN signal on $procdff$6933 ($dff) from module beaglewire (D = \main_uart_bridge_tx_count_subfragments_rs232phytx_next_value0, Q = \main_uart_bridge_tx_count).
Adding SRST signal on $auto$opt_dff.cc:764:run$7916 ($dffe) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1704$496_Y, Q = \main_uart_bridge_tx_count, rval = 4'0000).
Adding EN signal on $procdff$6932 ($dff) from module beaglewire (D = \main_uart_bridge_tx_data_subfragments_rs232phytx_next_value2, Q = \main_uart_bridge_tx_data).
Adding SRST signal on $procdff$6931 ($dff) from module beaglewire (D = $procmux$3457_Y, Q = \main_basesoc_value, rval = 0).
Adding SRST signal on $procdff$6929 ($dff) from module beaglewire (D = $procmux$4482_Y, Q = \main_basesoc_enable_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7922 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [0], Q = \main_basesoc_enable_storage).
Adding SRST signal on $procdff$6928 ($dff) from module beaglewire (D = $procmux$4486_Y, Q = \main_basesoc_pending_r, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7924 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [0], Q = \main_basesoc_pending_r).
Adding SRST signal on $procdff$6927 ($dff) from module beaglewire (D = \builder_csr_bankarray_csrbank4_ev_pending_re, Q = \main_basesoc_pending_re, rval = 1'0).
Adding SRST signal on $procdff$6925 ($dff) from module beaglewire (D = \builder_csr_bankarray_csrbank4_ev_status_w, Q = \main_basesoc_zero_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6924 ($dff) from module beaglewire (D = $procmux$4492_Y, Q = \main_basesoc_zero_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7928 ($sdff) from module beaglewire (D = $procmux$4492_Y, Q = \main_basesoc_zero_pending).
Adding SRST signal on $procdff$6922 ($dff) from module beaglewire (D = $procmux$4496_Y, Q = \main_basesoc_value_status, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$7932 ($sdff) from module beaglewire (D = \main_basesoc_value, Q = \main_basesoc_value_status).
Adding SRST signal on $procdff$6921 ($dff) from module beaglewire (D = \builder_csr_bankarray_csrbank4_update_value0_re, Q = \main_basesoc_update_value_re, rval = 1'0).
Adding SRST signal on $procdff$6920 ($dff) from module beaglewire (D = $procmux$4500_Y, Q = \main_basesoc_update_value_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7935 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [0], Q = \main_basesoc_update_value_storage).
Adding SRST signal on $procdff$6918 ($dff) from module beaglewire (D = $procmux$4504_Y, Q = \main_basesoc_en_storage, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7937 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [0], Q = \main_basesoc_en_storage).
Adding SRST signal on $procdff$6916 ($dff) from module beaglewire (D = $procmux$4508_Y, Q = \main_basesoc_reload_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$7939 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w, Q = \main_basesoc_reload_storage).
Adding SRST signal on $procdff$6914 ($dff) from module beaglewire (D = $procmux$4512_Y, Q = \main_basesoc_load_storage, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$7941 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w, Q = \main_basesoc_load_storage).
Adding SRST signal on $procdff$6913 ($dff) from module beaglewire (D = $procmux$4516_Y, Q = \main_basesoc_xover_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7943 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4644$1438_Y, Q = \main_basesoc_xover_rx_fifo_consume).
Adding SRST signal on $procdff$6912 ($dff) from module beaglewire (D = $procmux$4520_Y, Q = \main_basesoc_xover_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7945 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4641$1437_Y, Q = \main_basesoc_xover_rx_fifo_produce).
Adding SRST signal on $procdff$6911 ($dff) from module beaglewire (D = $procmux$4529_Y, Q = \main_basesoc_xover_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$7947 ($sdff) from module beaglewire (D = $procmux$4529_Y, Q = \main_basesoc_xover_rx_fifo_level0).
Adding SRST signal on $procdff$6910 ($dff) from module beaglewire (D = $procmux$4536_Y, Q = \main_basesoc_xover_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7955 ($sdff) from module beaglewire (D = $procmux$4536_Y, Q = \main_basesoc_xover_rx_fifo_readable).
Adding SRST signal on $procdff$6909 ($dff) from module beaglewire (D = $procmux$4540_Y, Q = \main_basesoc_xover_tx_fifo_source_payload_data, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$7959 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [7:0], Q = \main_basesoc_xover_tx_fifo_source_payload_data).
Adding EN signal on $procdff$6908 ($dff) from module beaglewire (D = 1'0, Q = \main_basesoc_xover_tx_fifo_source_last).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$7961 ($dffe) from module beaglewire.
Adding EN signal on $procdff$6907 ($dff) from module beaglewire (D = 1'0, Q = \main_basesoc_xover_tx_fifo_source_first).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$7962 ($dffe) from module beaglewire.
Adding SRST signal on $procdff$6906 ($dff) from module beaglewire (D = $procmux$4548_Y, Q = \main_basesoc_xover_tx_fifo_source_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7963 ($sdff) from module beaglewire (D = \main_basesoc_xover_tx_fifo_sink_valid, Q = \main_basesoc_xover_tx_fifo_source_valid).
Adding SRST signal on $procdff$6902 ($dff) from module beaglewire (D = $procmux$4552_Y, Q = \main_basesoc_xover_enable_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7965 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [1:0], Q = \main_basesoc_xover_enable_storage).
Adding SRST signal on $procdff$6901 ($dff) from module beaglewire (D = $procmux$4556_Y, Q = \main_basesoc_xover_pending_r, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$7967 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [1:0], Q = \main_basesoc_xover_pending_r).
Adding SRST signal on $procdff$6900 ($dff) from module beaglewire (D = \builder_csr_bankarray_csrbank5_xover_ev_pending_re, Q = \main_basesoc_xover_pending_re, rval = 1'0).
Adding SRST signal on $procdff$6898 ($dff) from module beaglewire (D = \main_basesoc_xover_rx_fifo_readable, Q = \main_basesoc_xover_rx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6897 ($dff) from module beaglewire (D = $procmux$4562_Y, Q = \main_basesoc_xover_rx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7971 ($sdff) from module beaglewire (D = $procmux$4562_Y, Q = \main_basesoc_xover_rx_pending).
Adding SRST signal on $procdff$6896 ($dff) from module beaglewire (D = \main_basesoc_xover_tx_fifo_sink_ready, Q = \main_basesoc_xover_tx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6895 ($dff) from module beaglewire (D = $procmux$4568_Y, Q = \main_basesoc_xover_tx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7976 ($sdff) from module beaglewire (D = $procmux$4568_Y, Q = \main_basesoc_xover_tx_pending).
Adding SRST signal on $procdff$6892 ($dff) from module beaglewire (D = $procmux$4572_Y, Q = \main_basesoc_uartcrossover_rx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7980 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4602$1421_Y, Q = \main_basesoc_uartcrossover_rx_fifo_consume).
Adding SRST signal on $procdff$6891 ($dff) from module beaglewire (D = $procmux$4576_Y, Q = \main_basesoc_uartcrossover_rx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7982 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4599$1420_Y, Q = \main_basesoc_uartcrossover_rx_fifo_produce).
Adding SRST signal on $procdff$6890 ($dff) from module beaglewire (D = $procmux$4585_Y, Q = \main_basesoc_uartcrossover_rx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$7984 ($sdff) from module beaglewire (D = $procmux$4585_Y, Q = \main_basesoc_uartcrossover_rx_fifo_level0).
Adding SRST signal on $procdff$6889 ($dff) from module beaglewire (D = $procmux$4592_Y, Q = \main_basesoc_uartcrossover_rx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$7992 ($sdff) from module beaglewire (D = $procmux$4592_Y, Q = \main_basesoc_uartcrossover_rx_fifo_readable).
Adding SRST signal on $procdff$6888 ($dff) from module beaglewire (D = $procmux$4596_Y, Q = \main_basesoc_uartcrossover_tx_fifo_consume, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7996 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4580$1410_Y, Q = \main_basesoc_uartcrossover_tx_fifo_consume).
Adding SRST signal on $procdff$6887 ($dff) from module beaglewire (D = $procmux$4600_Y, Q = \main_basesoc_uartcrossover_tx_fifo_produce, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$7998 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4577$1409_Y, Q = \main_basesoc_uartcrossover_tx_fifo_produce).
Adding SRST signal on $procdff$6886 ($dff) from module beaglewire (D = $procmux$4609_Y, Q = \main_basesoc_uartcrossover_tx_fifo_level0, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$8000 ($sdff) from module beaglewire (D = $procmux$4609_Y, Q = \main_basesoc_uartcrossover_tx_fifo_level0).
Adding SRST signal on $procdff$6885 ($dff) from module beaglewire (D = $procmux$4616_Y, Q = \main_basesoc_uartcrossover_tx_fifo_readable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$8008 ($sdff) from module beaglewire (D = $procmux$4616_Y, Q = \main_basesoc_uartcrossover_tx_fifo_readable).
Adding SRST signal on $procdff$6881 ($dff) from module beaglewire (D = $procmux$4620_Y, Q = \main_basesoc_uartcrossover_enable_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$8012 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [1:0], Q = \main_basesoc_uartcrossover_enable_storage).
Adding SRST signal on $procdff$6880 ($dff) from module beaglewire (D = $procmux$4624_Y, Q = \main_basesoc_uartcrossover_pending_r, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$8014 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [1:0], Q = \main_basesoc_uartcrossover_pending_r).
Adding SRST signal on $procdff$6879 ($dff) from module beaglewire (D = \builder_csr_bankarray_csrbank5_ev_pending_re, Q = \main_basesoc_uartcrossover_pending_re, rval = 1'0).
Adding SRST signal on $procdff$6877 ($dff) from module beaglewire (D = \main_basesoc_uartcrossover_rx_fifo_readable, Q = \main_basesoc_uartcrossover_rx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6876 ($dff) from module beaglewire (D = $procmux$4630_Y, Q = \main_basesoc_uartcrossover_rx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$8018 ($sdff) from module beaglewire (D = $procmux$4630_Y, Q = \main_basesoc_uartcrossover_rx_pending).
Adding SRST signal on $procdff$6875 ($dff) from module beaglewire (D = \main_basesoc_uartcrossover_tx_fifo_sink_ready, Q = \main_basesoc_uartcrossover_tx_trigger_d, rval = 1'0).
Adding SRST signal on $procdff$6874 ($dff) from module beaglewire (D = $procmux$4636_Y, Q = \main_basesoc_uartcrossover_tx_pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$8023 ($sdff) from module beaglewire (D = $procmux$4636_Y, Q = \main_basesoc_uartcrossover_tx_pending).
Adding SRST signal on $procdff$6871 ($dff) from module beaglewire (D = $procmux$3717_Y, Q = \main_basesoc_ram_bus_ack, rval = 1'0).
Adding SRST signal on $procdff$6870 ($dff) from module beaglewire (D = $procmux$4642_Y, Q = \main_basesoc_bus_errors, rval = 0).
Adding EN signal on $auto$opt_dff.cc:702:run$8028 ($sdff) from module beaglewire (D = $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4548$1398_Y, Q = \main_basesoc_bus_errors).
Adding SRST signal on $procdff$6867 ($dff) from module beaglewire (D = $procmux$4646_Y, Q = \main_basesoc_scratch_storage, rval = 305419896).
Adding EN signal on $auto$opt_dff.cc:702:run$8032 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w, Q = \main_basesoc_scratch_storage).
Adding SRST signal on $procdff$6866 ($dff) from module beaglewire (D = \builder_csr_bankarray_csrbank0_reset0_re, Q = \main_basesoc_reset_re, rval = 1'0).
Adding SRST signal on $procdff$6865 ($dff) from module beaglewire (D = $procmux$4650_Y, Q = \main_basesoc_reset_storage, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$8035 ($sdff) from module beaglewire (D = \builder_basesoc_dat_w [1:0], Q = \main_basesoc_reset_storage).
Adding SRST signal on $procdff$6864 ($dff) from module beaglewire (D = $procmux$4654_Y, Q = \serial_tx, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$8037 ($sdff) from module beaglewire (D = \main_serial_tx_subfragments_rs232phytx_next_value1, Q = \serial_tx).
Adding SRST signal on $procdff$6859 ($dff) from module beaglewire (D = 8'xxxxxxxx, Q = $memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_DATA [31:24], rval = 8'00000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$8039 ($sdff) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$8039 ($sdff) from module beaglewire.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$8039 ($sdff) from module beaglewire.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$8039 ($sdff) from module beaglewire.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$8039 ($sdff) from module beaglewire.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$8039 ($sdff) from module beaglewire.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$8039 ($sdff) from module beaglewire.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$8039 ($sdff) from module beaglewire.
Adding SRST signal on $procdff$6856 ($dff) from module beaglewire (D = 16'xxxxxxxxxxxxxxxx, Q = $memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_DATA [31:16], rval = 16'0000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$8040 ($sdff) from module beaglewire.
Adding SRST signal on $procdff$6853 ($dff) from module beaglewire (D = 24'xxxxxxxxxxxxxxxxxxxxxxxx, Q = $memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_DATA [31:8], rval = 24'000000000000000000000000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:702:run$8041 ($sdff) from module beaglewire.
Adding SRST signal on $procdff$6848 ($dff) from module beaglewire (D = 2'xx, Q = $memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_DATA [9:8], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$8042 ($sdff) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$8042 ($sdff) from module beaglewire.
Adding EN signal on $procdff$6845 ($dff) from module beaglewire (D = $memrd$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5994$1657_DATA, Q = \memdat_1).
Adding EN signal on $procdff$6840 ($dff) from module beaglewire (D = $memrd$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6011$1664_DATA, Q = \memdat_3).
Adding EN signal on $procdff$6835 ($dff) from module beaglewire (D = $memrd$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6028$1671_DATA, Q = \memdat_5).
Adding SRST signal on $procdff$6833 ($dff) from module beaglewire (D = 2'xx, Q = $memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_DATA [25:24], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$8046 ($sdff) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$8046 ($sdff) from module beaglewire.
Adding SRST signal on $procdff$6829 ($dff) from module beaglewire (D = 2'xx, Q = $memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_DATA [25:24], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$8047 ($sdff) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$8047 ($sdff) from module beaglewire.
Adding SRST signal on $procdff$6825 ($dff) from module beaglewire (D = 2'xx, Q = $memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_DATA [25:24], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$8048 ($sdff) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$8048 ($sdff) from module beaglewire.
Adding SRST signal on $procdff$6821 ($dff) from module beaglewire (D = 2'xx, Q = $memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_DATA [25:24], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$8049 ($sdff) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$8049 ($sdff) from module beaglewire.
Adding SRST signal on $procdff$6817 ($dff) from module beaglewire (D = 4'xxxx, Q = $memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6094$392_DATA [25:22], rval = 4'0000).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$8050 ($sdff) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$8050 ($sdff) from module beaglewire.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$8050 ($sdff) from module beaglewire.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$8050 ($sdff) from module beaglewire.
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$6743 ($dff) from module beaglewire (D = \serv_rf_top.rf_ram_if.i_rreq, Q = \serv_rf_top.rf_ram_if.rreq_r, rval = 1'0).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$6741 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\rf_ram_if.$procmux$3031_Y [1], Q = \serv_rf_top.rf_ram_if.rcnt [1], rval = 1'1).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$6741 ($dff) from module beaglewire (D = { $flatten\serv_rf_top.\rf_ram_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$2489_Y [4:2] $flatten\serv_rf_top.\rf_ram_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$2489_Y [0] }, Q = { \serv_rf_top.rf_ram_if.rcnt [4:2] \serv_rf_top.rf_ram_if.rcnt [0] }, rval = 4'0000).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$6740 ($dff) from module beaglewire (D = \serv_rf_top.rf_ram_if.rreq_r, Q = \serv_rf_top.rf_ram_if.rgnt, rval = 1'0).
Adding SRST signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$6739 ($dff) from module beaglewire (D = \serv_rf_top.rf_ram.o_rdata [1], Q = \serv_rf_top.rf_ram_if.rdata0 [1], rval = 1'0).
Adding EN signal on $flatten\serv_rf_top.\rf_ram_if.$procdff$6737 ($dff) from module beaglewire (D = \serv_rf_top.rf_ram.o_rdata [1], Q = \serv_rf_top.rf_ram_if.rdata1).
Adding EN signal on $flatten\serv_rf_top.\cpu.\state.$procdff$6703 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\ctrl.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:75$2669_Y, Q = \serv_rf_top.cpu.state.ibus_cyc).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$6702 ($dff) from module beaglewire (D = { \serv_rf_top.cpu.state.o_cnt_r [2:0] $flatten\serv_rf_top.\cpu.\state.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:160$2877_Y }, Q = \serv_rf_top.cpu.state.o_cnt_r, rval = 4'0000).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$6701 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\state.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:159$2872_Y, Q = \serv_rf_top.cpu.state.o_cnt, rval = 3'000).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$6700 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\state.$procmux$2941_Y, Q = \serv_rf_top.cpu.state.init_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$8062 ($sdff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:129$2867_Y, Q = \serv_rf_top.cpu.state.init_done).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$6698 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\state.$procmux$2945_Y, Q = \serv_rf_top.cpu.state.o_ctrl_jump, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$8064 ($sdff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:130$2868_Y, Q = \serv_rf_top.cpu.state.o_ctrl_jump).
Adding SRST signal on $flatten\serv_rf_top.\cpu.\state.$procdff$6696 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\state.$procmux$2931_Y, Q = \serv_rf_top.cpu.state.misalign_trap_sync, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$8066 ($sdff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\state.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:182$2886_Y, Q = \serv_rf_top.cpu.state.misalign_trap_sync).
Adding EN signal on $flatten\serv_rf_top.\cpu.\mem_if.$procdff$6729 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\mem_if.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:80$2599_Y, Q = \serv_rf_top.cpu.mem_if.dat).
Adding EN signal on $flatten\serv_rf_top.\cpu.\mem_if.$procdff$6728 ($dff) from module beaglewire (D = \serv_rf_top.cpu.mem_if.dat_cur, Q = \serv_rf_top.cpu.mem_if.signbit).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$6719 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\immdec.$0\imm11_7[4:0], Q = \serv_rf_top.cpu.immdec.imm11_7).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$6718 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\immdec.$0\imm24_20[4:0], Q = \serv_rf_top.cpu.immdec.imm24_20).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$6717 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\immdec.$0\imm30_25[5:0], Q = \serv_rf_top.cpu.immdec.imm30_25).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$6716 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\immdec.$0\imm7[0:0], Q = \serv_rf_top.cpu.immdec.imm7).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$6715 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\immdec.$0\imm19_12_20[8:0], Q = \serv_rf_top.cpu.immdec.imm19_12_20).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$6714 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\immdec.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_immdec.v:43$2695_Y, Q = \serv_rf_top.cpu.immdec.signbit).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$6713 ($dff) from module beaglewire (D = \serv_rf_top.cpu.mem_if.i_wb_rdt [24:20], Q = \serv_rf_top.cpu.immdec.rs2_addr).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$6712 ($dff) from module beaglewire (D = \serv_rf_top.cpu.mem_if.i_wb_rdt [19:15], Q = \serv_rf_top.cpu.immdec.rs1_addr).
Adding EN signal on $flatten\serv_rf_top.\cpu.\immdec.$procdff$6711 ($dff) from module beaglewire (D = \serv_rf_top.cpu.mem_if.i_wb_rdt [11:7], Q = \serv_rf_top.cpu.immdec.rd_addr).
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk1.csr.$procdff$6735 ($dff) from module beaglewire (D = { $flatten\serv_rf_top.\cpu.\genblk1.csr.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:126$2537_Y $flatten\serv_rf_top.\cpu.\genblk1.csr.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:127$2541_Y $flatten\serv_rf_top.\cpu.\genblk1.csr.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:128$2547_Y $flatten\serv_rf_top.\cpu.\genblk1.csr.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:129$2551_Y }, Q = \serv_rf_top.cpu.genblk1.csr.mcause3_0).
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk1.csr.$procdff$6734 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\genblk1.csr.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:132$2554_Y, Q = \serv_rf_top.cpu.genblk1.csr.mcause31).
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk1.csr.$procdff$6732 ($dff) from module beaglewire (D = \serv_rf_top.cpu.genblk1.csr.mstatus_mie, Q = \serv_rf_top.cpu.genblk1.csr.mstatus_mpie).
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk1.csr.$procdff$6731 ($dff) from module beaglewire (D = 1'0, Q = \serv_rf_top.cpu.genblk1.csr.o_new_irq).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$8092 ($dffe) from module beaglewire.
Adding EN signal on $flatten\serv_rf_top.\cpu.\genblk1.csr.$procdff$6730 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\genblk1.csr.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:94$2527_Y, Q = \serv_rf_top.cpu.genblk1.csr.mstatus_mie).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$6710 ($dff) from module beaglewire (D = \serv_rf_top.cpu.mem_if.i_wb_rdt [30], Q = \serv_rf_top.cpu.decode.imm30).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$6709 ($dff) from module beaglewire (D = \serv_rf_top.cpu.mem_if.i_wb_rdt [26], Q = \serv_rf_top.cpu.decode.op26).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$6708 ($dff) from module beaglewire (D = \serv_rf_top.cpu.mem_if.i_wb_rdt [22], Q = \serv_rf_top.cpu.decode.op22).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$6707 ($dff) from module beaglewire (D = \serv_rf_top.cpu.mem_if.i_wb_rdt [21], Q = \serv_rf_top.cpu.decode.op21).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$6706 ($dff) from module beaglewire (D = \serv_rf_top.cpu.mem_if.i_wb_rdt [20], Q = \serv_rf_top.cpu.decode.op20).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$6705 ($dff) from module beaglewire (D = \serv_rf_top.cpu.mem_if.i_wb_rdt [14:12], Q = \serv_rf_top.cpu.decode.funct3).
Adding EN signal on $flatten\serv_rf_top.\cpu.\decode.$procdff$6704 ($dff) from module beaglewire (D = \serv_rf_top.cpu.mem_if.i_wb_rdt [6:2], Q = \serv_rf_top.cpu.decode.opcode).
Adding EN signal on $flatten\serv_rf_top.\cpu.\ctrl.$procdff$6723 ($dff) from module beaglewire (D = $flatten\serv_rf_top.\cpu.\ctrl.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:76$2670_Y, Q = \serv_rf_top.cpu.ctrl.o_ibus_adr).
Adding SRST signal on $auto$opt_dff.cc:764:run$8101 ($dffe) from module beaglewire (D = { \serv_rf_top.cpu.ctrl.new_pc \serv_rf_top.cpu.ctrl.o_ibus_adr [31:1] }, Q = \serv_rf_top.cpu.ctrl.o_ibus_adr, rval = 32'10000000000001100000000000000000).
Adding EN signal on $flatten\serv_rf_top.\cpu.\bufreg.$procdff$6722 ($dff) from module beaglewire (D = { $flatten\serv_rf_top.\cpu.\bufreg.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:35$2686_Y \serv_rf_top.cpu.bufreg.data [29:1] }, Q = \serv_rf_top.cpu.bufreg.data).
Adding EN signal on $flatten\serv_rf_top.\cpu.\bufreg.$procdff$6720 ($dff) from module beaglewire (D = { $flatten\serv_rf_top.\cpu.\bufreg.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:38$2689_Y \serv_rf_top.cpu.bufreg.o_lsb [1] }, Q = \serv_rf_top.cpu.bufreg.o_lsb).
Adding EN signal on $flatten\serv_rf_top.\cpu.\alu.$procdff$6726 ($dff) from module beaglewire (D = \serv_rf_top.cpu.alu.o_cmp, Q = \serv_rf_top.cpu.alu.cmp_r).

17.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 432 unused cells and 412 unused wires.
<suppressed ~443 debug messages>

17.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~40 debug messages>

17.13.9. Rerunning OPT passes. (Maybe there is more to do..)

17.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \beaglewire..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~405 debug messages>

17.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \beaglewire.
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$7284: { $procmux$4984_CMP $procmux$4983_CMP $auto$rtlil.cc:2121:Not$7282 }
  Optimizing cells in module \beaglewire.
Performed a total of 1 changes.

17.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
<suppressed ~93 debug messages>
Removed a total of 31 cells.

17.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$6843 ($dff) from module beaglewire (D = 2'xx, Q = $memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_DATA [9:8], rval = 2'00).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$8106 ($sdff) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$8106 ($sdff) from module beaglewire.
Adding SRST signal on $auto$opt_dff.cc:764:run$8090 ($dffe) from module beaglewire (D = \serv_rf_top.cpu.genblk1.csr.csr_in, Q = \serv_rf_top.cpu.genblk1.csr.mcause31, rval = 1'0).

17.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 1 unused cells and 36 unused wires.
<suppressed ~2 debug messages>

17.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.13.16. Rerunning OPT passes. (Maybe there is more to do..)

17.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \beaglewire..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~406 debug messages>

17.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \beaglewire.
Performed a total of 0 changes.

17.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.13.20. Executing OPT_DFF pass (perform DFF optimizations).

17.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.13.23. Finished OPT passes. (There is nothing left to do.)

17.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 26 address bits (of 32) from memory init port beaglewire.$meminit$\mem_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1794 (mem_1).
Removed top 5 bits (of 9) from port B of cell beaglewire.$auto$opt_dff.cc:218:make_patterns_logic$7332 ($ne).
Removed top 2 bits (of 13) from port A of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2122$554 ($or).
Removed top 3 bits (of 13) from port B of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2122$554 ($or).
Removed top 2 bits (of 13) from port Y of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2122$554 ($or).
Removed top 2 bits (of 13) from port A of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2273$584 ($or).
Removed top 3 bits (of 13) from port B of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2273$584 ($or).
Removed top 2 bits (of 13) from port Y of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2273$584 ($or).
Removed top 2 bits (of 13) from port A of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2424$614 ($or).
Removed top 3 bits (of 13) from port B of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2424$614 ($or).
Removed top 2 bits (of 13) from port Y of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2424$614 ($or).
Removed top 2 bits (of 13) from port A of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2575$644 ($or).
Removed top 3 bits (of 13) from port B of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2575$644 ($or).
Removed top 2 bits (of 13) from port Y of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2575$644 ($or).
Removed top 5 bits (of 9) from port B of cell beaglewire.$auto$opt_dff.cc:218:make_patterns_logic$7352 ($ne).
Removed top 9 bits (of 30) from port Y of cell beaglewire.$sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3062$1015 ($sub).
Removed top 9 bits (of 30) from port A of cell beaglewire.$sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3062$1015 ($sub).
Removed top 26 bits (of 27) from port B of cell beaglewire.$sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3062$1015 ($sub).
Removed top 1 bits (of 2) from port B of cell beaglewire.$auto$opt_dff.cc:218:make_patterns_logic$7517 ($ne).
Removed top 7 bits (of 8) from port B of cell beaglewire.$auto$opt_dff.cc:218:make_patterns_logic$7324 ($ne).
Removed top 5 bits (of 9) from port B of cell beaglewire.$auto$opt_dff.cc:218:make_patterns_logic$7372 ($ne).
Removed top 5 bits (of 9) from port B of cell beaglewire.$auto$opt_dff.cc:218:make_patterns_logic$7392 ($ne).
Removed cell beaglewire.$procmux$3043 ($mux).
Removed cell beaglewire.$procmux$3045 ($mux).
Removed cell beaglewire.$procmux$3049 ($mux).
Removed cell beaglewire.$procmux$3051 ($mux).
Removed cell beaglewire.$procmux$3055 ($mux).
Removed cell beaglewire.$procmux$3057 ($mux).
Removed cell beaglewire.$procmux$3061 ($mux).
Removed cell beaglewire.$procmux$3063 ($mux).
Removed cell beaglewire.$procmux$3067 ($mux).
Removed cell beaglewire.$procmux$3069 ($mux).
Removed cell beaglewire.$procmux$3073 ($mux).
Removed cell beaglewire.$procmux$3075 ($mux).
Removed cell beaglewire.$procmux$3079 ($mux).
Removed cell beaglewire.$procmux$3081 ($mux).
Removed cell beaglewire.$procmux$3085 ($mux).
Removed cell beaglewire.$procmux$3087 ($mux).
Removed cell beaglewire.$procmux$3091 ($mux).
Removed cell beaglewire.$procmux$3093 ($mux).
Removed cell beaglewire.$procmux$3097 ($mux).
Removed cell beaglewire.$procmux$3099 ($mux).
Removed cell beaglewire.$procmux$3103 ($mux).
Removed cell beaglewire.$procmux$3105 ($mux).
Removed cell beaglewire.$procmux$3109 ($mux).
Removed cell beaglewire.$procmux$3111 ($mux).
Removed cell beaglewire.$procmux$3115 ($mux).
Removed cell beaglewire.$procmux$3117 ($mux).
Removed cell beaglewire.$procmux$3121 ($mux).
Removed cell beaglewire.$procmux$3123 ($mux).
Removed cell beaglewire.$procmux$3127 ($mux).
Removed cell beaglewire.$procmux$3129 ($mux).
Removed cell beaglewire.$procmux$3133 ($mux).
Removed cell beaglewire.$procmux$3135 ($mux).
Removed cell beaglewire.$procmux$3139 ($mux).
Removed cell beaglewire.$procmux$3141 ($mux).
Removed cell beaglewire.$procmux$3145 ($mux).
Removed cell beaglewire.$procmux$3147 ($mux).
Removed cell beaglewire.$procmux$3151 ($mux).
Removed cell beaglewire.$procmux$3153 ($mux).
Removed cell beaglewire.$procmux$3157 ($mux).
Removed cell beaglewire.$procmux$3159 ($mux).
Removed cell beaglewire.$procmux$3163 ($mux).
Removed cell beaglewire.$procmux$3165 ($mux).
Removed cell beaglewire.$procmux$3171 ($mux).
Removed cell beaglewire.$procmux$3173 ($mux).
Removed cell beaglewire.$procmux$3179 ($mux).
Removed cell beaglewire.$procmux$3181 ($mux).
Removed cell beaglewire.$procmux$3187 ($mux).
Removed cell beaglewire.$procmux$3189 ($mux).
Removed cell beaglewire.$procmux$3193 ($mux).
Removed cell beaglewire.$procmux$3195 ($mux).
Removed cell beaglewire.$procmux$3199 ($mux).
Removed cell beaglewire.$procmux$3201 ($mux).
Removed cell beaglewire.$procmux$3205 ($mux).
Removed cell beaglewire.$procmux$3207 ($mux).
Removed cell beaglewire.$procmux$3211 ($mux).
Removed cell beaglewire.$procmux$3213 ($mux).
Removed top 1 bits (of 4) from port B of cell beaglewire.$procmux$3297_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell beaglewire.$procmux$3312_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell beaglewire.$procmux$3328_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell beaglewire.$procmux$3345_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell beaglewire.$procmux$3363_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell beaglewire.$procmux$3382_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell beaglewire.$procmux$3402_CMP0 ($eq).
Removed cell beaglewire.$procmux$3429 ($mux).
Removed top 14 bits (of 16) from mux cell beaglewire.$procmux$3438 ($mux).
Removed top 5 bits (of 9) from port B of cell beaglewire.$procmux$3490_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell beaglewire.$procmux$3489 ($pmux).
Removed top 5 bits (of 9) from port B of cell beaglewire.$procmux$3491_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell beaglewire.$procmux$3492_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell beaglewire.$procmux$3493_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell beaglewire.$procmux$3494_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell beaglewire.$procmux$3495_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell beaglewire.$procmux$3496_CMP0 ($eq).
Removed top 5 bits (of 9) from port B of cell beaglewire.$procmux$3497_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell beaglewire.$procmux$3498_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell beaglewire.$procmux$3499_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell beaglewire.$procmux$3500_CMP0 ($eq).
Removed top 6 bits (of 9) from port B of cell beaglewire.$procmux$3501_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell beaglewire.$procmux$3502_CMP0 ($eq).
Removed top 7 bits (of 9) from port B of cell beaglewire.$procmux$3503_CMP0 ($eq).
Removed top 8 bits (of 9) from port B of cell beaglewire.$procmux$3504_CMP0 ($eq).
Removed top 28 bits (of 32) from mux cell beaglewire.$procmux$3541 ($pmux).
Removed top 19 bits (of 32) from mux cell beaglewire.$procmux$3559 ($pmux).
Removed cell beaglewire.$procmux$3571 ($mux).
Removed top 2 bits (of 13) from mux cell beaglewire.$procmux$3668 ($mux).
Removed top 2 bits (of 13) from mux cell beaglewire.$procmux$3670 ($mux).
Removed cell beaglewire.$procmux$3728 ($mux).
Removed top 1 bits (of 2) from mux cell beaglewire.$procmux$3731 ($mux).
Removed cell beaglewire.$procmux$3733 ($mux).
Removed cell beaglewire.$procmux$3737 ($mux).
Removed cell beaglewire.$procmux$3742 ($mux).
Removed top 1 bits (of 2) from port B of cell beaglewire.$procmux$3744_CMP0 ($eq).
Removed cell beaglewire.$procmux$3745 ($mux).
Removed cell beaglewire.$procmux$3750 ($mux).
Removed cell beaglewire.$procmux$3819 ($mux).
Removed cell beaglewire.$procmux$3826 ($mux).
Removed top 1 bits (of 3) from mux cell beaglewire.$procmux$3833 ($mux).
Removed cell beaglewire.$procmux$3881 ($mux).
Removed cell beaglewire.$procmux$3891 ($mux).
Removed top 1 bits (of 2) from mux cell beaglewire.$procmux$3894 ($mux).
Removed cell beaglewire.$procmux$3900 ($mux).
Removed top 1 bits (of 2) from port B of cell beaglewire.$procmux$3908_CMP0 ($eq).
Removed cell beaglewire.$procmux$3909 ($mux).
Removed top 1 bits (of 2) from mux cell beaglewire.$procmux$3912 ($mux).
Removed top 1 bits (of 2) from mux cell beaglewire.$procmux$3963 ($mux).
Removed cell beaglewire.$procmux$3979 ($mux).
Removed cell beaglewire.$procmux$3995 ($mux).
Removed cell beaglewire.$procmux$4049 ($mux).
Removed cell beaglewire.$procmux$4052 ($mux).
Removed top 1 bits (of 2) from mux cell beaglewire.$procmux$4058 ($mux).
Removed cell beaglewire.$procmux$4074 ($mux).
Removed cell beaglewire.$procmux$4090 ($mux).
Removed cell beaglewire.$procmux$4144 ($mux).
Removed cell beaglewire.$procmux$4147 ($mux).
Removed top 1 bits (of 2) from mux cell beaglewire.$procmux$4153 ($mux).
Removed cell beaglewire.$procmux$4169 ($mux).
Removed cell beaglewire.$procmux$4185 ($mux).
Removed cell beaglewire.$procmux$4239 ($mux).
Removed cell beaglewire.$procmux$4242 ($mux).
Removed top 1 bits (of 2) from mux cell beaglewire.$procmux$4248 ($mux).
Removed cell beaglewire.$procmux$4264 ($mux).
Removed cell beaglewire.$procmux$4280 ($mux).
Removed cell beaglewire.$procmux$4334 ($mux).
Removed cell beaglewire.$procmux$4337 ($mux).
Removed cell beaglewire.$procmux$4352 ($mux).
Removed cell beaglewire.$procmux$4405 ($mux).
Removed cell beaglewire.$procmux$4490 ($mux).
Removed cell beaglewire.$procmux$4524 ($mux).
Removed cell beaglewire.$procmux$4527 ($mux).
Removed cell beaglewire.$procmux$4533 ($mux).
Removed cell beaglewire.$procmux$4560 ($mux).
Removed cell beaglewire.$procmux$4566 ($mux).
Removed cell beaglewire.$procmux$4580 ($mux).
Removed cell beaglewire.$procmux$4583 ($mux).
Removed cell beaglewire.$procmux$4589 ($mux).
Removed cell beaglewire.$procmux$4604 ($mux).
Removed cell beaglewire.$procmux$4607 ($mux).
Removed cell beaglewire.$procmux$4613 ($mux).
Removed cell beaglewire.$procmux$4634 ($mux).
Removed top 1 bits (of 2) from port B of cell beaglewire.$procmux$4663_CMP0 ($eq).
Removed top 24 bits (of 32) from mux cell beaglewire.$procmux$4957 ($mux).
Removed cell beaglewire.$procmux$4979 ($mux).
Removed top 1 bits (of 2) from port B of cell beaglewire.$procmux$4984_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell beaglewire.$procmux$5029_CMP0 ($eq).
Removed cell beaglewire.$procmux$5030 ($mux).
Removed cell beaglewire.$procmux$5035 ($mux).
Removed cell beaglewire.$procmux$5039 ($mux).
Removed top 1 bits (of 9) from mux cell beaglewire.$procmux$5064 ($pmux).
Removed top 1 bits (of 4) from port B of cell beaglewire.$procmux$5072_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell beaglewire.$procmux$5073_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell beaglewire.$procmux$5074_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell beaglewire.$procmux$5075_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell beaglewire.$procmux$5076_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell beaglewire.$procmux$5077_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell beaglewire.$procmux$5078_CMP0 ($eq).
Removed cell beaglewire.$procmux$5115 ($mux).
Removed cell beaglewire.$procmux$5118 ($mux).
Removed cell beaglewire.$procmux$5122 ($mux).
Removed top 1 bits (of 2) from mux cell beaglewire.$procmux$5126 ($mux).
Removed top 1 bits (of 2) from port B of cell beaglewire.$procmux$5131_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell beaglewire.$procmux$5204_CMP0 ($eq).
Removed cell beaglewire.$procmux$5220 ($mux).
Removed cell beaglewire.$procmux$5222 ($mux).
Removed cell beaglewire.$procmux$5230 ($mux).
Removed top 1 bits (of 3) from port B of cell beaglewire.$procmux$5232_CMP0 ($eq).
Removed cell beaglewire.$procmux$5233 ($mux).
Removed top 1 bits (of 3) from port B of cell beaglewire.$procmux$5235_CMP0 ($eq).
Removed cell beaglewire.$procmux$5236 ($mux).
Removed cell beaglewire.$procmux$5238 ($mux).
Removed top 2 bits (of 3) from mux cell beaglewire.$procmux$5240 ($mux).
Removed top 2 bits (of 3) from port B of cell beaglewire.$procmux$5242_CMP0 ($eq).
Removed top 2 bits (of 12) from FF cell beaglewire.$auto$opt_dff.cc:702:run$7798 ($sdff).
Removed cell beaglewire.$procmux$5320 ($mux).
Removed top 1 bits (of 3) from mux cell beaglewire.$procmux$5322 ($mux).
Removed top 1 bits (of 3) from mux cell beaglewire.$procmux$5324 ($mux).
Removed cell beaglewire.$procmux$5326 ($mux).
Removed cell beaglewire.$procmux$5332 ($mux).
Removed cell beaglewire.$procmux$5336 ($mux).
Removed cell beaglewire.$procmux$5338 ($mux).
Removed top 1 bits (of 3) from port B of cell beaglewire.$procmux$5340_CMP0 ($eq).
Removed cell beaglewire.$procmux$5341 ($mux).
Removed top 1 bits (of 3) from port B of cell beaglewire.$procmux$5343_CMP0 ($eq).
Removed cell beaglewire.$procmux$5344 ($mux).
Removed cell beaglewire.$procmux$5346 ($mux).
Removed top 2 bits (of 3) from port B of cell beaglewire.$procmux$5348_CMP0 ($eq).
Removed cell beaglewire.$procmux$5541 ($mux).
Removed top 1 bits (of 3) from mux cell beaglewire.$procmux$5543 ($mux).
Removed top 1 bits (of 3) from mux cell beaglewire.$procmux$5545 ($mux).
Removed cell beaglewire.$procmux$5547 ($mux).
Removed cell beaglewire.$procmux$5557 ($mux).
Removed cell beaglewire.$procmux$5559 ($mux).
Removed top 1 bits (of 3) from port B of cell beaglewire.$procmux$5561_CMP0 ($eq).
Removed cell beaglewire.$procmux$5562 ($mux).
Removed top 1 bits (of 3) from port B of cell beaglewire.$procmux$5564_CMP0 ($eq).
Removed cell beaglewire.$procmux$5565 ($mux).
Removed cell beaglewire.$procmux$5567 ($mux).
Removed top 2 bits (of 3) from port B of cell beaglewire.$procmux$5569_CMP0 ($eq).
Removed cell beaglewire.$procmux$5762 ($mux).
Removed top 1 bits (of 3) from mux cell beaglewire.$procmux$5764 ($mux).
Removed top 1 bits (of 3) from mux cell beaglewire.$procmux$5766 ($mux).
Removed cell beaglewire.$procmux$5768 ($mux).
Removed cell beaglewire.$procmux$5778 ($mux).
Removed cell beaglewire.$procmux$5780 ($mux).
Removed top 1 bits (of 3) from port B of cell beaglewire.$procmux$5782_CMP0 ($eq).
Removed cell beaglewire.$procmux$5783 ($mux).
Removed top 1 bits (of 3) from port B of cell beaglewire.$procmux$5785_CMP0 ($eq).
Removed cell beaglewire.$procmux$5786 ($mux).
Removed cell beaglewire.$procmux$5788 ($mux).
Removed top 2 bits (of 3) from port B of cell beaglewire.$procmux$5790_CMP0 ($eq).
Removed cell beaglewire.$procmux$5983 ($mux).
Removed top 1 bits (of 3) from mux cell beaglewire.$procmux$5985 ($mux).
Removed top 1 bits (of 3) from mux cell beaglewire.$procmux$5987 ($mux).
Removed cell beaglewire.$procmux$5989 ($mux).
Removed cell beaglewire.$procmux$5999 ($mux).
Removed cell beaglewire.$procmux$6001 ($mux).
Removed top 1 bits (of 3) from port B of cell beaglewire.$procmux$6003_CMP0 ($eq).
Removed cell beaglewire.$procmux$6004 ($mux).
Removed top 1 bits (of 3) from port B of cell beaglewire.$procmux$6006_CMP0 ($eq).
Removed cell beaglewire.$procmux$6007 ($mux).
Removed cell beaglewire.$procmux$6009 ($mux).
Removed top 2 bits (of 3) from port B of cell beaglewire.$procmux$6011_CMP0 ($eq).
Removed cell beaglewire.$procmux$6202 ($mux).
Removed cell beaglewire.$procmux$6205 ($mux).
Removed cell beaglewire.$procmux$6209 ($mux).
Removed top 1 bits (of 2) from port B of cell beaglewire.$procmux$6211_CMP0 ($eq).
Removed cell beaglewire.$procmux$6317 ($mux).
Removed cell beaglewire.$procmux$6323 ($mux).
Removed cell beaglewire.$procmux$6325 ($mux).
Removed cell beaglewire.$procmux$6329 ($mux).
Removed top 1 bits (of 3) from mux cell beaglewire.$procmux$6333 ($mux).
Removed cell beaglewire.$procmux$6335 ($mux).
Removed cell beaglewire.$procmux$6338 ($mux).
Removed cell beaglewire.$procmux$6340 ($mux).
Removed top 1 bits (of 3) from port B of cell beaglewire.$procmux$6342_CMP0 ($eq).
Removed cell beaglewire.$procmux$6349 ($mux).
Removed cell beaglewire.$procmux$6351 ($mux).
Removed top 1 bits (of 3) from port B of cell beaglewire.$procmux$6353_CMP0 ($eq).
Removed cell beaglewire.$procmux$6354 ($mux).
Removed top 2 bits (of 3) from port B of cell beaglewire.$procmux$6356_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell beaglewire.$procmux$6655_CMP0 ($eq).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6754 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6758 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6762 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6766 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6770 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6774 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6778 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6782 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6786 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6790 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6794 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6798 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6802 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6806 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6810 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6814 ($dff).
Removed top 26 bits (of 27) from FF cell beaglewire.$procdff$6818 ($dff).
Removed top 25 bits (of 26) from FF cell beaglewire.$procdff$6822 ($dff).
Removed top 25 bits (of 26) from FF cell beaglewire.$procdff$6826 ($dff).
Removed top 25 bits (of 26) from FF cell beaglewire.$procdff$6830 ($dff).
Removed top 25 bits (of 26) from FF cell beaglewire.$procdff$6834 ($dff).
Removed top 9 bits (of 10) from FF cell beaglewire.$procdff$6839 ($dff).
Removed top 2 bits (of 10) from FF cell beaglewire.$auto$opt_dff.cc:764:run$8045 ($dffe).
Removed top 9 bits (of 10) from FF cell beaglewire.$procdff$6844 ($dff).
Removed top 2 bits (of 10) from FF cell beaglewire.$auto$opt_dff.cc:764:run$8044 ($dffe).
Removed top 9 bits (of 10) from FF cell beaglewire.$procdff$6849 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6854 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6857 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6860 ($dff).
Removed top 7 bits (of 8) from FF cell beaglewire.$procdff$6863 ($dff).
Removed cell beaglewire.$auto$opt_dff.cc:702:run$7246 ($sdff).
Removed top 19 bits (of 32) from FF cell beaglewire.$auto$opt_dff.cc:702:run$7245 ($sdff).
Removed top 28 bits (of 32) from FF cell beaglewire.$auto$opt_dff.cc:702:run$7244 ($sdff).
Removed top 24 bits (of 32) from FF cell beaglewire.$auto$opt_dff.cc:702:run$7242 ($sdff).
Removed top 1 bits (of 3) from port A of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:33$2555 ($add).
Removed top 1 bits (of 3) from port B of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:33$2555 ($add).
Removed top 2 bits (of 3) from port B of cell beaglewire.$flatten\serv_rf_top.\cpu.\state.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:159$2872 ($add).
Removed top 1 bits (of 2) from port B of cell beaglewire.$flatten\serv_rf_top.\cpu.\decode.$eq$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:117$2741 ($eq).
Removed top 1 bits (of 2) from port B of cell beaglewire.$flatten\serv_rf_top.\cpu.\decode.$eq$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_decode.v:116$2739 ($eq).
Removed cell beaglewire.$flatten\serv_rf_top.\cpu.\immdec.$procmux$2979 ($mux).
Removed cell beaglewire.$flatten\serv_rf_top.\cpu.\immdec.$procmux$2975 ($mux).
Removed cell beaglewire.$flatten\serv_rf_top.\cpu.\immdec.$procmux$2971 ($mux).
Removed cell beaglewire.$flatten\serv_rf_top.\cpu.\immdec.$procmux$2967 ($mux).
Removed cell beaglewire.$flatten\serv_rf_top.\cpu.\immdec.$procmux$2963 ($mux).
Removed top 1 bits (of 2) from port A of cell beaglewire.$flatten\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2681 ($add).
Removed top 1 bits (of 2) from port B of cell beaglewire.$flatten\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2681 ($add).
Removed top 1 bits (of 2) from port A of cell beaglewire.$flatten\serv_rf_top.\cpu.\rf_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:111$2624 ($or).
Removed top 4 bits (of 6) from mux cell beaglewire.$flatten\serv_rf_top.\cpu.\rf_if.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_if.v:75$2616 ($mux).
Removed top 31 bits (of 32) from port A of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2604 ($and).
Removed top 31 bits (of 32) from port Y of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2604 ($and).
Removed top 31 bits (of 32) from port B of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2604 ($and).
Removed top 31 bits (of 32) from port Y of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2603 ($or).
Removed top 31 bits (of 32) from port A of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2603 ($or).
Removed top 31 bits (of 32) from port B of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2603 ($or).
Removed top 31 bits (of 32) from port Y of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2602 ($and).
Removed top 31 bits (of 32) from port Y of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2601 ($and).
Removed top 31 bits (of 32) from port B of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2601 ($and).
Removed top 31 bits (of 32) from port Y of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2600 ($or).
Removed top 26 bits (of 32) from mux cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:69$2596 ($mux).
Removed top 31 bits (of 32) from port B of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2592 ($sub).
Removed top 26 bits (of 32) from port Y of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2592 ($sub).
Removed top 1 bits (of 2) from port B of cell beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$eq$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:40$2564 ($eq).
Removed cell beaglewire.$flatten\serv_rf_top.\cpu.\genblk1.csr.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_csr.v:57$2501 ($mux).
Removed cell beaglewire.$flatten\serv_rf_top.\rf_ram.$procmux$3037 ($mux).
Removed cell beaglewire.$flatten\serv_rf_top.\rf_ram.$procmux$3039 ($mux).
Removed top 1 bits (of 2) from FF cell beaglewire.$flatten\serv_rf_top.\rf_ram.$procdff$6750 ($dff).
Removed top 30 bits (of 32) from port B of cell beaglewire.$flatten\serv_rf_top.\rf_ram_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$2483 ($sub).
Removed top 27 bits (of 32) from port Y of cell beaglewire.$flatten\serv_rf_top.\rf_ram_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$2483 ($sub).
Removed top 4 bits (of 5) from port B of cell beaglewire.$flatten\serv_rf_top.\rf_ram_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$2489 ($add).
Removed top 1 bits (of 2) from mux cell beaglewire.$flatten\serv_rf_top.\rf_ram_if.$procmux$3025 ($mux).
Removed top 3 bits (of 5) from mux cell beaglewire.$flatten\serv_rf_top.\rf_ram_if.$procmux$3031 ($mux).
Removed top 19 bits (of 32) from port B of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3903$1261 ($or).
Removed top 28 bits (of 32) from port B of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3903$1262 ($or).
Removed top 24 bits (of 32) from port B of cell beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3903$1264 ($or).
Removed top 24 bits (of 32) from wire beaglewire.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_DATA[31:0]$1637.
Removed top 24 bits (of 32) from wire beaglewire.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_EN[31:0]$1638.
Removed top 16 bits (of 32) from wire beaglewire.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_DATA[31:0]$1640.
Removed top 8 bits (of 32) from wire beaglewire.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_DATA[31:0]$1643.
Removed top 8 bits (of 32) from wire beaglewire.$0$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_EN[31:0]$1644.
Removed top 2 bits (of 26) from wire beaglewire.$0$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_DATA[25:0]$1674.
Removed top 2 bits (of 26) from wire beaglewire.$0$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_DATA[25:0]$1681.
Removed top 2 bits (of 26) from wire beaglewire.$0$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_DATA[25:0]$1688.
Removed top 2 bits (of 26) from wire beaglewire.$0$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6080$391_DATA[25:0]$1695.
Removed top 31 bits (of 32) from wire beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2601_Y.
Removed top 31 bits (of 32) from wire beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$and$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2602_Y.
Removed top 31 bits (of 32) from wire beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$or$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:91$2600_Y.
Removed top 26 bits (of 32) from wire beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2592_Y.
Removed top 1 bits (of 32) from wire beaglewire.$flatten\serv_rf_top.\cpu.\mem_if.$ternary$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:80$2599_Y.
Removed top 1 bits (of 2) from wire beaglewire.$flatten\serv_rf_top.\rf_ram_if.$0\rdata0[1:0].
Removed top 3 bits (of 5) from wire beaglewire.$flatten\serv_rf_top.\rf_ram_if.$procmux$3031_Y.
Removed top 24 bits (of 32) from wire beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5955$381_DATA.
Removed top 16 bits (of 32) from wire beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5957$382_DATA.
Removed top 8 bits (of 32) from wire beaglewire.$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5959$383_DATA.
Removed top 2 bits (of 10) from wire beaglewire.$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5988$385_DATA.
Removed top 2 bits (of 10) from wire beaglewire.$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6005$386_DATA.
Removed top 2 bits (of 26) from wire beaglewire.$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6038$388_DATA.
Removed top 2 bits (of 26) from wire beaglewire.$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6052$389_DATA.
Removed top 2 bits (of 26) from wire beaglewire.$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6066$390_DATA.
Removed top 2 bits (of 13) from wire beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2122$554_Y.
Removed top 2 bits (of 13) from wire beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2273$584_Y.
Removed top 2 bits (of 13) from wire beaglewire.$or$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:2424$614_Y.
Removed top 24 bits (of 32) from wire beaglewire.$procmux$3489_Y.
Removed top 28 bits (of 32) from wire beaglewire.$procmux$3541_Y.
Removed top 19 bits (of 32) from wire beaglewire.$procmux$3559_Y.
Removed top 2 bits (of 13) from wire beaglewire.$procmux$3668_Y.
Removed top 2 bits (of 13) from wire beaglewire.$procmux$3670_Y.
Removed top 1 bits (of 2) from wire beaglewire.$procmux$5126_Y.
Removed top 2 bits (of 3) from wire beaglewire.$procmux$5240_Y.
Removed top 1 bits (of 3) from wire beaglewire.$procmux$5322_Y.
Removed top 1 bits (of 3) from wire beaglewire.$procmux$5324_Y.
Removed top 1 bits (of 3) from wire beaglewire.$procmux$5764_Y.
Removed top 1 bits (of 3) from wire beaglewire.$procmux$5766_Y.
Removed top 1 bits (of 3) from wire beaglewire.$procmux$5985_Y.
Removed top 1 bits (of 3) from wire beaglewire.$procmux$5987_Y.
Removed top 1 bits (of 3) from wire beaglewire.$procmux$6333_Y.
Removed top 24 bits (of 32) from wire beaglewire.builder_csr_bankarray_sram_bus_dat_r.
Removed top 2 bits (of 26) from wire beaglewire.main_sdram_bankmachine0_cmd_buffer_lookahead_syncfifo0_din.
Removed top 2 bits (of 26) from wire beaglewire.main_sdram_bankmachine0_cmd_buffer_lookahead_wrport_dat_w.
Removed top 2 bits (of 26) from wire beaglewire.main_sdram_bankmachine1_cmd_buffer_lookahead_syncfifo1_din.
Removed top 2 bits (of 26) from wire beaglewire.main_sdram_bankmachine1_cmd_buffer_lookahead_wrport_dat_w.
Removed top 2 bits (of 26) from wire beaglewire.main_sdram_bankmachine2_cmd_buffer_lookahead_syncfifo2_din.
Removed top 2 bits (of 26) from wire beaglewire.main_sdram_bankmachine2_cmd_buffer_lookahead_wrport_dat_w.
Removed top 2 bits (of 26) from wire beaglewire.main_sdram_bankmachine3_cmd_buffer_lookahead_syncfifo3_din.
Removed top 2 bits (of 26) from wire beaglewire.main_sdram_bankmachine3_cmd_buffer_lookahead_wrport_dat_w.
Removed top 4 bits (of 26) from wire beaglewire.main_tag_di_tag.
Removed top 1 bits (of 144) from wire beaglewire.main_wishbone_bridge_wdata_converter_converter_sink_payload_data.

17.15. Executing PEEPOPT pass (run peephole optimizers).

17.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 1 unused cells and 229 unused wires.
<suppressed ~10 debug messages>

17.17. Executing SHARE pass (SAT-based resource sharing).
Found 19 cells in module beaglewire that may be considered for resource sharing.
  Analyzing resource sharing options for $memrd$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6098$1704 ($memrd):
    Found 5 activation_patterns using ctrl signal { $procmux$5131_CMP $eq$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3011$1013_Y \builder_done \builder_litedramnativeportconverter_state \main_write_from_slave }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5977$1650 ($memrd):
    Found 1 activation_patterns using ctrl signal { $procmux$4983_CMP \builder_csr_bankarray_sel_r \builder_done }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5965$1648 ($memrd):
    Found 1 activation_patterns using ctrl signal \builder_done.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6230$1756 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5204_CMP $procmux$5070_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6220$1751 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5204_CMP $procmux$5071_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6210$1746 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5203_CMP $procmux$5072_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6200$1741 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5203_CMP $procmux$5073_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6190$1736 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5203_CMP $procmux$5074_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6180$1731 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5203_CMP $procmux$5075_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6170$1726 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5205_CMP $procmux$5204_CMP $procmux$5203_CMP $procmux$5076_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6160$1721 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5205_CMP $procmux$5204_CMP $procmux$5203_CMP $procmux$5077_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6290$1786 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5205_CMP $procmux$5079_CMP $procmux$5078_CMP $procmux$5077_CMP $procmux$5076_CMP $procmux$5075_CMP $procmux$5074_CMP $procmux$5073_CMP $procmux$5072_CMP $procmux$5071_CMP $procmux$5070_CMP $procmux$5069_CMP $procmux$5068_CMP $procmux$5067_CMP $procmux$5066_CMP $procmux$5065_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6280$1781 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5205_CMP $procmux$5065_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6270$1776 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5205_CMP $procmux$5066_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6260$1771 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5205_CMP $procmux$5067_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6250$1766 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5204_CMP $procmux$5068_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6240$1761 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5204_CMP $procmux$5069_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6150$1716 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5205_CMP $procmux$5204_CMP $procmux$5203_CMP $procmux$5078_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.
  Analyzing resource sharing options for $memrd$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6140$1711 ($memrd):
    Found 2 activation_patterns using ctrl signal { $procmux$5205_CMP $procmux$5204_CMP $procmux$5203_CMP $procmux$5079_CMP \builder_done \builder_new_master_wdata_ready \main_sdram_storage [0] }.
    No candidates found.

17.18. Executing TECHMAP pass (map to technology primitives).

17.18.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

17.18.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

17.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~2 debug messages>

17.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 0 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

17.21. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$flatten\serv_rf_top.\rf_ram.$memwr$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:0$2476' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1807' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1808' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1817' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1818' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1819' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1820' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1821' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1822' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1809' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1810' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1811' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1812' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1813' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1814' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1815' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1816' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1795' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1796' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1797' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1798' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1799' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1800' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1801' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1802' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1803' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1804' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1805' in module `\beaglewire': merged $dff to cell.
Checking cell `$memwr$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1806' in module `\beaglewire': merged $dff to cell.
Checking cell `$flatten\serv_rf_top.\rf_ram.$memrd$\memory$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram.v:17$2475' in module `\beaglewire': merged data $dff to cell.
Checking cell `$memrd$\data_mem_grain0$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6140$1711' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6150$1716' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain10$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6240$1761' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain11$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6250$1766' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain12$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6260$1771' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain13$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6270$1776' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain14$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6280$1781' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain15$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6290$1786' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6160$1721' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6170$1726' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6180$1731' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6190$1736' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6200$1741' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain7$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6210$1746' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain8$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6220$1751' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\data_mem_grain9$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6230$1756' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5965$1648' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\mem_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5977$1650' in module `\beaglewire': merged address $dff to cell.
Checking cell `$memrd$\storage$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5994$1657' in module `\beaglewire': merged data $dff to cell.
Checking cell `$memrd$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6011$1664' in module `\beaglewire': no (compatible) $dff found.
Checking cell `$memrd$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6028$1671' in module `\beaglewire': no (compatible) $dff found.
Checking cell `$memrd$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6046$1678' in module `\beaglewire': no (compatible) $dff found.
Checking cell `$memrd$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6060$1685' in module `\beaglewire': no (compatible) $dff found.
Checking cell `$memrd$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6074$1692' in module `\beaglewire': no (compatible) $dff found.
Checking cell `$memrd$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6088$1699' in module `\beaglewire': no (compatible) $dff found.
Checking cell `$memrd$\tag_mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6098$1704' in module `\beaglewire': merged address $dff to cell.

17.22. Executing WREDUCE pass (reducing word size of cells).

17.23. Executing TECHMAP pass (map to technology primitives).

17.23.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

17.23.2. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/dsp_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL16X16'.
Successfully finished Verilog frontend.

17.23.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

17.24. Executing OPT_EXPR pass (perform const folding).

17.25. Executing WREDUCE pass (reducing word size of cells).

17.26. Executing ICE40_DSP pass (map multipliers).

17.27. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module beaglewire:
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1704$496 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1743$499 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1800$506 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1837$518 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1839$519 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3091$1022 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3093$1023 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4548$1398 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4577$1409 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4580$1410 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4584$1415 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4599$1420 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4602$1421 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4606$1426 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4641$1437 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4644$1438 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4648$1443 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4676$1449 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4691$1450 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4742$1455 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4766$1468 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4845$1488 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4862$1492 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4865$1493 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4869$1498 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4938$1514 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4941$1515 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4945$1520 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5014$1536 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5017$1537 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5021$1542 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5090$1558 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5093$1559 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5097$1564 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5352$1620 ($add).
  creating $macc model for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5363$1623 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$2635 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$2636 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$2638 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$2639 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2681 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2682 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:49$2654 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:49$2655 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:61$2662 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:61$2663 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\mem_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:33$2555 ($add).
  creating $macc model for $flatten\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2592 ($sub).
  creating $macc model for $flatten\serv_rf_top.\cpu.\state.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:159$2872 ($add).
  creating $macc model for $flatten\serv_rf_top.\rf_ram_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$2489 ($add).
  creating $macc model for $flatten\serv_rf_top.\rf_ram_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$2483 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1841$520 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4541$1395 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4588$1416 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4610$1427 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4652$1444 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4659$1446 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4728$1452 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4781$1474 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4792$1477 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4798$1478 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4809$1481 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4873$1499 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4892$1503 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4907$1506 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4922$1509 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4949$1521 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4968$1525 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4983$1528 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4998$1531 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5025$1543 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5044$1547 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5059$1550 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5074$1553 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5101$1565 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5120$1569 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5135$1572 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5150$1575 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5161$1579 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5168$1582 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5300$1587 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5315$1590 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5330$1593 ($sub).
  creating $macc model for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5487$1634 ($sub).
  merging $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:61$2662 into $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:61$2663.
  merging $macc model for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:49$2654 into $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:49$2655.
  merging $macc model for $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2681 into $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2682.
  merging $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$2638 into $flatten\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$2639.
  merging $macc model for $flatten\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$2635 into $flatten\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$2636.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5161$1579.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5150$1575.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5135$1572.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5120$1569.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5101$1565.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5074$1553.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5059$1550.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5044$1547.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5025$1543.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4998$1531.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4983$1528.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4968$1525.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4949$1521.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4922$1509.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4907$1506.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4892$1503.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4873$1499.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4809$1481.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4798$1478.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4792$1477.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4781$1474.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4728$1452.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4659$1446.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4652$1444.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4610$1427.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4588$1416.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4541$1395.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1841$520.
  creating $alu model for $macc $flatten\serv_rf_top.\rf_ram_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$2483.
  creating $alu model for $macc $flatten\serv_rf_top.\rf_ram_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$2489.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\state.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:159$2872.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2592.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\mem_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:33$2555.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:61$2663.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5168$1582.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:49$2655.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5300$1587.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2682.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5315$1590.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$2639.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5330$1593.
  creating $alu model for $macc $flatten\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$2636.
  creating $alu model for $macc $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5487$1634.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5363$1623.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5352$1620.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5097$1564.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5093$1559.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5090$1558.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5021$1542.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5017$1537.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5014$1536.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4945$1520.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4941$1515.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4938$1514.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4869$1498.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4865$1493.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4862$1492.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4845$1488.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4766$1468.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4742$1455.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4691$1450.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4676$1449.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4648$1443.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4644$1438.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4641$1437.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4606$1426.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4602$1421.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4599$1420.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4584$1415.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4580$1410.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4577$1409.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4548$1398.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3093$1023.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3091$1022.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1839$519.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1837$518.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1800$506.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1743$499.
  creating $alu model for $macc $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1704$496.
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1704$496: $auto$alumacc.cc:485:replace_alu$8163
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1743$499: $auto$alumacc.cc:485:replace_alu$8166
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1800$506: $auto$alumacc.cc:485:replace_alu$8169
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1837$518: $auto$alumacc.cc:485:replace_alu$8172
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1839$519: $auto$alumacc.cc:485:replace_alu$8175
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3091$1022: $auto$alumacc.cc:485:replace_alu$8178
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:3093$1023: $auto$alumacc.cc:485:replace_alu$8181
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4548$1398: $auto$alumacc.cc:485:replace_alu$8184
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4577$1409: $auto$alumacc.cc:485:replace_alu$8187
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4580$1410: $auto$alumacc.cc:485:replace_alu$8190
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4584$1415: $auto$alumacc.cc:485:replace_alu$8193
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4599$1420: $auto$alumacc.cc:485:replace_alu$8196
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4602$1421: $auto$alumacc.cc:485:replace_alu$8199
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4606$1426: $auto$alumacc.cc:485:replace_alu$8202
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4641$1437: $auto$alumacc.cc:485:replace_alu$8205
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4644$1438: $auto$alumacc.cc:485:replace_alu$8208
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4648$1443: $auto$alumacc.cc:485:replace_alu$8211
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4676$1449: $auto$alumacc.cc:485:replace_alu$8214
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4691$1450: $auto$alumacc.cc:485:replace_alu$8217
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4742$1455: $auto$alumacc.cc:485:replace_alu$8220
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4766$1468: $auto$alumacc.cc:485:replace_alu$8223
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4845$1488: $auto$alumacc.cc:485:replace_alu$8226
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4862$1492: $auto$alumacc.cc:485:replace_alu$8229
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4865$1493: $auto$alumacc.cc:485:replace_alu$8232
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4869$1498: $auto$alumacc.cc:485:replace_alu$8235
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4938$1514: $auto$alumacc.cc:485:replace_alu$8238
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4941$1515: $auto$alumacc.cc:485:replace_alu$8241
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4945$1520: $auto$alumacc.cc:485:replace_alu$8244
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5014$1536: $auto$alumacc.cc:485:replace_alu$8247
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5017$1537: $auto$alumacc.cc:485:replace_alu$8250
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5021$1542: $auto$alumacc.cc:485:replace_alu$8253
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5090$1558: $auto$alumacc.cc:485:replace_alu$8256
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5093$1559: $auto$alumacc.cc:485:replace_alu$8259
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5097$1564: $auto$alumacc.cc:485:replace_alu$8262
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5352$1620: $auto$alumacc.cc:485:replace_alu$8265
  creating $alu cell for $add$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5363$1623: $auto$alumacc.cc:485:replace_alu$8268
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5487$1634: $auto$alumacc.cc:485:replace_alu$8271
  creating $alu cell for $flatten\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:34$2636: $auto$alumacc.cc:485:replace_alu$8274
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5330$1593: $auto$alumacc.cc:485:replace_alu$8277
  creating $alu cell for $flatten\serv_rf_top.\cpu.\alu.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_alu.v:36$2639: $auto$alumacc.cc:485:replace_alu$8280
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5315$1590: $auto$alumacc.cc:485:replace_alu$8283
  creating $alu cell for $flatten\serv_rf_top.\cpu.\bufreg.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_bufreg.v:28$2682: $auto$alumacc.cc:485:replace_alu$8286
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5300$1587: $auto$alumacc.cc:485:replace_alu$8289
  creating $alu cell for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:49$2655: $auto$alumacc.cc:485:replace_alu$8292
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5168$1582: $auto$alumacc.cc:485:replace_alu$8295
  creating $alu cell for $flatten\serv_rf_top.\cpu.\ctrl.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_ctrl.v:61$2663: $auto$alumacc.cc:485:replace_alu$8298
  creating $alu cell for $flatten\serv_rf_top.\cpu.\mem_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:33$2555: $auto$alumacc.cc:485:replace_alu$8301
  creating $alu cell for $flatten\serv_rf_top.\cpu.\mem_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_mem_if.v:71$2592: $auto$alumacc.cc:485:replace_alu$8304
  creating $alu cell for $flatten\serv_rf_top.\cpu.\state.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_state.v:159$2872: $auto$alumacc.cc:485:replace_alu$8307
  creating $alu cell for $flatten\serv_rf_top.\rf_ram_if.$add$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:127$2489: $auto$alumacc.cc:485:replace_alu$8310
  creating $alu cell for $flatten\serv_rf_top.\rf_ram_if.$sub$/home/omkar/Desktop/pythondata-cpu-serv/pythondata_cpu_serv/verilog/rtl/serv_rf_ram_if.v:80$2483: $auto$alumacc.cc:485:replace_alu$8313
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:1841$520: $auto$alumacc.cc:485:replace_alu$8316
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4541$1395: $auto$alumacc.cc:485:replace_alu$8319
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4588$1416: $auto$alumacc.cc:485:replace_alu$8322
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4610$1427: $auto$alumacc.cc:485:replace_alu$8325
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4652$1444: $auto$alumacc.cc:485:replace_alu$8328
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4659$1446: $auto$alumacc.cc:485:replace_alu$8331
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4728$1452: $auto$alumacc.cc:485:replace_alu$8334
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4781$1474: $auto$alumacc.cc:485:replace_alu$8337
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4792$1477: $auto$alumacc.cc:485:replace_alu$8340
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4798$1478: $auto$alumacc.cc:485:replace_alu$8343
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4809$1481: $auto$alumacc.cc:485:replace_alu$8346
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4873$1499: $auto$alumacc.cc:485:replace_alu$8349
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4892$1503: $auto$alumacc.cc:485:replace_alu$8352
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4907$1506: $auto$alumacc.cc:485:replace_alu$8355
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4922$1509: $auto$alumacc.cc:485:replace_alu$8358
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4949$1521: $auto$alumacc.cc:485:replace_alu$8361
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4968$1525: $auto$alumacc.cc:485:replace_alu$8364
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4983$1528: $auto$alumacc.cc:485:replace_alu$8367
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:4998$1531: $auto$alumacc.cc:485:replace_alu$8370
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5025$1543: $auto$alumacc.cc:485:replace_alu$8373
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5044$1547: $auto$alumacc.cc:485:replace_alu$8376
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5059$1550: $auto$alumacc.cc:485:replace_alu$8379
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5074$1553: $auto$alumacc.cc:485:replace_alu$8382
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5101$1565: $auto$alumacc.cc:485:replace_alu$8385
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5120$1569: $auto$alumacc.cc:485:replace_alu$8388
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5135$1572: $auto$alumacc.cc:485:replace_alu$8391
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5150$1575: $auto$alumacc.cc:485:replace_alu$8394
  creating $alu cell for $sub$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:5161$1579: $auto$alumacc.cc:485:replace_alu$8397
  created 79 $alu and 0 $macc cells.

17.28. Executing OPT pass (performing simple optimizations).

17.28.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.28.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
<suppressed ~111 debug messages>
Removed a total of 37 cells.

17.28.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \beaglewire..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~347 debug messages>

17.28.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \beaglewire.
    New ctrl vector for $pmux cell $procmux$5037: $auto$opt_reduce.cc:134:opt_mux$8401
    New ctrl vector for $pmux cell $procmux$5120: { $procmux$5131_CMP $procmux$5124_CMP }
    New ctrl vector for $pmux cell $procmux$5227: { $procmux$5242_CMP $auto$opt_reduce.cc:134:opt_mux$8403 $procmux$5229_CMP $procmux$5228_CMP }
    New ctrl vector for $pmux cell $procmux$5334: { $auto$opt_reduce.cc:134:opt_mux$8407 $auto$opt_reduce.cc:134:opt_mux$8405 }
    New ctrl vector for $pmux cell $procmux$5555: { $auto$opt_reduce.cc:134:opt_mux$8411 $auto$opt_reduce.cc:134:opt_mux$8409 }
    New ctrl vector for $pmux cell $procmux$5776: { $auto$opt_reduce.cc:134:opt_mux$8415 $auto$opt_reduce.cc:134:opt_mux$8413 }
    New ctrl vector for $pmux cell $procmux$5997: { $auto$opt_reduce.cc:134:opt_mux$8419 $auto$opt_reduce.cc:134:opt_mux$8417 }
  Optimizing cells in module \beaglewire.
Performed a total of 7 changes.

17.28.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

17.28.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 1 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 2 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 3 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 4 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 5 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 6 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 7 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 8 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 9 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 10 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 11 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 12 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 13 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 14 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 15 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 16 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 17 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 18 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 19 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 20 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 21 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 22 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 23 on $procdff$6862 ($dff) from module beaglewire.
Setting constant 1-bit at position 0 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 1 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 2 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 3 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 4 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 5 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 6 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 7 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 8 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 9 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 10 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 11 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 12 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 13 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 14 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 15 on $procdff$6859 ($dff) from module beaglewire.
Setting constant 1-bit at position 0 on $procdff$6856 ($dff) from module beaglewire.
Setting constant 1-bit at position 1 on $procdff$6856 ($dff) from module beaglewire.
Setting constant 1-bit at position 2 on $procdff$6856 ($dff) from module beaglewire.
Setting constant 1-bit at position 3 on $procdff$6856 ($dff) from module beaglewire.
Setting constant 1-bit at position 4 on $procdff$6856 ($dff) from module beaglewire.
Setting constant 1-bit at position 5 on $procdff$6856 ($dff) from module beaglewire.
Setting constant 1-bit at position 6 on $procdff$6856 ($dff) from module beaglewire.
Setting constant 1-bit at position 7 on $procdff$6856 ($dff) from module beaglewire.

17.28.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 73 unused cells and 130 unused wires.
<suppressed ~93 debug messages>

17.28.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.28.9. Rerunning OPT passes. (Maybe there is more to do..)

17.28.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \beaglewire..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~348 debug messages>

17.28.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \beaglewire.
Performed a total of 0 changes.

17.28.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.28.13. Executing OPT_DFF pass (perform DFF optimizations).

17.28.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.28.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.28.16. Finished OPT passes. (There is nothing left to do.)

17.29. Executing MEMORY pass.

17.29.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

17.29.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).
Checking cell `$memrd$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6011$1664' in module `\beaglewire': no (compatible) $dff found.
Checking cell `$memrd$\storage_2$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6028$1671' in module `\beaglewire': no (compatible) $dff found.
Checking cell `$memrd$\storage_3$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6046$1678' in module `\beaglewire': no (compatible) $dff found.
Checking cell `$memrd$\storage_4$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6060$1685' in module `\beaglewire': no (compatible) $dff found.
Checking cell `$memrd$\storage_5$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6074$1692' in module `\beaglewire': no (compatible) $dff found.
Checking cell `$memrd$\storage_6$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6088$1699' in module `\beaglewire': no (compatible) $dff found.

17.29.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.29.4. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory beaglewire.mem by address:
  New clock domain: posedge \serv_rf_top.cpu.alu.clk
    Port 0 ($memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1795) has addr \builder_basesoc_wishbone_adr [8:0].
      Active bits: 00000000000000000000000011111111
    Port 1 ($memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1796) has addr \builder_basesoc_wishbone_adr [8:0].
      Active bits: 00000000000000001111111100000000
      Merging port 0 into this one.
      Active bits: 00000000000000001111111111111111
    Port 2 ($memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1797) has addr \builder_basesoc_wishbone_adr [8:0].
      Active bits: 00000000111111110000000000000000
      Merging port 1 into this one.
      Active bits: 00000000111111111111111111111111
    Port 3 ($memwr$\mem$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:0$1798) has addr \builder_basesoc_wishbone_adr [8:0].
      Active bits: 11111111000000000000000000000000
      Merging port 2 into this one.
      Active bits: 11111111111111111111111111111111

17.29.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.29.6. Executing MEMORY_COLLECT pass (generating $mem cells).

17.30. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.31. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing beaglewire.data_mem_grain0:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain0.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain1:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain1.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain10:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain10.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain11:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain11.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain12:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain12.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain13:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain13.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain14:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain14.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain15:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain15.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain2:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain2.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain3:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain3.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain4:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain4.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain5:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain5.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain6:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain6.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain7:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain7.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain8:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain8.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.data_mem_grain9:
  Properties: ports=2 bits=512 rports=1 wports=1 dbits=8 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=8 bwaste=3584 waste=3584 efficiency=12
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3584 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3840 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=0 bwaste=3584 waste=3584 efficiency=12
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=0 bwaste=3840 waste=3840 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=0 bwaste=3968 waste=3968 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=12, cells=1, acells=1
    Selected rule 4.1 with efficiency 12.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: data_mem_grain9.0.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.mem:
  Properties: ports=2 bits=16384 rports=1 wports=1 dbits=32 abits=9 words=512
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2048 efficiency=50
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3072 efficiency=25
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=512 dwaste=0 bwaste=2048 waste=2048 efficiency=50
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1536 dwaste=0 bwaste=3072 waste=3072 efficiency=25
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=25, cells=16, acells=1
    Efficiency for rule 4.2: efficiency=50, cells=8, acells=1
    Efficiency for rule 4.1: efficiency=100, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=100, cells=4, acells=2
    Selected rule 4.1 with efficiency 100.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: mem.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <1 0 0>: mem.1.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <2 0 0>: mem.2.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <3 0 0>: mem.3.0.0
        Adding extra logic for transparent port A1.1.
Processing beaglewire.mem_1:
  Properties: ports=1 bits=352 rports=1 wports=0 dbits=8 abits=6 words=44
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=212 dwaste=8 bwaste=3744 waste=3744 efficiency=8
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3744 efficiency=8
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=212 dwaste=8 bwaste=3744 waste=3744 efficiency=8
    Rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=212 dwaste=8 bwaste=3744 waste=3744 efficiency=8
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=468 dwaste=0 bwaste=3744 waste=3744 efficiency=8
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3744 efficiency=8
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=980 dwaste=0 bwaste=3920 waste=3920 efficiency=4
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3920 efficiency=4
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2004 dwaste=0 bwaste=4008 waste=4008 efficiency=2
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=4008 efficiency=2
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=468 dwaste=0 bwaste=3744 waste=3744 efficiency=8
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=980 dwaste=0 bwaste=3920 waste=3920 efficiency=4
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min wports 1' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2004 dwaste=0 bwaste=4008 waste=4008 efficiency=2
    Rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min wports 1' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=468 dwaste=0 bwaste=3744 waste=3744 efficiency=8
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=980 dwaste=0 bwaste=3920 waste=3920 efficiency=4
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2004 dwaste=0 bwaste=4008 waste=4008 efficiency=2
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_romstyle="ebr" ...' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=2, cells=4, acells=1
    Efficiency for rule 4.2: efficiency=4, cells=2, acells=1
    Efficiency for rule 4.1: efficiency=8, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=8, cells=1, acells=1
    Selected rule 4.1 with efficiency 8.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: mem_1.0.0.0
Processing beaglewire.serv_rf_top.rf_ram.memory:
  Properties: ports=2 bits=1152 rports=1 wports=1 dbits=2 abits=10 words=576
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=14 bwaste=3968 waste=3968 efficiency=9
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=9
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=14 bwaste=3968 waste=3968 efficiency=9
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=14 bwaste=3968 waste=3968 efficiency=9
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=6 bwaste=3968 waste=3968 efficiency=14
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3968 efficiency=14
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=2 bwaste=2944 waste=2944 efficiency=28
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2944 efficiency=28
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1472 dwaste=0 bwaste=2944 waste=2944 efficiency=28
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=2944 efficiency=28
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=6 bwaste=3968 waste=3968 efficiency=14
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=2 bwaste=2944 waste=2944 efficiency=28
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1472 dwaste=0 bwaste=2944 waste=2944 efficiency=28
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=6 bwaste=3968 waste=3968 efficiency=14
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=2 bwaste=2944 waste=2944 efficiency=28
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1472 dwaste=0 bwaste=2944 waste=2944 efficiency=28
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=28, cells=1, acells=1
    Efficiency for rule 4.2: efficiency=28, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=14, cells=2, acells=2
    Efficiency for rule 1.1: efficiency=9, cells=3, acells=3
    Selected rule 4.3 with efficiency 28.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M123 cell at grid position <0 0 0>: serv_rf_top.rf_ram.memory.0.0.0
Processing beaglewire.storage:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3936 efficiency=3
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 1 rules:
    Efficiency for rule 1.1: efficiency=3, cells=1, acells=1
    Selected rule 1.1 with efficiency 3.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: storage.0.0.0
Processing beaglewire.storage_1:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing beaglewire.storage_2:
  Properties: ports=2 bits=160 rports=1 wports=1 dbits=10 abits=4 words=16
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=240 dwaste=6 bwaste=3936 waste=3936 efficiency=3
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=496 dwaste=6 bwaste=4064 waste=4064 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1008 dwaste=2 bwaste=4064 waste=4064 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2032 dwaste=0 bwaste=4064 waste=4064 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing beaglewire.storage_3:
  Properties: ports=2 bits=208 rports=1 wports=1 dbits=26 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=6 bwaste=4016 waste=4016 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing beaglewire.storage_4:
  Properties: ports=2 bits=208 rports=1 wports=1 dbits=26 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=6 bwaste=4016 waste=4016 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing beaglewire.storage_5:
  Properties: ports=2 bits=208 rports=1 wports=1 dbits=26 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=6 bwaste=4016 waste=4016 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing beaglewire.storage_6:
  Properties: ports=2 bits=208 rports=1 wports=1 dbits=26 abits=3 words=8
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=248 dwaste=6 bwaste=4016 waste=4016 efficiency=2
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain !~async~.
        Bram port A1.1 has incompatible clock type.
        Failed to map read port #0.
    Mapping to bram type $__ICE40_RAM4K_M0 failed.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'min efficiency 2' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'min efficiency 2' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=504 dwaste=6 bwaste=4080 waste=4080 efficiency=1
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1016 dwaste=2 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=2040 dwaste=0 bwaste=4080 waste=4080 efficiency=0
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing beaglewire.tag_mem:
  Properties: ports=2 bits=1728 rports=1 wports=1 dbits=27 abits=6 words=64
  Checking rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=5 bwaste=3392 waste=3392 efficiency=21
    Rule #1 for bram type $__ICE40_RAM4K_M0 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3392 efficiency=21
      Storing for later selection.
  Checking rule #2 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=5 bwaste=3392 waste=3392 efficiency=21
    Rule for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1):
    Bram geometry: abits=8 dbits=16 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M0: awaste=192 dwaste=5 bwaste=3392 waste=3392 efficiency=21
    Rule #3 for bram type $__ICE40_RAM4K_M0 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=5 bwaste=3904 waste=3904 efficiency=10
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 1) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3904 efficiency=10
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=1 bwaste=3904 waste=3904 efficiency=6
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 2) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 2):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=3904 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=1 bwaste=4032 waste=4032 efficiency=3
    Rule #4 for bram type $__ICE40_RAM4K_M123 (variant 3) accepted.
    Mapping to bram type $__ICE40_RAM4K_M123 (variant 3):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=4032 efficiency=3
      Storing for later selection.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=5 bwaste=3904 waste=3904 efficiency=10
    Rule for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=1 bwaste=3904 waste=3904 efficiency=6
    Rule for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=1 bwaste=4032 waste=4032 efficiency=3
    Rule for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1):
    Bram geometry: abits=9 dbits=8 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=448 dwaste=5 bwaste=3904 waste=3904 efficiency=10
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2):
    Bram geometry: abits=10 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=960 dwaste=1 bwaste=3904 waste=3904 efficiency=6
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3):
    Bram geometry: abits=11 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ICE40_RAM4K_M123: awaste=1984 dwaste=1 bwaste=4032 waste=4032 efficiency=3
    Rule #6 for bram type $__ICE40_RAM4K_M123 (variant 3) rejected: requirement 'max wports 0' not met.
  Selecting best of 4 rules:
    Efficiency for rule 4.3: efficiency=3, cells=14, acells=1
    Efficiency for rule 4.2: efficiency=6, cells=7, acells=1
    Efficiency for rule 4.1: efficiency=10, cells=4, acells=1
    Efficiency for rule 1.1: efficiency=21, cells=2, acells=1
    Selected rule 1.1 with efficiency 21.
    Mapping to bram type $__ICE40_RAM4K_M0 (variant 1):
      Write port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port B1.
      Read port #0 is in clock domain \serv_rf_top.cpu.alu.clk.
        Mapped to bram port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <0 0 0>: tag_mem.0.0.0
        Adding extra logic for transparent port A1.1.
      Creating $__ICE40_RAM4K_M0 cell at grid position <1 0 0>: tag_mem.1.0.0
        Adding extra logic for transparent port A1.1.

17.32. Executing TECHMAP pass (map to technology primitives).

17.32.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ICE40_RAM4K'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M0'.
Generating RTLIL representation for module `\$__ICE40_RAM4K_M123'.
Successfully finished Verilog frontend.

17.32.2. Continuing TECHMAP pass.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=9\CFG_DBITS=8\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod\$__ICE40_RAM4K_M0\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M0.
Using template $paramod$b0051cb27b8e9ea563bde148a7bf8bfed30b720d\$__ICE40_RAM4K_M123 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod\$__ICE40_RAM4K_M123\CFG_ABITS=11\CFG_DBITS=2\CLKPOL2=1\CLKPOL3=1 for cells of type $__ICE40_RAM4K_M123.
Using template $paramod$66c3fa288a62dc560ce3ddd26d81551ab195105f\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$4200c10d2e07b3359d49ca78f8f6d43ec6f7e316\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$0bc505f398c9a6e150f4c406de05cbfb414f4c7a\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
Using template $paramod$c580e88c60026da015257f05680f05599f0d3ee1\$__ICE40_RAM4K for cells of type $__ICE40_RAM4K.
No more expansions possible.
<suppressed ~315 debug messages>

17.33. Executing ICE40_BRAMINIT pass.

17.34. Executing OPT pass (performing simple optimizations).

17.34.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~504 debug messages>

17.34.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
<suppressed ~63 debug messages>
Removed a total of 21 cells.

17.34.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8697 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8690, Q = $auto$memory_bram.cc:990:replace_memory$8696, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8431 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8424, Q = $auto$memory_bram.cc:990:replace_memory$8430, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8515 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8508, Q = $auto$memory_bram.cc:990:replace_memory$8514, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8529 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8522, Q = $auto$memory_bram.cc:990:replace_memory$8528, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8501 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8494, Q = $auto$memory_bram.cc:990:replace_memory$8500, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8758 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8751, Q = $auto$memory_bram.cc:990:replace_memory$8757, rval = 16'0000000000000000).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8557 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8550, Q = $auto$memory_bram.cc:990:replace_memory$8556, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8445 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8438, Q = $auto$memory_bram.cc:990:replace_memory$8444, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8571 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8564, Q = $auto$memory_bram.cc:990:replace_memory$8570, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8669 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8662, Q = $auto$memory_bram.cc:990:replace_memory$8668, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8585 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8578, Q = $auto$memory_bram.cc:990:replace_memory$8584, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8683 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8676, Q = $auto$memory_bram.cc:990:replace_memory$8682, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8599 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8592, Q = $auto$memory_bram.cc:990:replace_memory$8598, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8613 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8606, Q = $auto$memory_bram.cc:990:replace_memory$8612, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8459 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8452, Q = $auto$memory_bram.cc:990:replace_memory$8458, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8627 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8620, Q = $auto$memory_bram.cc:990:replace_memory$8626, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8714 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8707, Q = $auto$memory_bram.cc:990:replace_memory$8713, rval = 16'0000000000000000).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8641 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8634, Q = $auto$memory_bram.cc:990:replace_memory$8640, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8655 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8648, Q = $auto$memory_bram.cc:990:replace_memory$8654, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8487 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8480, Q = $auto$memory_bram.cc:990:replace_memory$8486, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8543 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8536, Q = $auto$memory_bram.cc:990:replace_memory$8542, rval = 1'0).
Adding SRST signal on $auto$memory_bram.cc:991:replace_memory$8473 ($dff) from module beaglewire (D = $auto$memory_bram.cc:886:replace_memory$8466, Q = $auto$memory_bram.cc:990:replace_memory$8472, rval = 1'0).

17.34.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 28 unused cells and 872 unused wires.
<suppressed ~30 debug messages>

17.34.5. Rerunning OPT passes. (Removed registers in this run.)

17.34.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~2 debug messages>

17.34.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.34.8. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:702:run$8879 ($sdff) from module beaglewire.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:702:run$8879 ($sdff) from module beaglewire.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:702:run$8879 ($sdff) from module beaglewire.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:702:run$8879 ($sdff) from module beaglewire.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:702:run$8879 ($sdff) from module beaglewire.
Adding EN signal on $auto$opt_dff.cc:702:run$7910 ($sdff) from module beaglewire (D = \main_uart_bridge_tx_phase [1:0], Q = \main_uart_bridge_tx_phase [1:0]).
Handling D = Q on $auto$opt_dff.cc:764:run$8898 ($sdffe) from module beaglewire (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$8898 ($sdffe) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$8898 ($sdffe) from module beaglewire.
Adding EN signal on $auto$opt_dff.cc:702:run$7896 ($sdff) from module beaglewire (D = \main_uart_bridge_rx_phase [1:0], Q = \main_uart_bridge_rx_phase [1:0]).
Handling D = Q on $auto$opt_dff.cc:764:run$8901 ($sdffe) from module beaglewire (conecting SRST instead).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$8901 ($sdffe) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$8901 ($sdffe) from module beaglewire.
Setting constant 0-bit at position 6 on $auto$memory_bram.cc:884:replace_memory$8750 ($dff) from module beaglewire.
Setting constant 0-bit at position 7 on $auto$memory_bram.cc:884:replace_memory$8750 ($dff) from module beaglewire.
Setting constant 0-bit at position 8 on $auto$memory_bram.cc:884:replace_memory$8750 ($dff) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$memory_bram.cc:884:replace_memory$8750 ($dff) from module beaglewire.
Setting constant 0-bit at position 11 on $auto$memory_bram.cc:884:replace_memory$8750 ($dff) from module beaglewire.
Setting constant 0-bit at position 12 on $auto$memory_bram.cc:884:replace_memory$8750 ($dff) from module beaglewire.
Setting constant 0-bit at position 13 on $auto$memory_bram.cc:884:replace_memory$8750 ($dff) from module beaglewire.
Setting constant 0-bit at position 14 on $auto$memory_bram.cc:884:replace_memory$8750 ($dff) from module beaglewire.
Setting constant 0-bit at position 15 on $auto$memory_bram.cc:884:replace_memory$8750 ($dff) from module beaglewire.

17.34.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 2 unused cells and 4 unused wires.
<suppressed ~3 debug messages>

17.34.10. Rerunning OPT passes. (Removed registers in this run.)

17.34.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.34.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.34.13. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active SRST on $auto$opt_dff.cc:702:run$8895 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8894 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8893 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8892 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8891 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8890 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8889 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8888 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8887 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8886 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8885 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8884 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8883 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8882 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8881 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8880 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8879 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8878 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8877 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8876 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8875 ($sdff) from module beaglewire.
Removing never-active SRST on $auto$opt_dff.cc:702:run$8874 ($sdff) from module beaglewire.

17.34.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.34.15. Rerunning OPT passes. (Removed registers in this run.)

17.34.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.34.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.34.18. Executing OPT_DFF pass (perform DFF optimizations).

17.34.19. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.34.20. Finished fast OPT passes.

17.35. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \storage_1 in module \beaglewire:
  created 16 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \storage_2 in module \beaglewire:
  created 16 $dff cells and 0 static cells of width 10.
  read interface: 0 $dff and 15 $mux cells.
  write interface: 16 write mux blocks.
Mapping memory \storage_3 in module \beaglewire:
  created 8 $dff cells and 0 static cells of width 26.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \storage_4 in module \beaglewire:
  created 8 $dff cells and 0 static cells of width 26.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \storage_5 in module \beaglewire:
  created 8 $dff cells and 0 static cells of width 26.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.
Mapping memory \storage_6 in module \beaglewire:
  created 8 $dff cells and 0 static cells of width 26.
  read interface: 0 $dff and 7 $mux cells.
  write interface: 8 write mux blocks.

17.36. Executing OPT pass (performing simple optimizations).

17.36.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~40 debug messages>

17.36.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.36.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \beaglewire..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~382 debug messages>

17.36.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \beaglewire.
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$7739: { $procmux$6011_CMP $procmux$6006_CMP $procmux$5998_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$7686: { $procmux$5790_CMP $procmux$5785_CMP $procmux$5777_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$7633: { $procmux$5569_CMP $procmux$5564_CMP $procmux$5556_CMP \sys_rst }
    New input vector for $reduce_or cell $auto$opt_dff.cc:277:combine_resets$7580: { $procmux$5348_CMP $procmux$5343_CMP $procmux$5335_CMP \sys_rst }
    Consolidated identical input bits for $mux cell $procmux$3668:
      Old ports: A=11'00000000000, B=11'10000000000, Y=$auto$wreduce.cc:454:run$8138 [10:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$8138 [10]
      New connections: $auto$wreduce.cc:454:run$8138 [9:0] = 10'0000000000
    Consolidated identical input bits for $mux cell $procmux$3740:
      Old ports: A=2'00, B=2'10, Y=$procmux$3740_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3740_Y [1]
      New connections: $procmux$3740_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$3903:
      Old ports: A=2'00, B=2'11, Y=$procmux$3903_Y
      New ports: A=1'0, B=1'1, Y=$procmux$3903_Y [0]
      New connections: $procmux$3903_Y [1] = $procmux$3903_Y [0]
    Consolidated identical input bits for $mux cell $procmux$5224:
      Old ports: A=3'100, B=3'010, Y=$procmux$5224_Y
      New ports: A=2'10, B=2'01, Y=$procmux$5224_Y [2:1]
      New connections: $procmux$5224_Y [0] = 1'0
    Consolidated identical input bits for $mux cell $procmux$6321:
      Old ports: A=3'101, B=3'000, Y=$procmux$6321_Y
      New ports: A=1'1, B=1'0, Y=$procmux$6321_Y [0]
      New connections: $procmux$6321_Y [2:1] = { $procmux$6321_Y [0] 1'0 }
    Consolidated identical input bits for $mux cell $procmux$6333:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$8148 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$8148 [0]
      New connections: $auto$wreduce.cc:454:run$8148 [1] = $auto$wreduce.cc:454:run$8148 [0]
    Consolidated identical input bits for $mux cell $procmux$6344:
      Old ports: A=3'000, B=3'101, Y=$procmux$6344_Y
      New ports: A=1'0, B=1'1, Y=$procmux$6344_Y [0]
      New connections: $procmux$6344_Y [2:1] = { $procmux$6344_Y [0] 1'0 }
  Optimizing cells in module \beaglewire.
    Consolidated identical input bits for $mux cell $procmux$3670:
      Old ports: A=$auto$wreduce.cc:454:run$8138 [10:0], B=11'10000000000, Y=$auto$wreduce.cc:454:run$8139 [10:0]
      New ports: A=$auto$wreduce.cc:454:run$8138 [10], B=1'1, Y=$auto$wreduce.cc:454:run$8139 [10]
      New connections: $auto$wreduce.cc:454:run$8139 [9:0] = 10'0000000000
  Optimizing cells in module \beaglewire.
Performed a total of 12 changes.

17.36.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

17.36.6. Executing OPT_DFF pass (perform DFF optimizations).

17.36.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 0 unused cells and 149 unused wires.
<suppressed ~1 debug messages>

17.36.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.36.9. Rerunning OPT passes. (Maybe there is more to do..)

17.36.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \beaglewire..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~381 debug messages>

17.36.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \beaglewire.
Performed a total of 0 changes.

17.36.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.36.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\storage_6[7]$9641 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_6[7]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9732 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9732 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_6[6]$9639 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_6[6]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9733 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9733 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_6[5]$9637 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_6[5]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9734 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9734 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_6[4]$9635 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_6[4]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9735 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9735 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_6[3]$9633 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_6[3]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9736 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9736 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_6[2]$9631 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_6[2]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9737 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9737 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_6[1]$9629 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_6[1]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9738 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9738 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_6[0]$9627 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_6[0]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9739 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9739 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_5[7]$9536 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_5[7]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9740 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9740 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_5[6]$9534 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_5[6]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9741 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9741 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_5[5]$9532 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_5[5]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9742 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9742 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_5[4]$9530 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_5[4]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9743 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9743 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_5[3]$9528 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_5[3]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9744 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9744 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_5[2]$9526 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_5[2]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9745 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9745 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_5[1]$9524 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_5[1]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9746 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9746 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_5[0]$9522 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_5[0]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9747 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9747 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_4[7]$9431 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_4[7]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9748 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9748 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_4[6]$9429 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_4[6]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9749 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9749 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_4[5]$9427 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_4[5]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9750 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9750 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_4[4]$9425 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_4[4]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9751 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9751 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_4[3]$9423 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_4[3]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9752 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9752 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_4[2]$9421 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_4[2]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9753 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9753 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_4[1]$9419 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_4[1]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9754 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9754 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_4[0]$9417 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_4[0]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9755 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9755 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_3[7]$9326 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_3[7]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9756 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9756 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_3[6]$9324 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_3[6]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9757 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9757 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_3[5]$9322 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_3[5]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9758 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9758 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_3[4]$9320 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_3[4]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9759 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9759 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_3[3]$9318 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_3[3]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9760 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9760 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_3[2]$9316 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_3[2]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9761 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9761 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_3[1]$9314 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_3[1]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9762 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9762 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_3[0]$9312 ($dff) from module beaglewire (D = { 2'00 \main_port_cmd_payload_addr [24:12] \main_port_cmd_payload_addr [9:0] \builder_rhs_array_muxed13 }, Q = \storage_3[0]).
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$9763 ($dffe) from module beaglewire.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$9763 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_2[9]$9125 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[9]).
Adding EN signal on $memory\storage_2[8]$9123 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[8]).
Adding EN signal on $memory\storage_2[7]$9121 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[7]).
Adding EN signal on $memory\storage_2[6]$9119 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[6]).
Adding EN signal on $memory\storage_2[5]$9117 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[5]).
Adding EN signal on $memory\storage_2[4]$9115 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[4]).
Adding EN signal on $memory\storage_2[3]$9113 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[3]).
Adding EN signal on $memory\storage_2[2]$9111 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[2]).
Adding EN signal on $memory\storage_2[1]$9109 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[1]).
Adding EN signal on $memory\storage_2[15]$9137 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[15]).
Adding EN signal on $memory\storage_2[14]$9135 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[14]).
Adding EN signal on $memory\storage_2[13]$9133 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[13]).
Adding EN signal on $memory\storage_2[12]$9131 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[12]).
Adding EN signal on $memory\storage_2[11]$9129 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[11]).
Adding EN signal on $memory\storage_2[10]$9127 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[10]).
Adding EN signal on $memory\storage_2[0]$9107 ($dff) from module beaglewire (D = \memdat_1, Q = \storage_2[0]).
Adding EN signal on $memory\storage_1[9]$8920 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[9]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9780 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9780 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[8]$8918 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[8]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9781 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9781 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[7]$8916 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[7]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9782 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9782 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[6]$8914 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[6]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9783 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9783 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[5]$8912 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[5]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9784 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9784 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[4]$8910 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[4]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9785 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9785 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[3]$8908 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[3]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9786 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9786 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[2]$8906 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[2]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9787 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9787 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[1]$8904 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[1]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9788 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9788 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[15]$8932 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[15]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9789 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9789 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[14]$8930 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[14]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9790 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9790 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[13]$8928 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[13]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9791 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9791 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[12]$8926 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[12]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9792 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9792 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[11]$8924 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[11]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9793 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9793 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[10]$8922 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[10]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9794 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9794 ($dffe) from module beaglewire.
Adding EN signal on $memory\storage_1[0]$8902 ($dff) from module beaglewire (D = { 2'00 \main_basesoc_xover_tx_fifo_source_payload_data }, Q = \storage_1[0]).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$9795 ($dffe) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$9795 ($dffe) from module beaglewire.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:702:run$7798 ($sdff) from module beaglewire.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:702:run$7798 ($sdff) from module beaglewire.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:702:run$7798 ($sdff) from module beaglewire.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:702:run$7798 ($sdff) from module beaglewire.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:702:run$7798 ($sdff) from module beaglewire.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:702:run$7798 ($sdff) from module beaglewire.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:702:run$7798 ($sdff) from module beaglewire.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:702:run$7798 ($sdff) from module beaglewire.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:702:run$7798 ($sdff) from module beaglewire.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:702:run$7798 ($sdff) from module beaglewire.

17.36.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 64 unused cells and 64 unused wires.
<suppressed ~65 debug messages>

17.36.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.36.16. Rerunning OPT passes. (Maybe there is more to do..)

17.36.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \beaglewire..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~317 debug messages>

17.36.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \beaglewire.
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][3][0]$8955:
      Old ports: A={ 2'00 \storage_1[0] [7:0] }, B={ 2'00 \storage_1[1] [7:0] }, Y=$memory\storage_1$rdmux[0][2][0]$a$8944
      New ports: A=\storage_1[0] [7:0], B=\storage_1[1] [7:0], Y=$memory\storage_1$rdmux[0][2][0]$a$8944 [7:0]
      New connections: $memory\storage_1$rdmux[0][2][0]$a$8944 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][3][1]$8958:
      Old ports: A={ 2'00 \storage_1[2] [7:0] }, B={ 2'00 \storage_1[3] [7:0] }, Y=$memory\storage_1$rdmux[0][2][0]$b$8945
      New ports: A=\storage_1[2] [7:0], B=\storage_1[3] [7:0], Y=$memory\storage_1$rdmux[0][2][0]$b$8945 [7:0]
      New connections: $memory\storage_1$rdmux[0][2][0]$b$8945 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][3][2]$8961:
      Old ports: A={ 2'00 \storage_1[4] [7:0] }, B={ 2'00 \storage_1[5] [7:0] }, Y=$memory\storage_1$rdmux[0][2][1]$a$8947
      New ports: A=\storage_1[4] [7:0], B=\storage_1[5] [7:0], Y=$memory\storage_1$rdmux[0][2][1]$a$8947 [7:0]
      New connections: $memory\storage_1$rdmux[0][2][1]$a$8947 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][3][3]$8964:
      Old ports: A={ 2'00 \storage_1[6] [7:0] }, B={ 2'00 \storage_1[7] [7:0] }, Y=$memory\storage_1$rdmux[0][2][1]$b$8948
      New ports: A=\storage_1[6] [7:0], B=\storage_1[7] [7:0], Y=$memory\storage_1$rdmux[0][2][1]$b$8948 [7:0]
      New connections: $memory\storage_1$rdmux[0][2][1]$b$8948 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][3][4]$8967:
      Old ports: A={ 2'00 \storage_1[8] [7:0] }, B={ 2'00 \storage_1[9] [7:0] }, Y=$memory\storage_1$rdmux[0][2][2]$a$8950
      New ports: A=\storage_1[8] [7:0], B=\storage_1[9] [7:0], Y=$memory\storage_1$rdmux[0][2][2]$a$8950 [7:0]
      New connections: $memory\storage_1$rdmux[0][2][2]$a$8950 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][3][5]$8970:
      Old ports: A={ 2'00 \storage_1[10] [7:0] }, B={ 2'00 \storage_1[11] [7:0] }, Y=$memory\storage_1$rdmux[0][2][2]$b$8951
      New ports: A=\storage_1[10] [7:0], B=\storage_1[11] [7:0], Y=$memory\storage_1$rdmux[0][2][2]$b$8951 [7:0]
      New connections: $memory\storage_1$rdmux[0][2][2]$b$8951 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][3][6]$8973:
      Old ports: A={ 2'00 \storage_1[12] [7:0] }, B={ 2'00 \storage_1[13] [7:0] }, Y=$memory\storage_1$rdmux[0][2][3]$a$8953
      New ports: A=\storage_1[12] [7:0], B=\storage_1[13] [7:0], Y=$memory\storage_1$rdmux[0][2][3]$a$8953 [7:0]
      New connections: $memory\storage_1$rdmux[0][2][3]$a$8953 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][3][7]$8976:
      Old ports: A={ 2'00 \storage_1[14] [7:0] }, B={ 2'00 \storage_1[15] [7:0] }, Y=$memory\storage_1$rdmux[0][2][3]$b$8954
      New ports: A=\storage_1[14] [7:0], B=\storage_1[15] [7:0], Y=$memory\storage_1$rdmux[0][2][3]$b$8954 [7:0]
      New connections: $memory\storage_1$rdmux[0][2][3]$b$8954 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_3$rdmux[0][2][0]$9337:
      Old ports: A={ 2'00 \storage_3[0] [23:0] }, B={ 2'00 \storage_3[1] [23:0] }, Y=$memory\storage_3$rdmux[0][1][0]$a$9332
      New ports: A=\storage_3[0] [23:0], B=\storage_3[1] [23:0], Y=$memory\storage_3$rdmux[0][1][0]$a$9332 [23:0]
      New connections: $memory\storage_3$rdmux[0][1][0]$a$9332 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_3$rdmux[0][2][1]$9340:
      Old ports: A={ 2'00 \storage_3[2] [23:0] }, B={ 2'00 \storage_3[3] [23:0] }, Y=$memory\storage_3$rdmux[0][1][0]$b$9333
      New ports: A=\storage_3[2] [23:0], B=\storage_3[3] [23:0], Y=$memory\storage_3$rdmux[0][1][0]$b$9333 [23:0]
      New connections: $memory\storage_3$rdmux[0][1][0]$b$9333 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_3$rdmux[0][2][2]$9343:
      Old ports: A={ 2'00 \storage_3[4] [23:0] }, B={ 2'00 \storage_3[5] [23:0] }, Y=$memory\storage_3$rdmux[0][1][1]$a$9335
      New ports: A=\storage_3[4] [23:0], B=\storage_3[5] [23:0], Y=$memory\storage_3$rdmux[0][1][1]$a$9335 [23:0]
      New connections: $memory\storage_3$rdmux[0][1][1]$a$9335 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_3$rdmux[0][2][3]$9346:
      Old ports: A={ 2'00 \storage_3[6] [23:0] }, B={ 2'00 \storage_3[7] [23:0] }, Y=$memory\storage_3$rdmux[0][1][1]$b$9336
      New ports: A=\storage_3[6] [23:0], B=\storage_3[7] [23:0], Y=$memory\storage_3$rdmux[0][1][1]$b$9336 [23:0]
      New connections: $memory\storage_3$rdmux[0][1][1]$b$9336 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_4$rdmux[0][2][0]$9442:
      Old ports: A={ 2'00 \storage_4[0] [23:0] }, B={ 2'00 \storage_4[1] [23:0] }, Y=$memory\storage_4$rdmux[0][1][0]$a$9437
      New ports: A=\storage_4[0] [23:0], B=\storage_4[1] [23:0], Y=$memory\storage_4$rdmux[0][1][0]$a$9437 [23:0]
      New connections: $memory\storage_4$rdmux[0][1][0]$a$9437 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_4$rdmux[0][2][1]$9445:
      Old ports: A={ 2'00 \storage_4[2] [23:0] }, B={ 2'00 \storage_4[3] [23:0] }, Y=$memory\storage_4$rdmux[0][1][0]$b$9438
      New ports: A=\storage_4[2] [23:0], B=\storage_4[3] [23:0], Y=$memory\storage_4$rdmux[0][1][0]$b$9438 [23:0]
      New connections: $memory\storage_4$rdmux[0][1][0]$b$9438 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_4$rdmux[0][2][2]$9448:
      Old ports: A={ 2'00 \storage_4[4] [23:0] }, B={ 2'00 \storage_4[5] [23:0] }, Y=$memory\storage_4$rdmux[0][1][1]$a$9440
      New ports: A=\storage_4[4] [23:0], B=\storage_4[5] [23:0], Y=$memory\storage_4$rdmux[0][1][1]$a$9440 [23:0]
      New connections: $memory\storage_4$rdmux[0][1][1]$a$9440 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_4$rdmux[0][2][3]$9451:
      Old ports: A={ 2'00 \storage_4[6] [23:0] }, B={ 2'00 \storage_4[7] [23:0] }, Y=$memory\storage_4$rdmux[0][1][1]$b$9441
      New ports: A=\storage_4[6] [23:0], B=\storage_4[7] [23:0], Y=$memory\storage_4$rdmux[0][1][1]$b$9441 [23:0]
      New connections: $memory\storage_4$rdmux[0][1][1]$b$9441 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_5$rdmux[0][2][0]$9547:
      Old ports: A={ 2'00 \storage_5[0] [23:0] }, B={ 2'00 \storage_5[1] [23:0] }, Y=$memory\storage_5$rdmux[0][1][0]$a$9542
      New ports: A=\storage_5[0] [23:0], B=\storage_5[1] [23:0], Y=$memory\storage_5$rdmux[0][1][0]$a$9542 [23:0]
      New connections: $memory\storage_5$rdmux[0][1][0]$a$9542 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_5$rdmux[0][2][1]$9550:
      Old ports: A={ 2'00 \storage_5[2] [23:0] }, B={ 2'00 \storage_5[3] [23:0] }, Y=$memory\storage_5$rdmux[0][1][0]$b$9543
      New ports: A=\storage_5[2] [23:0], B=\storage_5[3] [23:0], Y=$memory\storage_5$rdmux[0][1][0]$b$9543 [23:0]
      New connections: $memory\storage_5$rdmux[0][1][0]$b$9543 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_5$rdmux[0][2][2]$9553:
      Old ports: A={ 2'00 \storage_5[4] [23:0] }, B={ 2'00 \storage_5[5] [23:0] }, Y=$memory\storage_5$rdmux[0][1][1]$a$9545
      New ports: A=\storage_5[4] [23:0], B=\storage_5[5] [23:0], Y=$memory\storage_5$rdmux[0][1][1]$a$9545 [23:0]
      New connections: $memory\storage_5$rdmux[0][1][1]$a$9545 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_5$rdmux[0][2][3]$9556:
      Old ports: A={ 2'00 \storage_5[6] [23:0] }, B={ 2'00 \storage_5[7] [23:0] }, Y=$memory\storage_5$rdmux[0][1][1]$b$9546
      New ports: A=\storage_5[6] [23:0], B=\storage_5[7] [23:0], Y=$memory\storage_5$rdmux[0][1][1]$b$9546 [23:0]
      New connections: $memory\storage_5$rdmux[0][1][1]$b$9546 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_6$rdmux[0][2][0]$9652:
      Old ports: A={ 2'00 \storage_6[0] [23:0] }, B={ 2'00 \storage_6[1] [23:0] }, Y=$memory\storage_6$rdmux[0][1][0]$a$9647
      New ports: A=\storage_6[0] [23:0], B=\storage_6[1] [23:0], Y=$memory\storage_6$rdmux[0][1][0]$a$9647 [23:0]
      New connections: $memory\storage_6$rdmux[0][1][0]$a$9647 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_6$rdmux[0][2][1]$9655:
      Old ports: A={ 2'00 \storage_6[2] [23:0] }, B={ 2'00 \storage_6[3] [23:0] }, Y=$memory\storage_6$rdmux[0][1][0]$b$9648
      New ports: A=\storage_6[2] [23:0], B=\storage_6[3] [23:0], Y=$memory\storage_6$rdmux[0][1][0]$b$9648 [23:0]
      New connections: $memory\storage_6$rdmux[0][1][0]$b$9648 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_6$rdmux[0][2][2]$9658:
      Old ports: A={ 2'00 \storage_6[4] [23:0] }, B={ 2'00 \storage_6[5] [23:0] }, Y=$memory\storage_6$rdmux[0][1][1]$a$9650
      New ports: A=\storage_6[4] [23:0], B=\storage_6[5] [23:0], Y=$memory\storage_6$rdmux[0][1][1]$a$9650 [23:0]
      New connections: $memory\storage_6$rdmux[0][1][1]$a$9650 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_6$rdmux[0][2][3]$9661:
      Old ports: A={ 2'00 \storage_6[6] [23:0] }, B={ 2'00 \storage_6[7] [23:0] }, Y=$memory\storage_6$rdmux[0][1][1]$b$9651
      New ports: A=\storage_6[6] [23:0], B=\storage_6[7] [23:0], Y=$memory\storage_6$rdmux[0][1][1]$b$9651 [23:0]
      New connections: $memory\storage_6$rdmux[0][1][1]$b$9651 [25:24] = 2'00
  Optimizing cells in module \beaglewire.
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][2][0]$8943:
      Old ports: A=$memory\storage_1$rdmux[0][2][0]$a$8944, B=$memory\storage_1$rdmux[0][2][0]$b$8945, Y=$memory\storage_1$rdmux[0][1][0]$a$8938
      New ports: A=$memory\storage_1$rdmux[0][2][0]$a$8944 [7:0], B=$memory\storage_1$rdmux[0][2][0]$b$8945 [7:0], Y=$memory\storage_1$rdmux[0][1][0]$a$8938 [7:0]
      New connections: $memory\storage_1$rdmux[0][1][0]$a$8938 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][2][1]$8946:
      Old ports: A=$memory\storage_1$rdmux[0][2][1]$a$8947, B=$memory\storage_1$rdmux[0][2][1]$b$8948, Y=$memory\storage_1$rdmux[0][1][0]$b$8939
      New ports: A=$memory\storage_1$rdmux[0][2][1]$a$8947 [7:0], B=$memory\storage_1$rdmux[0][2][1]$b$8948 [7:0], Y=$memory\storage_1$rdmux[0][1][0]$b$8939 [7:0]
      New connections: $memory\storage_1$rdmux[0][1][0]$b$8939 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][2][2]$8949:
      Old ports: A=$memory\storage_1$rdmux[0][2][2]$a$8950, B=$memory\storage_1$rdmux[0][2][2]$b$8951, Y=$memory\storage_1$rdmux[0][1][1]$a$8941
      New ports: A=$memory\storage_1$rdmux[0][2][2]$a$8950 [7:0], B=$memory\storage_1$rdmux[0][2][2]$b$8951 [7:0], Y=$memory\storage_1$rdmux[0][1][1]$a$8941 [7:0]
      New connections: $memory\storage_1$rdmux[0][1][1]$a$8941 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][2][3]$8952:
      Old ports: A=$memory\storage_1$rdmux[0][2][3]$a$8953, B=$memory\storage_1$rdmux[0][2][3]$b$8954, Y=$memory\storage_1$rdmux[0][1][1]$b$8942
      New ports: A=$memory\storage_1$rdmux[0][2][3]$a$8953 [7:0], B=$memory\storage_1$rdmux[0][2][3]$b$8954 [7:0], Y=$memory\storage_1$rdmux[0][1][1]$b$8942 [7:0]
      New connections: $memory\storage_1$rdmux[0][1][1]$b$8942 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_3$rdmux[0][1][0]$9331:
      Old ports: A=$memory\storage_3$rdmux[0][1][0]$a$9332, B=$memory\storage_3$rdmux[0][1][0]$b$9333, Y=$memory\storage_3$rdmux[0][0][0]$a$9329
      New ports: A=$memory\storage_3$rdmux[0][1][0]$a$9332 [23:0], B=$memory\storage_3$rdmux[0][1][0]$b$9333 [23:0], Y=$memory\storage_3$rdmux[0][0][0]$a$9329 [23:0]
      New connections: $memory\storage_3$rdmux[0][0][0]$a$9329 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_3$rdmux[0][1][1]$9334:
      Old ports: A=$memory\storage_3$rdmux[0][1][1]$a$9335, B=$memory\storage_3$rdmux[0][1][1]$b$9336, Y=$memory\storage_3$rdmux[0][0][0]$b$9330
      New ports: A=$memory\storage_3$rdmux[0][1][1]$a$9335 [23:0], B=$memory\storage_3$rdmux[0][1][1]$b$9336 [23:0], Y=$memory\storage_3$rdmux[0][0][0]$b$9330 [23:0]
      New connections: $memory\storage_3$rdmux[0][0][0]$b$9330 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_4$rdmux[0][1][0]$9436:
      Old ports: A=$memory\storage_4$rdmux[0][1][0]$a$9437, B=$memory\storage_4$rdmux[0][1][0]$b$9438, Y=$memory\storage_4$rdmux[0][0][0]$a$9434
      New ports: A=$memory\storage_4$rdmux[0][1][0]$a$9437 [23:0], B=$memory\storage_4$rdmux[0][1][0]$b$9438 [23:0], Y=$memory\storage_4$rdmux[0][0][0]$a$9434 [23:0]
      New connections: $memory\storage_4$rdmux[0][0][0]$a$9434 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_4$rdmux[0][1][1]$9439:
      Old ports: A=$memory\storage_4$rdmux[0][1][1]$a$9440, B=$memory\storage_4$rdmux[0][1][1]$b$9441, Y=$memory\storage_4$rdmux[0][0][0]$b$9435
      New ports: A=$memory\storage_4$rdmux[0][1][1]$a$9440 [23:0], B=$memory\storage_4$rdmux[0][1][1]$b$9441 [23:0], Y=$memory\storage_4$rdmux[0][0][0]$b$9435 [23:0]
      New connections: $memory\storage_4$rdmux[0][0][0]$b$9435 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_5$rdmux[0][1][0]$9541:
      Old ports: A=$memory\storage_5$rdmux[0][1][0]$a$9542, B=$memory\storage_5$rdmux[0][1][0]$b$9543, Y=$memory\storage_5$rdmux[0][0][0]$a$9539
      New ports: A=$memory\storage_5$rdmux[0][1][0]$a$9542 [23:0], B=$memory\storage_5$rdmux[0][1][0]$b$9543 [23:0], Y=$memory\storage_5$rdmux[0][0][0]$a$9539 [23:0]
      New connections: $memory\storage_5$rdmux[0][0][0]$a$9539 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_5$rdmux[0][1][1]$9544:
      Old ports: A=$memory\storage_5$rdmux[0][1][1]$a$9545, B=$memory\storage_5$rdmux[0][1][1]$b$9546, Y=$memory\storage_5$rdmux[0][0][0]$b$9540
      New ports: A=$memory\storage_5$rdmux[0][1][1]$a$9545 [23:0], B=$memory\storage_5$rdmux[0][1][1]$b$9546 [23:0], Y=$memory\storage_5$rdmux[0][0][0]$b$9540 [23:0]
      New connections: $memory\storage_5$rdmux[0][0][0]$b$9540 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_6$rdmux[0][1][0]$9646:
      Old ports: A=$memory\storage_6$rdmux[0][1][0]$a$9647, B=$memory\storage_6$rdmux[0][1][0]$b$9648, Y=$memory\storage_6$rdmux[0][0][0]$a$9644
      New ports: A=$memory\storage_6$rdmux[0][1][0]$a$9647 [23:0], B=$memory\storage_6$rdmux[0][1][0]$b$9648 [23:0], Y=$memory\storage_6$rdmux[0][0][0]$a$9644 [23:0]
      New connections: $memory\storage_6$rdmux[0][0][0]$a$9644 [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_6$rdmux[0][1][1]$9649:
      Old ports: A=$memory\storage_6$rdmux[0][1][1]$a$9650, B=$memory\storage_6$rdmux[0][1][1]$b$9651, Y=$memory\storage_6$rdmux[0][0][0]$b$9645
      New ports: A=$memory\storage_6$rdmux[0][1][1]$a$9650 [23:0], B=$memory\storage_6$rdmux[0][1][1]$b$9651 [23:0], Y=$memory\storage_6$rdmux[0][0][0]$b$9645 [23:0]
      New connections: $memory\storage_6$rdmux[0][0][0]$b$9645 [25:24] = 2'00
  Optimizing cells in module \beaglewire.
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][1][0]$8937:
      Old ports: A=$memory\storage_1$rdmux[0][1][0]$a$8938, B=$memory\storage_1$rdmux[0][1][0]$b$8939, Y=$memory\storage_1$rdmux[0][0][0]$a$8935
      New ports: A=$memory\storage_1$rdmux[0][1][0]$a$8938 [7:0], B=$memory\storage_1$rdmux[0][1][0]$b$8939 [7:0], Y=$memory\storage_1$rdmux[0][0][0]$a$8935 [7:0]
      New connections: $memory\storage_1$rdmux[0][0][0]$a$8935 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][1][1]$8940:
      Old ports: A=$memory\storage_1$rdmux[0][1][1]$a$8941, B=$memory\storage_1$rdmux[0][1][1]$b$8942, Y=$memory\storage_1$rdmux[0][0][0]$b$8936
      New ports: A=$memory\storage_1$rdmux[0][1][1]$a$8941 [7:0], B=$memory\storage_1$rdmux[0][1][1]$b$8942 [7:0], Y=$memory\storage_1$rdmux[0][0][0]$b$8936 [7:0]
      New connections: $memory\storage_1$rdmux[0][0][0]$b$8936 [9:8] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_3$rdmux[0][0][0]$9328:
      Old ports: A=$memory\storage_3$rdmux[0][0][0]$a$9329, B=$memory\storage_3$rdmux[0][0][0]$b$9330, Y=\main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r
      New ports: A=$memory\storage_3$rdmux[0][0][0]$a$9329 [23:0], B=$memory\storage_3$rdmux[0][0][0]$b$9330 [23:0], Y=\main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r [23:0]
      New connections: \main_sdram_bankmachine0_cmd_buffer_lookahead_rdport_dat_r [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_4$rdmux[0][0][0]$9433:
      Old ports: A=$memory\storage_4$rdmux[0][0][0]$a$9434, B=$memory\storage_4$rdmux[0][0][0]$b$9435, Y=\main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r
      New ports: A=$memory\storage_4$rdmux[0][0][0]$a$9434 [23:0], B=$memory\storage_4$rdmux[0][0][0]$b$9435 [23:0], Y=\main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r [23:0]
      New connections: \main_sdram_bankmachine1_cmd_buffer_lookahead_rdport_dat_r [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_5$rdmux[0][0][0]$9538:
      Old ports: A=$memory\storage_5$rdmux[0][0][0]$a$9539, B=$memory\storage_5$rdmux[0][0][0]$b$9540, Y=\main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r
      New ports: A=$memory\storage_5$rdmux[0][0][0]$a$9539 [23:0], B=$memory\storage_5$rdmux[0][0][0]$b$9540 [23:0], Y=\main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r [23:0]
      New connections: \main_sdram_bankmachine2_cmd_buffer_lookahead_rdport_dat_r [25:24] = 2'00
    Consolidated identical input bits for $mux cell $memory\storage_6$rdmux[0][0][0]$9643:
      Old ports: A=$memory\storage_6$rdmux[0][0][0]$a$9644, B=$memory\storage_6$rdmux[0][0][0]$b$9645, Y=\main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r
      New ports: A=$memory\storage_6$rdmux[0][0][0]$a$9644 [23:0], B=$memory\storage_6$rdmux[0][0][0]$b$9645 [23:0], Y=\main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r [23:0]
      New connections: \main_sdram_bankmachine3_cmd_buffer_lookahead_rdport_dat_r [25:24] = 2'00
  Optimizing cells in module \beaglewire.
    Consolidated identical input bits for $mux cell $memory\storage_1$rdmux[0][0][0]$8934:
      Old ports: A=$memory\storage_1$rdmux[0][0][0]$a$8935, B=$memory\storage_1$rdmux[0][0][0]$b$8936, Y=$memrd$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6011$1664_DATA
      New ports: A=$memory\storage_1$rdmux[0][0][0]$a$8935 [7:0], B=$memory\storage_1$rdmux[0][0][0]$b$8936 [7:0], Y=$memrd$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6011$1664_DATA [7:0]
      New connections: $memrd$\storage_1$/home/omkar/Desktop/git_litex/build/gateware/beaglewire.v:6011$1664_DATA [9:8] = 2'00
  Optimizing cells in module \beaglewire.
Performed a total of 43 changes.

17.36.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.36.20. Executing OPT_DFF pass (perform DFF optimizations).

17.36.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.36.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.36.23. Rerunning OPT passes. (Maybe there is more to do..)

17.36.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \beaglewire..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~317 debug messages>

17.36.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \beaglewire.
Performed a total of 0 changes.

17.36.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.36.27. Executing OPT_DFF pass (perform DFF optimizations).

17.36.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.36.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.36.30. Finished OPT passes. (There is nothing left to do.)

17.37. Executing ICE40_WRAPCARRY pass (wrap carries).

17.38. Executing TECHMAP pass (map to technology primitives).

17.38.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

17.38.2. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ice40_alu'.
Successfully finished Verilog frontend.

17.38.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=4\Y_WIDTH=4 for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=2\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=8\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=32\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=16\B_WIDTH=1\Y_WIDTH=16 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=1\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=5\Y_WIDTH=5 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=22\B_WIDTH=30\Y_WIDTH=31 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=32\B_WIDTH=1\Y_WIDTH=32 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=23\B_WIDTH=1\Y_WIDTH=23 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=1 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=3\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=9\B_WIDTH=1\Y_WIDTH=9 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=4\B_WIDTH=1\Y_WIDTH=4 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_90_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=1\B_WIDTH=1\Y_WIDTH=2 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=20\B_WIDTH=1\Y_WIDTH=20 for cells of type $alu.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=16 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=8 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=4\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=2\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=13\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=32\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=30\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=1\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=15 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=4 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=3\S_WIDTH=6 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=2 for cells of type $pmux.
Using template $paramod\_90_pmux\WIDTH=8\S_WIDTH=3 for cells of type $pmux.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=6\B_WIDTH=1\Y_WIDTH=6 for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=2\B_WIDTH=2\Y_WIDTH=3 for cells of type $alu.
Using template $paramod$constmap:597a58227dd31f6f0ff8f7947990ed646a7e96ed$paramod$ce139bdae4db109c6875842b953e3d257bf611b7\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=3\B_WIDTH=1\Y_WIDTH=3 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=8\B_WIDTH=1\Y_WIDTH=8 for cells of type $alu.
Using template $paramod\_80_ice40_alu\A_SIGNED=0\B_SIGNED=0\A_WIDTH=5\B_WIDTH=2\Y_WIDTH=5 for cells of type $alu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=1 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=2 for cells of type $lcu.
No more expansions possible.
<suppressed ~4579 debug messages>

17.39. Executing OPT pass (performing simple optimizations).

17.39.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~3758 debug messages>

17.39.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
<suppressed ~2184 debug messages>
Removed a total of 728 cells.

17.39.3. Executing OPT_DFF pass (perform DFF optimizations).

17.39.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 462 unused cells and 4704 unused wires.
<suppressed ~467 debug messages>

17.39.5. Finished fast OPT passes.

17.40. Executing ICE40_OPT pass (performing simple optimizations).

17.40.1. Running ICE40 specific optimizations.
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8163.slice[0].carry: CO=\main_uart_bridge_tx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8166.slice[0].carry: CO=\main_uart_bridge_rx_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8172.slice[0].carry: CO=\main_uart_bridge_words_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8181.slice[0].carry: CO=\main_wishbone_bridge_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8184.slice[0].carry: CO=\main_basesoc_bus_errors [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8187.slice[0].carry: CO=\main_basesoc_uartcrossover_tx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8190.slice[0].carry: CO=\main_basesoc_uartcrossover_tx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8193.slice[0].carry: CO=\main_basesoc_uartcrossover_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8196.slice[0].carry: CO=\main_basesoc_uartcrossover_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8199.slice[0].carry: CO=\main_basesoc_uartcrossover_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8202.slice[0].carry: CO=\main_basesoc_uartcrossover_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8205.slice[0].carry: CO=\main_basesoc_xover_rx_fifo_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8208.slice[0].carry: CO=\main_basesoc_xover_rx_fifo_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8211.slice[0].carry: CO=\main_basesoc_xover_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8214.slice[0].carry: CO=\main_uart_bridge_tx_phase [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8214.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8217.slice[0].carry: CO=\main_uart_bridge_rx_phase [2]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8217.slice[30].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8223.slice[0].carry: CO=\main_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8226.slice[0].carry: CO=\main_sdram_sequencer_counter [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8229.slice[0].carry: CO=\main_sdram_bankmachine0_cmd_buffer_lookahead_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8232.slice[0].carry: CO=\main_sdram_bankmachine0_cmd_buffer_lookahead_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8235.slice[0].carry: CO=\main_sdram_bankmachine0_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8238.slice[0].carry: CO=\main_sdram_bankmachine1_cmd_buffer_lookahead_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8241.slice[0].carry: CO=\main_sdram_bankmachine1_cmd_buffer_lookahead_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8244.slice[0].carry: CO=\main_sdram_bankmachine1_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8247.slice[0].carry: CO=\main_sdram_bankmachine2_cmd_buffer_lookahead_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8250.slice[0].carry: CO=\main_sdram_bankmachine2_cmd_buffer_lookahead_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8253.slice[0].carry: CO=\main_sdram_bankmachine2_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8256.slice[0].carry: CO=\main_sdram_bankmachine3_cmd_buffer_lookahead_produce [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8259.slice[0].carry: CO=\main_sdram_bankmachine3_cmd_buffer_lookahead_consume [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8262.slice[0].carry: CO=\main_sdram_bankmachine3_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8265.slice[0].carry: CO=\main_wishbone_bridge_wdata_converter_converter_mux [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8268.slice[0].carry: CO=\main_wishbone_bridge_rdata_converter_converter_demux [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8271.slice[0].carry: CO=\builder_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8277.slice[0].carry: CO=\main_sdram_twtrcon_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8295.slice[0].carry: CO=\main_sdram_time1 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8301.slice[2].carry: CO=1'0
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8304.slice[0].carry: CO=\serv_rf_top.cpu.mem_if.dat [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8310.slice[0].carry: CO=\serv_rf_top.rf_ram_if.rcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8313.slice[0].carry: CO=\serv_rf_top.rf_ram_if.rcnt [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8316.slice[0].carry: CO=\main_uart_bridge_length [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8319.slice[0].carry: CO=\main_crg_por_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8322.slice[0].carry: CO=\main_basesoc_uartcrossover_tx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8325.slice[0].carry: CO=\main_basesoc_uartcrossover_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8328.slice[0].carry: CO=\main_basesoc_xover_rx_fifo_level0 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8331.slice[0].carry: CO=\main_basesoc_value [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8334.slice[0].carry: CO=\main_uart_bridge_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8337.slice[0].carry: CO=\main_leds_count [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8340.slice[0].carry: CO=\main_sdram_timer_count1 [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8349.slice[0].carry: CO=\main_sdram_bankmachine0_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8361.slice[0].carry: CO=\main_sdram_bankmachine1_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8373.slice[0].carry: CO=\main_sdram_bankmachine2_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8385.slice[0].carry: CO=\main_sdram_bankmachine3_cmd_buffer_lookahead_level [0]
Optimized $__ICE40_CARRY_WRAPPER cell back to logic (without SB_CARRY) beaglewire.$auto$alumacc.cc:485:replace_alu$8397.slice[0].carry: CO=\main_sdram_time0 [0]

17.40.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~33 debug messages>

17.40.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.40.4. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20080 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3489.Y_B [7], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20079 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3489.Y_B [6], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20078 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3489.Y_B [5], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20077 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3489.Y_B [4], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20076 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3489.Y_B [3], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20075 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3489.Y_B [2], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20074 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3489.Y_B [1], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20073 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3489.Y_B [0], Q = \builder_csr_bankarray_interface5_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20070 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [31], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20069 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [30], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20068 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [29], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20067 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [28], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20066 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [27], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20065 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [26], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20064 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [25], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20063 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [24], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20062 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [23], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20061 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [22], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20060 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [21], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20059 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [20], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20058 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [19], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20057 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [18], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20056 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [17], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20055 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [16], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20054 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [15], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20053 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [14], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20052 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [13], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20051 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [12], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20050 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [11], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20049 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [10], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20048 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [9], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20047 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [8], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20046 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [7], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20045 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [6], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20044 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [5], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20043 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [4], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20042 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [3], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20041 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [2], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20040 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [1], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20039 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3524.Y_B [0], Q = \builder_csr_bankarray_interface4_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20038 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3541.B_AND_S [11], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20037 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3541.B_AND_S [10], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20036 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3541.B_AND_S [9], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20035 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3541.Y_B [0], Q = \builder_csr_bankarray_interface3_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20034 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.B_AND_S [51], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20033 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.B_AND_S [50], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20032 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.B_AND_S [49], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20031 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.B_AND_S [48], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20030 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.B_AND_S [47], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20029 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.Y_B [7], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20028 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.Y_B [6], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20027 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.Y_B [5], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20026 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.Y_B [4], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20025 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.Y_B [3], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20024 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.Y_B [2], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20023 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.Y_B [1], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20022 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3559.Y_B [0], Q = \builder_csr_bankarray_interface2_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20020 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [31], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20019 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [30], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20018 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [29], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20017 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [28], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20016 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [27], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20015 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [26], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20014 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [25], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20013 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [24], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20012 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [23], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20011 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [22], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20010 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [21], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20009 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [20], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20008 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [19], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20007 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [18], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20006 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [17], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20005 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [16], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20004 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [15], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20003 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [14], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20002 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [13], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20001 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [12], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$20000 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [11], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19999 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [10], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19998 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [9], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19997 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [8], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19996 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [7], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19995 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [6], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19994 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [5], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19993 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [4], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19992 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [3], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19991 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [2], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19990 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [1], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19989 ($_SDFF_PP0_) from module beaglewire (D = $procmux$3583.Y_B [0], Q = \builder_csr_bankarray_interface0_bank_bus_dat_r [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19751 ($_SDFF_PP0_) from module beaglewire (D = $procmux$4686.B_AND_S [12], Q = \main_sdram_dfi_p0_address [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19750 ($_SDFF_PP0_) from module beaglewire (D = $procmux$4686.B_AND_S [11], Q = \main_sdram_dfi_p0_address [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19748 ($_SDFF_PP0_) from module beaglewire (D = $procmux$4686.B_AND_S [9], Q = \main_sdram_dfi_p0_address [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19747 ($_SDFF_PP0_) from module beaglewire (D = $procmux$4686.B_AND_S [8], Q = \main_sdram_dfi_p0_address [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19746 ($_SDFF_PP0_) from module beaglewire (D = $procmux$4686.B_AND_S [7], Q = \main_sdram_dfi_p0_address [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19745 ($_SDFF_PP0_) from module beaglewire (D = $procmux$4686.B_AND_S [6], Q = \main_sdram_dfi_p0_address [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19744 ($_SDFF_PP0_) from module beaglewire (D = $procmux$4686.B_AND_S [5], Q = \main_sdram_dfi_p0_address [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19743 ($_SDFF_PP0_) from module beaglewire (D = $procmux$4686.B_AND_S [4], Q = \main_sdram_dfi_p0_address [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19742 ($_SDFF_PP0_) from module beaglewire (D = $procmux$4686.B_AND_S [3], Q = \main_sdram_dfi_p0_address [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19741 ($_SDFF_PP0_) from module beaglewire (D = $procmux$4686.B_AND_S [2], Q = \main_sdram_dfi_p0_address [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19740 ($_SDFF_PP0_) from module beaglewire (D = $procmux$4686.B_AND_S [1], Q = \main_sdram_dfi_p0_address [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:527:simplemap_adff_sdff$19739 ($_SDFF_PP0_) from module beaglewire (D = $procmux$4686.B_AND_S [0], Q = \main_sdram_dfi_p0_address [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19653 ($_DFFE_PP_) from module beaglewire (D = $procmux$6479.Y_B [1], Q = \main_uart_bridge_bytes_count [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19652 ($_DFFE_PP_) from module beaglewire (D = $procmux$6479.Y_B [0], Q = \main_uart_bridge_bytes_count [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19651 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [31], Q = \main_uart_bridge_data [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19650 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [30], Q = \main_uart_bridge_data [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19649 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [29], Q = \main_uart_bridge_data [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19648 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [28], Q = \main_uart_bridge_data [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19647 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [27], Q = \main_uart_bridge_data [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19646 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [26], Q = \main_uart_bridge_data [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19645 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [25], Q = \main_uart_bridge_data [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19644 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [24], Q = \main_uart_bridge_data [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19643 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [23], Q = \main_uart_bridge_data [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19642 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [22], Q = \main_uart_bridge_data [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19641 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [21], Q = \main_uart_bridge_data [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19640 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [20], Q = \main_uart_bridge_data [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19639 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [19], Q = \main_uart_bridge_data [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19638 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [18], Q = \main_uart_bridge_data [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19637 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [17], Q = \main_uart_bridge_data [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19636 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [16], Q = \main_uart_bridge_data [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19635 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [15], Q = \main_uart_bridge_data [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19634 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [14], Q = \main_uart_bridge_data [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19633 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [13], Q = \main_uart_bridge_data [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19632 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [12], Q = \main_uart_bridge_data [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19631 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [11], Q = \main_uart_bridge_data [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19630 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [10], Q = \main_uart_bridge_data [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19629 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [9], Q = \main_uart_bridge_data [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19628 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [8], Q = \main_uart_bridge_data [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19627 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [7], Q = \main_uart_bridge_data [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19626 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [6], Q = \main_uart_bridge_data [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19625 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [5], Q = \main_uart_bridge_data [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19624 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [4], Q = \main_uart_bridge_data [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19623 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [3], Q = \main_uart_bridge_data [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19622 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [2], Q = \main_uart_bridge_data [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19621 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [1], Q = \main_uart_bridge_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19620 ($_DFFE_PP_) from module beaglewire (D = $procmux$6511.Y_B [0], Q = \main_uart_bridge_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19619 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [31], Q = \main_uart_bridge_address [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19618 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [30], Q = \main_uart_bridge_address [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19617 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [29], Q = \main_uart_bridge_address [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19616 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [28], Q = \main_uart_bridge_address [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19615 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [27], Q = \main_uart_bridge_address [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19614 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [26], Q = \main_uart_bridge_address [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19613 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [25], Q = \main_uart_bridge_address [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19612 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [24], Q = \main_uart_bridge_address [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19611 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [23], Q = \main_uart_bridge_address [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19610 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [22], Q = \main_uart_bridge_address [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19609 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [21], Q = \main_uart_bridge_address [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19608 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [20], Q = \main_uart_bridge_address [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19607 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [19], Q = \main_uart_bridge_address [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19606 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [18], Q = \main_uart_bridge_address [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19605 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [17], Q = \main_uart_bridge_address [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19604 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [16], Q = \main_uart_bridge_address [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19603 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [15], Q = \main_uart_bridge_address [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19602 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [14], Q = \main_uart_bridge_address [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19601 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [13], Q = \main_uart_bridge_address [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19600 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [12], Q = \main_uart_bridge_address [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19599 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [11], Q = \main_uart_bridge_address [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19598 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [10], Q = \main_uart_bridge_address [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19597 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [9], Q = \main_uart_bridge_address [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19596 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [8], Q = \main_uart_bridge_address [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19595 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [7], Q = \main_uart_bridge_address [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19594 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [6], Q = \main_uart_bridge_address [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19593 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [5], Q = \main_uart_bridge_address [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19592 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [4], Q = \main_uart_bridge_address [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19591 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [3], Q = \main_uart_bridge_address [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19590 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [2], Q = \main_uart_bridge_address [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19589 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [1], Q = \main_uart_bridge_address [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$19588 ($_DFFE_PP_) from module beaglewire (D = $procmux$6375.Y_B [0], Q = \main_uart_bridge_address [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17642 ($_DFFE_PP_) from module beaglewire (D = $procmux$6447.Y_B [7], Q = \main_uart_bridge_words_count [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17641 ($_DFFE_PP_) from module beaglewire (D = $procmux$6447.Y_B [6], Q = \main_uart_bridge_words_count [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17640 ($_DFFE_PP_) from module beaglewire (D = $procmux$6447.Y_B [5], Q = \main_uart_bridge_words_count [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17639 ($_DFFE_PP_) from module beaglewire (D = $procmux$6447.Y_B [4], Q = \main_uart_bridge_words_count [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17638 ($_DFFE_PP_) from module beaglewire (D = $procmux$6447.Y_B [3], Q = \main_uart_bridge_words_count [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17637 ($_DFFE_PP_) from module beaglewire (D = $procmux$6447.Y_B [2], Q = \main_uart_bridge_words_count [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17636 ($_DFFE_PP_) from module beaglewire (D = $procmux$6447.Y_B [1], Q = \main_uart_bridge_words_count [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17635 ($_DFFE_PP_) from module beaglewire (D = $procmux$6447.Y_B [0], Q = \main_uart_bridge_words_count [0], rval = 1'0).

17.40.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 175 unused cells and 113 unused wires.
<suppressed ~180 debug messages>

17.40.6. Rerunning OPT passes. (Removed registers in this run.)

17.40.7. Running ICE40 specific optimizations.

17.40.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~12 debug messages>

17.40.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
<suppressed ~573 debug messages>
Removed a total of 191 cells.

17.40.10. Executing OPT_DFF pass (perform DFF optimizations).

17.40.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 0 unused cells and 191 unused wires.
<suppressed ~1 debug messages>

17.40.12. Rerunning OPT passes. (Removed registers in this run.)

17.40.13. Running ICE40 specific optimizations.

17.40.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.40.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.40.16. Executing OPT_DFF pass (perform DFF optimizations).

17.40.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.40.18. Finished OPT passes. (There is nothing left to do.)

17.41. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

17.42. Executing TECHMAP pass (map to technology primitives).

17.42.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

17.42.2. Continuing TECHMAP pass.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFFCE_PP0P_ for cells of type $_SDFFCE_PP0P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_SDFFCE_PP1P_ for cells of type $_SDFFCE_PP1P_.
No more expansions possible.
<suppressed ~2713 debug messages>

17.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~52 debug messages>

17.44. Executing SIMPLEMAP pass (map simple cells to gate primitives).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8163.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8166.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8172.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8181.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8184.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8187.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8190.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8193.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8196.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8199.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8202.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8205.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8208.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8211.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8214.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8214.slice[30].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8217.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8217.slice[30].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8223.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8226.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8229.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8232.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8235.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8238.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8241.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8244.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8247.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8250.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8253.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8256.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8259.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8262.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8265.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8268.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8271.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8277.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8295.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8301.slice[2].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8304.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8310.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8313.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8316.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8319.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8322.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8325.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8328.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8331.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8334.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8337.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8340.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8349.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8361.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8373.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8385.slice[0].carry ($lut).
Mapping beaglewire.$auto$alumacc.cc:485:replace_alu$8397.slice[0].carry ($lut).

17.45. Executing ICE40_OPT pass (performing simple optimizations).

17.45.1. Running ICE40 specific optimizations.

17.45.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~1396 debug messages>

17.45.3. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
<suppressed ~2568 debug messages>
Removed a total of 856 cells.

17.45.4. Executing OPT_DFF pass (perform DFF optimizations).

17.45.5. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..
Removed 3 unused cells and 15189 unused wires.
<suppressed ~4 debug messages>

17.45.6. Rerunning OPT passes. (Removed registers in this run.)

17.45.7. Running ICE40 specific optimizations.

17.45.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.
<suppressed ~7 debug messages>

17.45.9. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.45.10. Executing OPT_DFF pass (perform DFF optimizations).

17.45.11. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.45.12. Rerunning OPT passes. (Removed registers in this run.)

17.45.13. Running ICE40 specific optimizations.

17.45.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module beaglewire.

17.45.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\beaglewire'.
Removed a total of 0 cells.

17.45.16. Executing OPT_DFF pass (perform DFF optimizations).

17.45.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \beaglewire..

17.45.18. Finished OPT passes. (There is nothing left to do.)

17.46. Executing TECHMAP pass (map to technology primitives).

17.46.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/latches_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

17.46.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

17.47. Executing ABC pass (technology mapping using ABC).

17.47.1. Extracting gate netlist of module `\beaglewire' to `<abc-temp-dir>/input.blif'..
Extracted 7182 gates and 10172 wires to a netlist network with 2988 inputs and 1384 outputs.

17.47.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + lutpack -S 1 
ABC: + dress 
ABC: Total number of equiv classes                =    1974.
ABC: Participating nodes from both networks       =    4198.
ABC: Participating nodes from the first network   =    1988. (  60.93 % of nodes)
ABC: Participating nodes from the second network  =    2210. (  67.73 % of nodes)
ABC: Node pairs (any polarity)                    =    1988. (  60.93 % of names can be moved)
ABC: Node pairs (same polarity)                   =    1707. (  52.31 % of names can be moved)
ABC: Total runtime =     0.66 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

17.47.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     3261
ABC RESULTS:        internal signals:     5800
ABC RESULTS:           input signals:     2988
ABC RESULTS:          output signals:     1384
Removing temp directory.

17.48. Executing ICE40_WRAPCARRY pass (wrap carries).

17.49. Executing TECHMAP pass (map to technology primitives).

17.49.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/ff_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFFCE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFCE_PP1P_'.
Successfully finished Verilog frontend.

17.49.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~22 debug messages>
Removed 64 unused cells and 6444 unused wires.

17.50. Executing OPT_LUT pass (optimize LUTs).
Discovering LUTs.
Number of LUTs:     3627
  1-LUT              158
  2-LUT              798
  3-LUT              806
  4-LUT             1865

Eliminating LUTs.
Number of LUTs:     3627
  1-LUT              158
  2-LUT              798
  3-LUT              806
  4-LUT             1865

Combining LUTs.
Number of LUTs:     3458
  1-LUT              107
  2-LUT              657
  3-LUT              765
  4-LUT             1929

Eliminated 0 LUTs.
Combined 169 LUTs.
<suppressed ~21019 debug messages>

17.51. Executing TECHMAP pass (map to technology primitives).

17.51.1. Executing Verilog-2005 frontend: /home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v
Parsing Verilog input from `/home/omkar/fpga-toolchain/bin/../share/yosys/ice40/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

17.51.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111111111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011110001011010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011111101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000110100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000001001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111110100001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000010111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000001111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001111110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000011100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100111110100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110001010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001110101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100001110100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000000111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111110001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000001110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=2\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111001011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010110000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100110011001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011101010101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101000001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010111110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111111101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00010100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=1\LUT=2'01 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1010111111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101000111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110100110010110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010100111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100010011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111110000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101111110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0010111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111010011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000011101110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111101011001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111100010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111001111000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111011100001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000001000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001101011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111100010001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000010001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111101110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000000001101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000111110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000001100000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111011110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111000000010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000011101111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111000100010111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111001000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010111111100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010111000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'11000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111000000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100000110000010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111110111011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011001000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010100001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'10111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110011111010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0111111111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1100101011001100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000000011110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011111100000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1001011001101001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000111011100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000101010100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100101111100001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0000010101010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110101110111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100011100110101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111111110010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0100111101000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001011101110111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01000001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110100000000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111111100001110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101001111111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101000000110001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1111110000000101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100000011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'00011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1011101110110000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0011010100110011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=3\LUT=8'01011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1000100000001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0001000011111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110001110011100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0110110000111001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1110111110111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'0101101010100101 for cells of type $lut.
Using template $paramod\$lut\WIDTH=4\LUT=16'1101011101111101 for cells of type $lut.
No more expansions possible.
<suppressed ~6191 debug messages>
Removed 0 unused cells and 8024 unused wires.

17.52. Executing AUTONAME pass.
Renamed 122886 objects in module beaglewire (75 iterations).
<suppressed ~8436 debug messages>

17.53. Executing HIERARCHY pass (managing design hierarchy).

17.53.1. Analyzing design hierarchy..
Top module:  \beaglewire

17.53.2. Analyzing design hierarchy..
Top module:  \beaglewire
Removed 0 unused modules.

17.54. Printing statistics.

=== beaglewire ===

   Number of wires:               3196
   Number of wire bits:          15158
   Number of public wires:        3196
   Number of public wire bits:   15158
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               6536
     SB_CARRY                      331
     SB_DFF                        222
     SB_DFFE                      1249
     SB_DFFESR                     907
     SB_DFFESS                       3
     SB_DFFS                         2
     SB_DFFSR                      291
     SB_DFFSS                       17
     SB_IO                          30
     SB_LUT4                      3458
     SB_PLL40_CORE                   1
     SB_RAM40_4K                    25

17.55. Executing CHECK pass (checking for obvious problems).
Checking module beaglewire...
Found and reported 0 problems.

17.56. Executing JSON backend.

End of script. Logfile hash: 60db381f1d, CPU: user 27.28s system 0.21s, MEM: 169.56 MB peak
Yosys 0.9+3981 (open-tool-forge build) (git sha1 7d2097b0, gcc 9.3.0-17ubuntu1~20.04 -Os)
Time spent: 22% 34x opt_expr (7 sec), 16% 1x abc (5 sec), ...
