-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.2 (lin64) Build 2700185 Thu Oct 24 18:45:48 MDT 2019
-- Date        : Tue Aug 31 11:46:22 2021
-- Host        : ugt-synth running 64-bit Ubuntu 16.04.7 LTS
-- Command     : write_vhdl -force -mode funcsim -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
--               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ rom_lut_muon_inv_dr_sq_2_sim_netlist.vhdl
-- Design      : rom_lut_muon_inv_dr_sq_2
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7vx690tffg1927-2
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"542FB5C11C0D083F8DAD12EF1F388D0A59DB907400CA18500CB65012BA713B75",
      INIT_01 => X"FD597F09A1DDF11D3FFFD520CF6A7500F6DDE949FCAE190B30BCB2C1DB7DAC18",
      INIT_02 => X"CC316116D71B36382EA35C6DE399F559B3CD1FFBB54EC53DB7AC7614AFF73111",
      INIT_03 => X"A1B9AC159BA5956C2782233EF22B7138A2ABFF35C31F6E068F5464B4CE8532E7",
      INIT_04 => X"ABDEFFC6CD67FA750648E34C72842CD0E37686C0EE9859CAB8D24C5CC2A16603",
      INIT_05 => X"BA7167385931233076A057100D3D7D84B86D947BB1521CCD75282C0BA8385930",
      INIT_06 => X"DEA0E5381FEF0D7A434417431A9CD8883463572217062F752B9835B240291B5D",
      INIT_07 => X"F65B67D50C7066FE28E0D07F3148A432BBB7AEE5CE7F3C6A4077ADB2DB94BC7B",
      INIT_08 => X"1270DCDFFEA12A9B03403B4C0BA948F67F8ECCA1B45B0E265C5DF840AEAD4FCB",
      INIT_09 => X"30F01342E560171C7F2EE26611474929C51AC288F6A64173F8A18DD40EC93894",
      INIT_0A => X"3FC82AFFAD9A1A5F6945B166FCB91023039ED28B765FF23EE12D07E57360E04B",
      INIT_0B => X"00E8F1D315FEF01F9B533306468823697D7F4FEC54660023F17D1E3D9519ED7A",
      INIT_0C => X"B13F65DC2B98873BC41232D1A74D1A73AAE34EDEB1DA5A52F78E70560170DBA9",
      INIT_0D => X"32BC67EABE37BC8EBE5E6A90CA825EB7FF5D2293C1DE1099D01D083F90306395",
      INIT_0E => X"614EE3DAAAA95CC547D376FF39EE87ADC4345160B594442A9E38A6931235641A",
      INIT_0F => X"4EE3DAABEFFB34EE3C5D22A9BEFC2EEDA0EF109AD23F18F55FE15872736EBBF5",
      INIT_10 => X"C87B193C4ADB23A667984968D376ECE00BD4D5957C01CE4C36271EEDA4AA4737",
      INIT_11 => X"EDF4A06ACA3625D9876177D853E54A4E7B8B17A8E8519B53443D0BD2B5F918CE",
      INIT_12 => X"8E5D6D253D0CF856798397B4E80402918B7B3C597D61B24DCE144065B78C4FCB",
      INIT_13 => X"98763E6A80197A0818CC56D73F8DAE71B13CBDFFAFA9996EF62110E8DD56FE51",
      INIT_14 => X"1C5D2308924B88AE12F780DE010BE878A9371000E66D852C2297AF6E49B93883",
      INIT_15 => X"F7E10AFD4271F02564E2E1940B486A41EA24EE169936FCCCA6CC314B40C950B3",
      INIT_16 => X"2AF0C2198E98B059CB5845B4F8F1CF842E8DB0A63F6945B4E8F32BC426EA9B07",
      INIT_17 => X"939A5959337F950A14186A2C83BFD2EDF00B1F3B509EE66B4EA4D23E30514ED2",
      INIT_18 => X"32BEAEAC40148D132C0D1A88996F3E06F928946D852D58482026AE00C474CD7B",
      INIT_19 => X"F43A90E194345764D1F524A3C5BD9EABF4AEE8B547BF22D204FDF49F48AA6057",
      INIT_1A => X"DA0E3EF50DDEFFD8F1BD646AF353CD657C2685DC2ECDDDA363845C633468ACDE",
      INIT_1B => X"C31746D989C0354F6713A77AD01E68104B4C375DD4FEF121D4503DE4FE06F965",
      INIT_1C => X"AC66C77AF7F8F58603F2CAC049BA59581DBB96E2E3EE28F6C00B10880E2CBF96",
      INIT_1D => X"77DAB1A755553F7BA22A7AF809043DF98D4D6D340515EBBCE00D8EFAFD3286C8",
      INIT_1E => X"2160E16E71B4BF0C2187B40FEEC7E0BE758D39DEC45EE3EBBDF00E9143C1F784",
      INIT_1F => X"99E8669E4B0576066EF645B2B4B02E428447D38CDA23CC3EE16D4B1699707972",
      INIT_20 => X"D071F037C0354F684846FCCF48BDA4748337E709043E2F4F060DDE1479BBA72B",
      INIT_21 => X"D3DBBD16BF231B009B55A53357995E1D2F18310FEB5BC7B8C66B51137D3B2A2A",
      INIT_22 => X"72137D4B28CEC7CC56FF4EBBDF11F8DC44B78C3B3B144F54CC426FDF5EA89D29",
      INIT_23 => X"BD293D94E8F34189471294358D1341ADAFCF8557B03652AEB33BA1E1968FA8A1",
      INIT_24 => X"82EDDEF00EA278386C9E768D5D5C142CFC1DF721258ACB8155E2E30402A9D87D",
      INIT_25 => X"C05C4D6E49B94AA4735ED183FDB95E46287EBE7436AE36885D21BFD43AA10637",
      INIT_26 => X"97679ACCB71796DE8A3383136C27CED9F0AD790CCF5D6F805996E21AEB22BE8C",
      INIT_27 => X"B50C840A28BA5AA35F19790A765430A0308811857D74222332FA1674C0F8CA36",
      INIT_28 => X"4B2A3A17AA8165F2E2DF6348093E817BB6CC56ED2CBD3A4FA50917BCA4BED8E1",
      INIT_29 => X"26C17BF10D6AB6B90F635EAAE3A18F354F5503E0A9E7459F6E71A29E2430A268",
      INIT_2A => X"37B046874E453AC7A693271EF26C27BDC8F2E54BA0CD4FDF3A2C61C71B3A0467",
      INIT_2B => X"9D158AB94C11C11AB56DBE62237D28D00E8EF9EB1E2DE3EDF5D8432235689ABB",
      INIT_2C => X"16C0467508BB5A911AA1E18446A07F5BE0E8DE9DB0E3F0845A40026D5FA63100",
      INIT_2D => X"C3A169BA6F33E32AB45CAD6337D6F93C49CC802E54CC427239325B5225A1A522",
      INIT_2E => X"72C5D37860684BB5724DD2DCF5FA7531EA39DC7CC6A6A6A45C8A1DC18435B3FD",
      INIT_2F => X"431D929DEB48703052735DBE4FCCE158CEED8044F54DF9C78106128449202820",
      INIT_30 => X"14798619EFB3629923BB1E07224A1A5FA4D48A94AC9F09C7A5822969204EC086",
      INIT_31 => X"D6F6BDDA4AB7F0B0D30502967C51F0247ACCB829CB5A936386DB1E2E087C78FC",
      INIT_32 => X"8874F8E10B241893614F08691DD17F951DA5F7D11E7BA49801CFBFBFAD67FE41",
      INIT_33 => X"19F3551B1309C911BD780F4FE3B767B06D4B169A84B00B13E43CE9DAEC1E3F40",
      INIT_34 => X"8862C3786F44E32AB46FF636EBD2A63357AD0222F91674D21B0F8A6CB23CE9C8",
      INIT_35 => X"C4B022F8EFC474BB4602BB1DF510392DA99999863E6CFEA265055F43CFB109B6",
      INIT_36 => X"CEEC817982895BB472503CD3F060E05D62FDBA862E8F4763B00D475D0E695CD8",
      INIT_37 => X"84E7CFFB4882881416396A56D9B1B9BF6FA7420EC94E6C01E9033E575E22C11B",
      INIT_38 => X"F6BEFC7D0F9EE9DB22AA328580E1832491A631FEDCA62C4AEEC7F3309DEA153E",
      INIT_39 => X"0342E7DFD7CC8DD68484836FE3EE3C99D4D854345667652D7E4674E5996F463D",
      INIT_3A => X"CB83AF1F9E0C34054BC45DC2F2A8B2ED170CAABD159D1478874F8E343F8F22E8",
      INIT_3B => X"1D7E242C353CFD67375A8EBE9A1DF5003930F14907F8091906BF11FC6E48873C",
      INIT_3C => X"09046507BA5BC7DC57261502BB1CD3FE295348E60B85310FDB840A3A047874F8",
      INIT_3D => X"6E3541AF0E6A82529935F1BC43945C78D6337D7200147C17D28E37BDF0FDA609",
      INIT_3E => X"5BEFD8F32E574BD9FE6701BB32846DAC2DCF60DCF3A2C730ECBA87642FB72C5E",
      INIT_3F => X"C032F9F10A01D34043AB45EF87DAD6481E060EF3A40FF149F6E6F92C6092C4D5",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 4,
      READ_WIDTH_B => 4,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 4,
      WRITE_WIDTH_B => 4
    )
        port map (
      ADDRARDADDR(13 downto 2) => addra(11 downto 0),
      ADDRARDADDR(1 downto 0) => B"00",
      ADDRBWRADDR(13 downto 0) => B"00000000000000",
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 0) => B"0000000000000000",
      DIBDI(15 downto 0) => B"0000000000000000",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 4) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 4),
      DOADO(3 downto 0) => douta(3 downto 0),
      DOBDO(15 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"55556AB555569980AAA55A952AAB4CE055AA5294A555A678A95296D2D2AA923F",
      INITP_01 => X"D4AAD555AB49B9E02A555555AAD2670F554AAB554AB498E0AAAAAAB5552B663F",
      INITP_02 => X"B4B4A5296DB3387F6B4AD4A52DB231F094A54A95AD2667806B56AB55A96CCC3F",
      INITP_03 => X"64925B6C9B338F00DB6925B6D9318F00249692D249918E034B6B4B4B6D939C1F",
      INITP_04 => X"D9B264C999CE3C00364D9366CCC71E004D924DB366630F00926DB6C933338F00",
      INITP_05 => X"66666666318F0FE0CCD999999CE3C3FF3332666C6630E07F66CD9933331C780F",
      INITP_06 => X"198CC6738E3C3F806333998C638783FFCCC6667318E1F01F9999999CC63C3E00",
      INITP_07 => X"8E739C71C787C03F39CE738E38F07F006319CE718F1F03FFCE67398E71E1F000",
      INITP_08 => X"C71C71C78783F0009C71CE1C787C0FFF39C638E38787E000E31CE31C38781FFF",
      INITP_09 => X"E38F1E3C3E0FF0008E3C70E1E0F80FFF3C71C78F0F07F80071C71C78F0FC07FF",
      INITP_0A => X"E3C38783E0FE001F8F0E1E1E0F80FFFF1C3870F0F81FC00070E3C38783E01FFF",
      INITP_0B => X"C3C3E1F07E01FFFF0F0F0783E07FC0003C3C3C1F07E007FF70F0F0F07E07FE00",
      INITP_0C => X"87C1E07C07F800071F0F83E07E00FFFF7C3E1F07E03FF000F0F0783E07F8007F",
      INITP_0D => X"1F83E07F01FFC0007C1F83F01FE0001FF07C1F81FC01FFFFC1F07C0FC07FF000",
      INITP_0E => X"7C0FC07F007FFF00F03E03F00FFC0000C0F81F80FF0007FF07E0FC0FF007FFFF",
      INITP_0F => X"E07F01FE007FFFFF81F80FE00FFF000007E07F00FF80000F1F03F80FF001FFFF",
      INIT_00 => X"EF2F6CA6DC0E3A61829CAEB9BCB5A58B6635F9B15CFA8A0C7FE43A81B8DFF7FF",
      INIT_01 => X"CCCED4DDEBFD122C49698EB5E10F4175ADE72463A5E82C72BA014A92DA2168AC",
      INIT_02 => X"6697C4EE1436536A7B868A867B664921F0B46C19BA4FD651BD1C6DAFE3081F26",
      INIT_03 => X"CBC5C3C4C9D1DEED0017304D6D91B7DF0B38689ACE043B73ABE41E5790C8FF34",
      INIT_04 => X"F416344F67798790939086745B3A10DC9F5806A941CD4DC0267FCB0A3B5E737A",
      INIT_05 => X"CFC1B7B0ACACAFB5BECBDBED031B36537394B8DE052D5781ACD8032E5882AAD0",
      INIT_06 => X"97ABBBC8D1D6D7D2C7B7A0815C2EF9BA7220C55FEE72EA57B70B538EBCDDF0F7",
      INIT_07 => X"D7C2AFA0948B868383868C95A0AEBED0E5FB132D4864819EBCDBF916334F6981",
      INIT_08 => X"4E555858544C3F2E16F9D6AC7B4201B8660BA638BF3BAD136EBE01396483969C",
      INIT_09 => X"E3C6AC95817062574E48454445494F57616C798796A7B8C9DBEDFE0F1F2D3A46",
      INIT_0A => X"19130AFDEDD9C0A27F5728F3B77328D57A16A932B22793F34994D408314E6066",
      INIT_0B => X"F3CFAE90745B4531201105FBF3EDE9E7E6E7E9EDF1F6FC02080D13171B1D1E1D",
      INIT_0C => X"F7E5D0B89C7C582F01CD94540EC06C10AC3FCA4CC53499F5468DC9FA213C4D52",
      INIT_0D => X"07DCB48F6B4B2D11F8E0CBB8A8988B7F756C645D57514C47423C362F271E1306",
      INIT_0E => X"E6C9A9865F3405D2995B18CE7F28CB66FA860984F65FBF1662A5DE0D314B5B60",
      INIT_0F => X"1FEEBF9268401AF7D6B6997E644C35200DFAE8D8C7B8A89889796856432F1901",
      INIT_10 => X"E7BF95673601C88B4801B46109A944D763E764D844A803559DDC123E6179888D",
      INIT_11 => X"3C04CE9B693A0DE2B9926D4A2807E8CAAE92775D432910F6DDC2A78B6E4F2E0C",
      INIT_12 => X"F8C7935B20E29F580CBC660BAA43D561E563D948AE0C62B0F530638DAEC5D3D8",
      INIT_13 => X"5C1EE1A8703A06D4A375481DF3CAA37C57320FEBC8A683603D19F4CEA77E5427",
      INIT_14 => X"1ADFA1601CD58939E58C2ECA61F37E0280F868D0328BDC2667A0D0F8162D3A3E",
      INIT_15 => X"803BF9B97B3E03CA935D29F6C594653609DCB084582D01D5A87B4D1EEEBC8852",
      INIT_16 => X"4A06C0762AD9852DD1700A9F2FB93DBB32A40E71CE2270B5F329577C99AEBBBF",
      INIT_17 => X"A85E15CF8A4806C7894C10D69D662FF8C38E5A26F2BE8A5520EAB37B4207CA8B",
      INIT_18 => X"893DEE9D48EF9333CF67F98710931189FA66CB2981D21B5D98CBF61A35495559",
      INIT_19 => X"D38436E99F560EC88440FEBD7D3E00C285490DD195591CE0A26425E4A35F1AD3",
      INIT_1A => X"D6822CD27616B24BDF70FB820582F96BD73E9EF74B97DD1B5384ADCFE9FC070B",
      INIT_1B => X"03AE5A08B8691BCF843AF2AA631DD8934F0BC88441FDB9752FE9A25A10C47728",
      INIT_1C => X"31D67817B34CE173008A0F900C83F561C82985DA2972B4F025537A9AB3C5D0D3",
      INIT_1D => X"36DC832BD5812DDB8A3AEB9D5003B76C21D68B41F6AB5F13C7792ADA8936E18A",
      INIT_1E => X"9937D169FF911FAA31B534AE2596026ACC287FD11C61A0D90B375C7A92A3ADB1",
      INIT_1F => X"6D0DAF53F79D44EC953FEA9643F09D4BFAA85705B4620FBC6813BD660EB357F9",
      INIT_20 => X"0EA438CA58E46CF172EF69DE4EBA2284E23A8DDA22639FD5052F526F8696A0A3",
      INIT_21 => X"A743E07E1EBE6002A64AEF953CE38A32DA822AD27A21C86E13B85BFD9D3CD975",
      INIT_22 => X"8E1EAC37C045C746C139AD1D88EF52B0095DACF53A78B1E5123A5B778D9CA5A8",
      INIT_23 => X"E57C14AE48E4801DBB5AFA9A3BDC7D1FC16305A748E98929C866029E38D067FB",
      INIT_24 => X"1AA42CB134B330A91F91006BD13492EB4090DC22639FD50631577791A6B4BDC0",
      INIT_25 => X"27B94DE1770DA53DD66F0AA43FDB7713AF4BE7831EB953ED851DB449DD6FFF8E",
      INIT_26 => X"B136B837B42EA5198AF761C72987E13687D41C5F9DD609386185A4BDD0DEE7EA",
      INIT_27 => X"6CFA8919AA3BCE61F58A1FB44AE0770DA43AD066FC9125B94CDD6EFD8B17A22B",
      INIT_28 => X"53D24FC941B62897026BD0318FE93F90DE276BABE61C4E7AA2C4E1F90C192124",
      INIT_29 => X"B53EC954E16EFC8A19A939C95AEB7C0D9F30C051E171FF8D1BA732BB43CA4FD2",
      INIT_2A => X"FF79F166D848B62087EB4CA90258AAF84288C9063F73A2CCF2132E4557646B6E",
      INIT_2B => X"00860C941CA42DB742CD58E46FFC8814A02CB743CD58E16AF278FE8205860684",
      INIT_2C => X"B62A9D0D7BE74FB51877D42D83D5236EB4F73570A6D7042D51708AA0B1BDC5C7",
      INIT_2D => X"50D153D75ADF64E96FF57C038A129920A72EB53BC146CA4ED052D252CF4BC63F",
      INIT_2E => X"75E654BF298FF455B41068BD0F5EA9F03473AFE71A4A759BBEDCF50A1A252C2F",
      INIT_2F => X"A2209E1D9D1D9E1FA123A527AA2DB032B537B93ABB3BBB39B734AF29A21A8F03",
      INIT_30 => X"3EAA147BE043A3005BB30859A8F33B7FC0FD366B9CC9F31838556D81909BA2A4",
      INIT_31 => X"F872EC67E35FDC59D755D351CF4DCC4AC845C33FBC37B22CA51D94097EF062D1",
      INIT_32 => X"1078DD40A1005CB60D61B2004C94D81A5892C8FB2A567DA0C0DBF205141F2527",
      INIT_33 => X"50C73EB52DA61E98118B057FF973ED67E05AD24BC33AB0269A0E80F161CF3CA7",
      INIT_34 => X"EB4EB00F6CC71F75C91967B2FA3F81C0FB336798C5EE1436546E8496A4AEB4B6",
      INIT_35 => X"AC1F93067BEF64DA50C53BB1279D1389FE74E85CD043B526960674E14CB61F86",
      INIT_36 => X"CE2D8BE64097EC3E8EDC266EB3F63571A9DF11406B92B6D7F30C2233404A5052",
      INIT_37 => X"0B7BEB5BCC3DAE20920476E95BCD3FB022930474E352C02D99056FD73FA50A6D",
      INIT_38 => X"B9146EC61C70C1115DA8EF3477B6F22C6296C6F21C4264839FB6CBDBE8F1F7F9",
      INIT_39 => X"6DD946B3208EFC6AD847B52492016FDD4BB82491FC67D13BA30A70D5399BFC5B",
      INIT_3A => X"AB035AAE0151A0EC367DC2044380BAF1255785AFD7FB1C3A546B7F8F9BA4A9AB",
      INIT_3B => X"D23BA40E78E34DB8238EF964CF39A40E78E24BB31B82E84EB31679DA3A98F551",
      INIT_3C => X"A5FA4D9EEE3B86CF165B9DDC19548BC0F2214D779DBFDFFC152B3D4D58616668",
      INIT_3D => X"3AA0066DD33BA20971D940A80F76DE44AB1176DB3FA30667C82887E5419DF64E",
      INIT_3E => X"A6F84896E22D75BBFF4181BEF8306698C8F620476C8DACC7DFF4061520282D2F",
      INIT_3F => X"A4076ACE3296FA5EC3278CF054B81C7FE244A60869C92887E4419CF750A7FE53",
      INIT_40 => X"AEFD4A95DE266CAFF1306DA7E0154979A8D3FC214464829CB3C7D8E6F1F9FEFF",
      INIT_41 => X"1172D23393F556B7187ADB3C9DFD5EBE1E7DDC3A97F450AB065FB70E64B90C5E",
      INIT_42 => X"BD08539BE2276AAAE9266199CF0334638FB9E0042645617A90A3B4C1CCD3D8D9",
      INIT_43 => X"81DF3C9AF856B51371CF2E8CEA47A5025EBA1671CB257ED62D83D82C7FD0216F",
      INIT_44 => X"D21B62A8EC2E6FADEA245D93C7F828557FA7CDF0102D4860768898A5AFB6BBBC",
      INIT_45 => X"F44FAA0560BB1772CE2984DF3A95EF49A3FC54AC045AB00559ACFF509FEE3B87",
      INIT_46 => X"ED3378BBFD3D7BB7F12A6094C6F6234E779EC2E3021F3850647685919BA2A6A8",
      INIT_47 => X"69C11A72CB237CD52D86DE378FE73E95EC4298ED4195E83A8BDB2B79C6125CA5",
      INIT_48 => X"0E5295D514528EC800366A9CCCFA2650779CBEDFFC1831475B6C7A868F969A9B",
      INIT_49 => X"E1378CE2388EE43B91E63C92E73C91E5398CDF3183D42473C20F5CA7F23B83C9",
      INIT_4A => X"3677B7F5326DA7DF15497BABDA0630587EA1C3E2FE183046596977838C929697",
      INIT_4B => X"5BAF0255A9FC50A3F74A9DF04395E7398ADB2B7AC91865B2FD4892DB2369AFF3",
      INIT_4C => X"62A2DF1B568FC7FC306293C1EE1841688CAECEEC0721384C5E6E7C878F95999A",
      INIT_4D => X"D8297ACB1C6DBE0F60B10252A2F24190DF2D7BC81460ABF53E86CE14599DE022",
      INIT_4E => X"95D20D4780B7EC205282B1DE0932597EA1C2E0FD1830465A6B7B87929AA0A4A5",
      INIT_4F => X"57A6F54392E1307ECD1B69B705529FEC3883CF1963ACF53C83C90E5295D71757",
      INIT_50 => X"CC074078AFE417497AA8D5002A51779ABCDCFA152F465B6E7F8E9AA4ACB2B5B7",
      INIT_51 => X"D92572BE0B57A4F03C88D4206BB6004B94DE266EB6FD4388CD105394D5155390",
      INIT_52 => X"094179AFE4174879A7D4FF2951779BBDDEFC19344C6377899AA8B4BEC5CBCECF",
      INIT_53 => X"5DA7F13C86D01A65AFF8428BD41D65ADF53B82C80D5195D81A5C9CDC1A5794CF",
      INIT_54 => X"4A81B6EB1D4F7FADDA062F577EA2C5E606233F58708699ABBBC8D4DDE5EAEDEE",
      INIT_55 => X"E32B73BC044C94DC246BB3FA4187CD13589DE12568AAEC2C6CACEA27649FD912",
      INIT_56 => X"91C5F92B5C8CBAE7133C658BB0D4F51533506A839AAFC2D3E2EFFA030A0F1213",
      INIT_57 => X"6BB1F83E84CA10569CE1276CB0F5397CBF024485C6064685C3003C77B2EB235B",
      INIT_58 => X"DB0F4071A0CEFB2650799FC5E80B2B4A67829CB4CADEF0000F1B262F363B3E3F",
      INIT_59 => X"F63A7EC3074B8FD3175A9DE02365A7E92A6AAAEA2867A4E11D5892CC043B72A7",
      INIT_5A => X"2B5C8CBBE916416A93BADF0326476684A0BAD3EAFF122434424E5861676C6F70",
      INIT_5B => X"82C5074A8CCE105294D5175898D9195897D614518ECA06417BB4EC245A90C5F8",
      INIT_5C => X"7EAEDD0A36618BB3DA0024476888A6C3DEF70F253A4C5D6D7A8690989EA3A5A6",
      INIT_5D => X"115292D3135494D4145493D2114F8DCB084581BCF7326BA4DC144A80B5E91C4E",
      INIT_5E => X"D604315D88B2DA01264B6E8FAFCEEB07213A51667A8C9CABB8C3CDD5DBDFE2E3",
      INIT_5F => X"A2E1205E9DDC1A5896D4124F8CC905417CB7F12B649CD40B4277ACE0134677A7",
      INIT_60 => X"325F8AB5DE062D53779ABCDCFC193550698197ACBFD0E0EEFB060F161C212324",
      INIT_61 => X"3572AFEC2966A3DF1B5793CF0A457FB9F32C649CD40A4176ABDF124476A6D604",
      INIT_62 => X"92BDE710385F85A9CCEE0F2E4C69849EB6CDE2F609192936434D565D6367696A",
      INIT_63 => X"C905407CB7F22D68A3DD17518AC4FC356CA4DB11477CB0E417497BACDB0B3966",
      INIT_64 => X"F61F487096BCE00426466684A1BDD7F0081E3245576776838F99A2A9AEB2B5B6",
      INIT_65 => X"609AD40E4781BAF42D659ED60E457CB3E91F5488BDF0235587B7E71745729FCB",
      INIT_66 => X"5D85ADD3F91D406283A3C1DFFB152F475D738799AABAC8D5E0EAF3F9FF020506",
      INIT_67 => X"F93169A2DA124A81B9F0275D93C9FF34689CD003366799C9F9295785B2DE0934",
      INIT_68 => X"C8EF153A5F82A4C5E403213D58728AA2B8CCE0F102111F2B3640484E5357595A",
      INIT_69 => X"93CA01386EA5DB11477CB2E71B5084B7EA1D4F80B1E212416F9DCAF7224D77A0",
      INIT_6A => X"365C81A5C8EA0B2B4A67849FB9D2EA01162A3D4E5E6C7A869099A1A8ADB0B2B3",
      INIT_6B => X"2F659AD0053A6EA3D70B3F73A6D90B3D6FA0D101305F8EBBE815416C96BFE80F",
      INIT_6C => X"A8CDF01335567695B3CFEB051F374E64788C9EAEBECCD9E4EFF7FF050A0D0F10",
      INIT_6D => X"CD0135699DD104376A9DCF01336495C6F6265584B2DF0C396490BAE40C355C82",
      INIT_6E => X"1D406385A6C6E5021F3B566F889FB6CBDEF10313222F3C47515961676B6F7171",
      INIT_6F => X"6DA0D20537699BCDFF306192C2F2225180AEDC0936628EB9E30D365F86ADD3F8",
      INIT_70 => X"95B8D9FA1A3956738FAAC4DDF50B2135485A6B7B8997A3AEB7BFC6CCD1D4D6D6",
      INIT_71 => X"0E4071A2D304356596C5F5245382B0DE0C396591BDE8123C658EB5DD03294E72",
      INIT_72 => X"1032527291AFCCE8031D364E657B90A3B6C7D8E7F5020D18212930353A3D3F3F",
      INIT_73 => X"B2E2124271A1D0FF2E5D8BB9E714416E9AC6F11C467099C1E911375D83A7CBEE",
      INIT_74 => X"8FAFCFED0B28445F7A93ABC2D9EE02152738485664707C868F969DA2A7AAABAC",
      INIT_75 => X"5685B4E3113F6E9BC9F624507DA9D5002B557FA9D2FA224A7097BCE105294B6D",
      INIT_76 => X"102F4E6C88A5C0DAF40C233A5064788A9CACBBC9D7E3EDF700070E13171A1C1C",
      INIT_77 => X"FD2A5885B3E00D396692BEE9143F6A94BEE710386087AED4FA1F44678AADCFF0",
      INIT_78 => X"94B2D0ED09243E5871889FB5CADEF102132332404D58636C757C82878B8E8F90",
      INIT_79 => X"A5D1FE2A5682AED9042F5A84AED8012A537BA3CAF1173D6286AACEF012345474",
      INIT_7A => X"1A3855718CA6C0D9F1081E33475A6D7E8E9EACB9C6D1DBE4ECF4F9FE02050707",
      INIT_7B => X"4E79A5D0FB26507AA5CEF8214A739BC3EA11385E83A9CDF115385A7C9DBDDDFC",
      INIT_7C => X"A4C0DCF7122C445C738A9FB4C7DAECFD0C1B2936424D5760686E74797D7F8181",
      INIT_7D => X"F9234D77A1CBF41E476F98C0E80F365D83A9CFF4193D6083A6C8E90A2A496886",
      INIT_7E => X"304B67819BB3CBE3F90F24374A5D6E7E8D9CA9B6C1CCD6DEE6EDF2F7FAFDFEFF",
      INIT_7F => X"A5CFF82149729AC3EB123A6187AED4FA1F44688CB0D3F517395A7A9AB9D8F613",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => douta(7 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => douta(8),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\ : STD_LOGIC;
  signal \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"323334343536363737383839393A3A3B3B3C3C3C3D3D3D3E3E3E3E3E3E3E3E3E",
      INIT_01 => X"1F20202121222323242425252627272828292A2A2B2B2C2D2D2E2F2F30313132",
      INIT_02 => X"31323233343435353636373738383939393A3A3B3B3B3B3C3C3C3C3C3C3D3D3D",
      INIT_03 => X"1F1F2020212122222324242525262627282829292A2B2B2C2C2D2E2E2F2F3031",
      INIT_04 => X"303131323233333434353536363737373838393939393A3A3A3A3A3B3B3B3B3B",
      INIT_05 => X"1E1F1F2020212122222323242525262627272828292A2A2B2B2C2D2D2E2E2F2F",
      INIT_06 => X"2F2F303031313232333334343535353636373737373838383839393939393939",
      INIT_07 => X"1E1E1F1F202021212222232324242525262627282829292A2A2B2B2C2D2D2E2E",
      INIT_08 => X"2E2E2F2F30303131323232333334343435353536363636373737373737373737",
      INIT_09 => X"1D1E1E1F1F20202121222223232424252526262727282829292A2A2B2C2C2D2D",
      INIT_0A => X"2D2D2E2E2E2F2F30303131313232333333343434343535353535353636363636",
      INIT_0B => X"1D1D1E1E1F1F20202121222222232324242525262627272829292A2A2B2B2C2C",
      INIT_0C => X"2B2C2C2D2D2E2E2F2F2F30303131313232323233333333333434343434343434",
      INIT_0D => X"1D1D1D1E1E1F1F2020202121222223232424252526262727282829292A2A2B2B",
      INIT_0E => X"2A2B2B2C2C2D2D2D2E2E2F2F2F30303030313131313232323232323333333333",
      INIT_0F => X"1C1C1D1D1E1E1F1F1F2020212122222323232424252526262727282829292A2A",
      INIT_10 => X"292A2A2B2B2C2C2C2D2D2D2E2E2E2F2F2F2F3030303031313131313131313131",
      INIT_11 => X"1C1C1C1D1D1E1E1E1F1F20202121212222232324242525252626272728282929",
      INIT_12 => X"2829292A2A2A2B2B2C2C2C2D2D2D2D2E2E2E2E2F2F2F2F2F2F30303030303030",
      INIT_13 => X"1B1C1C1C1D1D1E1E1E1F1F202020212122222323232424252526262627272828",
      INIT_14 => X"2828282929292A2A2A2B2B2B2C2C2C2D2D2D2D2D2E2E2E2E2E2E2E2E2F2F2F2F",
      INIT_15 => X"1B1B1B1C1C1D1D1D1E1E1F1F1F20202121212222232324242425252626262727",
      INIT_16 => X"2727272828282929292A2A2A2B2B2B2B2C2C2C2C2C2D2D2D2D2D2D2D2D2D2D2D",
      INIT_17 => X"1A1B1B1B1C1C1D1D1D1E1E1E1F1F202020212122222223232424242525262626",
      INIT_18 => X"2626262727272828282929292A2A2A2A2A2B2B2B2B2B2C2C2C2C2C2C2C2C2C2C",
      INIT_19 => X"1A1A1B1B1B1C1C1C1D1D1D1E1E1F1F1F20202121212222222323242424252525",
      INIT_1A => X"25252626262727272728282829292929292A2A2A2A2A2A2B2B2B2B2B2B2B2B2B",
      INIT_1B => X"1A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F202020212121222222232324242425",
      INIT_1C => X"2424252525262626272727272828282828292929292929292A2A2A2A2A2A2A2A",
      INIT_1D => X"19191A1A1A1B1B1B1C1C1C1D1D1E1E1E1F1F1F20202021212122222223232324",
      INIT_1E => X"2324242424252525262626262727272727282828282828282929292929292929",
      INIT_1F => X"1919191A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1F1F1F2020202121212222222323",
      INIT_20 => X"2323232324242424252525252626262626272727272727272828282828282828",
      INIT_21 => X"181919191A1A1A1B1B1B1B1C1C1C1D1D1D1E1E1E1F1F1F202020212121222222",
      INIT_22 => X"2222222323232324242424252525252526262626262626262727272727272727",
      INIT_23 => X"1818191919191A1A1A1B1B1B1C1C1C1D1D1D1E1E1E1E1F1F1F20202021212121",
      INIT_24 => X"2121222222222323232324242424242425252525252525262626262626262626",
      INIT_25 => X"181818181919191A1A1A1B1B1B1B1C1C1C1D1D1D1E1E1E1E1F1F1F2020202021",
      INIT_26 => X"2021212121222222222223232323232424242424242425252525252525252525",
      INIT_27 => X"1717181818191919191A1A1A1B1B1B1C1C1C1C1D1D1D1E1E1E1E1F1F1F202020",
      INIT_28 => X"2020202021212121222222222222232323232323232424242424242424242424",
      INIT_29 => X"171717181818181919191A1A1A1A1B1B1B1C1C1C1C1D1D1D1E1E1E1E1F1F1F1F",
      INIT_2A => X"1F1F1F2020202021212121212222222222222223232323232323232323232323",
      INIT_2B => X"1717171718181818191919191A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1E1E1E1F1F",
      INIT_2C => X"1E1F1F1F1F1F2020202020212121212121212222222222222222222222222222",
      INIT_2D => X"161617171717181818181919191A1A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1E1E1E",
      INIT_2E => X"1E1E1E1E1F1F1F1F1F2020202020202021212121212121212121212222222222",
      INIT_2F => X"1616161717171718181818191919191A1A1A1A1B1B1B1B1C1C1C1C1D1D1D1D1E",
      INIT_30 => X"1D1D1E1E1E1E1E1F1F1F1F1F1F1F202020202020202020212121212121212121",
      INIT_31 => X"15161616161717171718181818191919191A1A1A1A1B1B1B1B1C1C1C1C1C1D1D",
      INIT_32 => X"1D1D1D1D1D1E1E1E1E1E1E1F1F1F1F1F1F1F1F1F202020202020202020202020",
      INIT_33 => X"151516161616171717171818181818191919191A1A1A1A1B1B1B1B1B1C1C1C1C",
      INIT_34 => X"1C1C1C1D1D1D1D1D1D1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F",
      INIT_35 => X"1515151616161616171717171818181818191919191A1A1A1A1B1B1B1B1B1C1C",
      INIT_36 => X"1B1C1C1C1C1C1C1D1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1E1E1F1F1F1F1F1F1F",
      INIT_37 => X"15151515151616161617171717171818181819191919191A1A1A1A1A1B1B1B1B",
      INIT_38 => X"1B1B1B1B1C1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D1E1E1E1E1E1E1E1E1E1E1E1E",
      INIT_39 => X"141415151515151616161617171717171818181818191919191A1A1A1A1A1A1B",
      INIT_3A => X"1A1B1B1B1B1B1B1B1C1C1C1C1C1C1C1C1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D",
      INIT_3B => X"141414151515151516161616161717171717181818181819191919191A1A1A1A",
      INIT_3C => X"1A1A1A1A1A1B1B1B1B1B1B1B1C1C1C1C1C1C1C1C1C1C1C1C1D1D1D1D1D1D1D1D",
      INIT_3D => X"141414141415151515151616161616171717171718181818181919191919191A",
      INIT_3E => X"19191A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1C1C1C1C1C1C1C1C1C1C1C1C1C1C",
      INIT_3F => X"1314141414141415151515151616161616171717171718181818181819191919",
      INIT_40 => X"19191919191A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_41 => X"1313131414141414151515151515161616161617171717171818181818181919",
      INIT_42 => X"1819191919191919191A1A1A1A1A1A1A1A1A1A1B1B1B1B1B1B1B1B1B1B1B1B1B",
      INIT_43 => X"1313131313141414141415151515151616161616161717171717171818181818",
      INIT_44 => X"18181818181919191919191919191A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_45 => X"1213131313131414141414141515151515151616161616171717171717171818",
      INIT_46 => X"17181818181818181819191919191919191919191A1A1A1A1A1A1A1A1A1A1A1A",
      INIT_47 => X"1212131313131313141414141414151515151515161616161616171717171717",
      INIT_48 => X"1717171718181818181818181818191919191919191919191919191919191919",
      INIT_49 => X"1212121213131313131314141414141415151515151516161616161616171717",
      INIT_4A => X"1717171717171717181818181818181818181818181919191919191919191919",
      INIT_4B => X"1212121212121313131313131414141414141515151515151516161616161616",
      INIT_4C => X"1616161717171717171717171718181818181818181818181818181818181818",
      INIT_4D => X"1112121212121213131313131313141414141414151515151515151616161616",
      INIT_4E => X"1616161616161617171717171717171717171717181818181818181818181818",
      INIT_4F => X"1111111212121212121313131313131314141414141414151515151515151616",
      INIT_50 => X"1516161616161616161616171717171717171717171717171717171717171717",
      INIT_51 => X"1111111112121212121212131313131313131414141414141415151515151515",
      INIT_52 => X"1515151515161616161616161616161616161717171717171717171717171717",
      INIT_53 => X"1111111111111212121212121213131313131313141414141414141415151515",
      INIT_54 => X"1515151515151515151616161616161616161616161616161616161616161616",
      INIT_55 => X"1011111111111111121212121212121313131313131313141414141414141415",
      INIT_56 => X"1414141515151515151515151515151616161616161616161616161616161616",
      INIT_57 => X"1010101111111111111112121212121212131313131313131314141414141414",
      INIT_58 => X"1414141414141415151515151515151515151515151515161616161616161616",
      INIT_59 => X"1010101011111111111111111212121212121212131313131313131314141414",
      INIT_5A => X"1414141414141414141414151515151515151515151515151515151515151515",
      INIT_5B => X"1010101010101111111111111111121212121212121213131313131313131313",
      INIT_5C => X"1313131414141414141414141414141414141515151515151515151515151515",
      INIT_5D => X"1010101010101010111111111111111112121212121212121213131313131313",
      INIT_5E => X"1313131313131314141414141414141414141414141414141414141414141414",
      INIT_5F => X"0F0F101010101010101011111111111111111112121212121212121213131313",
      INIT_60 => X"1313131313131313131313131314141414141414141414141414141414141414",
      INIT_61 => X"0F0F0F0F10101010101010101111111111111111111212121212121212121213",
      INIT_62 => X"1212121313131313131313131313131313131313141414141414141414141414",
      INIT_63 => X"0F0F0F0F0F0F1010101010101010101111111111111111111212121212121212",
      INIT_64 => X"1212121212121213131313131313131313131313131313131313131313131313",
      INIT_65 => X"0F0F0F0F0F0F0F0F101010101010101010111111111111111111111212121212",
      INIT_66 => X"1212121212121212121212121213131313131313131313131313131313131313",
      INIT_67 => X"0E0F0F0F0F0F0F0F0F0F10101010101010101011111111111111111111111212",
      INIT_68 => X"1111121212121212121212121212121212121212131313131313131313131313",
      INIT_69 => X"0E0E0F0F0F0F0F0F0F0F0F0F1010101010101010101011111111111111111111",
      INIT_6A => X"1111111111111212121212121212121212121212121212121212121212121212",
      INIT_6B => X"0E0E0E0E0F0F0F0F0F0F0F0F0F0F101010101010101010101011111111111111",
      INIT_6C => X"1111111111111111111111121212121212121212121212121212121212121212",
      INIT_6D => X"0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F101010101010101010101011111111",
      INIT_6E => X"1111111111111111111111111111111111111212121212121212121212121212",
      INIT_6F => X"0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F10101010101010101010101010",
      INIT_70 => X"1010101011111111111111111111111111111111111111111111111111111111",
      INIT_71 => X"0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F10101010101010101010",
      INIT_72 => X"1010101010101010111111111111111111111111111111111111111111111111",
      INIT_73 => X"0D0D0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F10101010101010",
      INIT_74 => X"1010101010101010101010101010111111111111111111111111111111111111",
      INIT_75 => X"0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F10101010",
      INIT_76 => X"1010101010101010101010101010101010101010101010101111111111111111",
      INIT_77 => X"0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_78 => X"0F0F0F0F10101010101010101010101010101010101010101010101010101010",
      INIT_79 => X"0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F0F0F0F",
      INIT_7A => X"0F0F0F0F0F0F0F0F0F1010101010101010101010101010101010101010101010",
      INIT_7B => X"0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F0F0F0F",
      INIT_7C => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F10101010101010101010101010101010",
      INIT_7D => X"0C0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F0F0F0F0F",
      INIT_7E => X"0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_7F => X"0C0C0C0D0D0D0D0D0D0D0D0D0D0D0D0D0E0E0E0E0E0E0E0E0E0E0E0E0E0E0E0F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "PERFORMANCE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15 downto 0) => B"0000000000000000",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 0) => B"00000000000000000000000000000000",
      DIBDI(31 downto 0) => B"00000000000000000000000000000000",
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_28\,
      DOADO(6) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_29\,
      DOADO(5 downto 0) => douta(5 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_n_71\,
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => '1',
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
  port (
    douta : out STD_LOGIC_VECTOR ( 3 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 8 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(8 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
  port (
    douta : out STD_LOGIC_VECTOR ( 5 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(5 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr is
begin
\ramloop[0].ram.r\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(3 downto 0) => douta(3 downto 0)
    );
\ramloop[1].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized0\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(8 downto 0) => douta(12 downto 4)
    );
\ramloop[2].ram.r\: entity work.\decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_prim_width__parameterized1\
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(5 downto 0) => douta(18 downto 13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top is
begin
\valid.cstr\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_generic_cstr
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(18 downto 0) => douta(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_top
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(18 downto 0) => douta(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 18 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 18 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 18 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "Estimated Power for IP     :     5.810399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "rom_lut_muon_inv_dr_sq_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is 19;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "virtex7";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 : entity is "yes";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16) <= \<const0>\;
  doutb(15) <= \<const0>\;
  doutb(14) <= \<const0>\;
  doutb(13) <= \<const0>\;
  doutb(12) <= \<const0>\;
  doutb(11) <= \<const0>\;
  doutb(10) <= \<const0>\;
  doutb(9) <= \<const0>\;
  doutb(8) <= \<const0>\;
  doutb(7) <= \<const0>\;
  doutb(6) <= \<const0>\;
  doutb(5) <= \<const0>\;
  doutb(4) <= \<const0>\;
  doutb(3) <= \<const0>\;
  doutb(2) <= \<const0>\;
  doutb(1) <= \<const0>\;
  doutb(0) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(18) <= \<const0>\;
  s_axi_rdata(17) <= \<const0>\;
  s_axi_rdata(16) <= \<const0>\;
  s_axi_rdata(15) <= \<const0>\;
  s_axi_rdata(14) <= \<const0>\;
  s_axi_rdata(13) <= \<const0>\;
  s_axi_rdata(12) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4_synth
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      clka => clka,
      douta(18 downto 0) => douta(18 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  port (
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "rom_lut_muon_inv_dr_sq_2,blk_mem_gen_v8_4_4,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix : entity is "blk_mem_gen_v8_4_4,Vivado 2019.2";
end decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix;

architecture STRUCTURE of decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 12;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 12;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 0;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "2";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     5.810399 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "virtex7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "rom_lut_muon_inv_dr_sq_2.mem";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "rom_lut_muon_inv_dr_sq_2.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 3;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 4096;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 4096;
  attribute C_READ_LATENCY_A : integer;
  attribute C_READ_LATENCY_A of U0 : label is 1;
  attribute C_READ_LATENCY_B : integer;
  attribute C_READ_LATENCY_B of U0 : label is 1;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 19;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 19;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 1;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 4096;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 4096;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 19;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 19;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "virtex7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_LATENCY 1";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
begin
U0: entity work.decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_blk_mem_gen_v8_4_4
     port map (
      addra(11 downto 0) => addra(11 downto 0),
      addrb(11 downto 0) => B"000000000000",
      clka => clka,
      clkb => '0',
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(18 downto 0) => B"0000000000000000000",
      dinb(18 downto 0) => B"0000000000000000000",
      douta(18 downto 0) => douta(18 downto 0),
      doutb(18 downto 0) => NLW_U0_doutb_UNCONNECTED(18 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(11 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(11 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(11 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(11 downto 0),
      s_axi_rdata(18 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(18 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(18 downto 0) => B"0000000000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
