{"vcs1":{"timestamp_begin":1742286450.647653297, "rt":4.04, "ut":3.77, "st":0.21}}
{"vcselab":{"timestamp_begin":1742286454.767606277, "rt":0.28, "ut":0.16, "st":0.11}}
{"link":{"timestamp_begin":1742286455.104580771, "rt":0.25, "ut":0.11, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742286450.330730260}
{"VCS_COMP_START_TIME": 1742286450.330730260}
{"VCS_COMP_END_TIME": 1742286455.428895643}
{"VCS_USER_OPTIONS": "-sverilog -timescale=1ns/1ns -full64 -f filelist.f -ntb_opts -uvm -o simv"}
{"vcs1": {"peak_mem": 359564}}
{"vcselab": {"peak_mem": 158280}}
