{"between circuits that": 0.0011553905383997493, "partial circuit on": 0.0012603222596472051, "four": -0.00027033201319253146, "circuitry": 0.005312474188851771, "fdcs": 0.0010936632190307566, "fixed array": 0.0011987628346523357, "hanging": 0.0069208303929040255, "layout of": 0.0024165113684040556, "bitstream generation 12": 0.0012603222596472051, "extensions made": 0.0010938286999233322, "from hdl to": 0.0012603222596472051, "abstraction at": 0.0019776793073123496, "changes if": 0.0009273793629990234, "in jbits carry": 0.0012603222596472051, "changes in": 0.0003557838186054589, "the routing resources": 0.0023107810767994987, "and reduces": 0.0006309550577133789, "process of": 0.0006447527636593401, "bitstreams therefore any": 0.0012603222596472051, "to prevent": 0.0012167757877993696, "routing has been": 0.0009656247980412257, "our design": 0.0005759816144303707, "box constraining them": 0.0012603222596472051, "handle at": 0.0010324233805955043, "on a method": 0.0009889892964609049, "x_real x_imag p_imag": 0.0025206445192944103, "are cross": 0.0009888396536561748, "tecs v": 0.000672656697861042, "figs": 0.0005865560887182609, "after 200 ns": 0.0012603222596472051, "uncertain": 0.0005433802244900171, "of configuration data": 0.0012603222596472051, "functions static": 0.0023975256693046713, "figure 6 post": 0.0012603222596472051, "solves this": 0.0007522528547641619, "required to": 0.001232057734328489, "it complies": 0.0011987628346523357, "meribout": 0.002187326438061513, "reconfigurable logic hardware": 0.0012603222596472051, "obviously changes": 0.0011987628346523357, "to mimic the": 0.0009275197049123102, "tools however one": 0.0012603222596472051, "between static and": 0.0011553905383997493, "was required in": 0.0012603222596472051, "configuration architecture": 0.0011987628346523357, "to find the": 0.00040233543187360955, "bbox attribute in": 0.0012603222596472051, "changed p_real": 0.0011987628346523357, "or system is": 0.0012603222596472051, "the garp architecture": 0.002187988461801847, "already been": 0.00039325141005647663, "is split into": 0.0006792730583735078, "all the static": 0.0023107810767994987, "interface the": 0.000558892188443128, "bitstream": 0.014375064844300732, "been completed": 0.0006504117990663544, "rif file was": 0.0012603222596472051, "one possible": 0.0004771969108056833, "remarks on future": 0.0012603222596472051, "aspects of": 0.0006401583475012371, "second": -0.0007431804505174917, "generation stage and": 0.0012603222596472051, "is formed by": 0.0007210370702780139, "x_imag figure": 0.0011987628346523357, "up table this": 0.0012603222596472051, "loc constraints reserving": 0.0012603222596472051, "wire or": 0.0009273793629990234, "bitstream original": 0.0023975256693046713, "errors": 0.00029056964227076816, "of control": 0.0004092847008152898, "be assigned the": 0.0009275197049123102, "zone to specifying": 0.0012603222596472051, "array and": 0.0005951436489729429, "takes place in": 0.0008062766599257841, "masato motomura": 0.0023975256693046713, "thus tasks": 0.0011987628346523357, "designing": 0.0004653858922807548, "termed dynamic": 0.0010324233805955043, "a figure": 0.0004102203326989466, "designer therefore": 0.0011987628346523357, "error": 5.983155609778887e-05, "dynamic tasks surrounding": 0.0012603222596472051, "here": -0.00021808729800226018, "reported": 0.0002337318979716993, "encapsulating the inputs": 0.0012603222596472051, "implementing dcstech": 0.0011987628346523357, "designs if a": 0.0012603222596472051, "the process can": 0.0008309810818175975, "invade": 0.0009886900561291464, "be reserved": 0.0007691926383539699, "expressing aspects of": 0.0012603222596472051, "register had incomplete": 0.0012603222596472051, "individual parts": 0.0009550211543581351, "the isolation": 0.0018080001077582977, "reports": 0.0008968516734762485, "some of the": 0.00027888114671855183, "on xc6200": 0.0011987628346523357, "step the": 0.0003941045703932183, "available for different": 0.0012603222596472051, "and d are": 0.001277090709799064, "resources with": 0.0007882412093874144, "introduced as": 0.0006504117990663544, "software settings": 0.0011987628346523357, "different points": 0.0007444365147266039, "same mutex": 0.0010938286999233322, "now provides": 0.0011987628346523357, "timing data do": 0.0012603222596472051, "a software": 0.00047035963997830326, "are needed to": 0.000532712229689126, "drl a circuit": 0.0012603222596472051, "isolation switches are": 0.0012603222596472051, "circuits are": 0.0006775160109280062, "produce new": 0.0008658640011481852, "unit": 5.27094867477279e-05, "because the lut": 0.0012603222596472051, "vhdl files describing": 0.0012603222596472051, "bounding box need": 0.0012603222596472051, "provides a": 0.00022458386586171803, "same area": 0.0017674812096757145, "therefore": -0.004919053965519534, "subtractor in fig": 0.0012603222596472051, "carried out": 0.00033677230075054344, "care": 0.000253162310835517, "addition the": 0.0003693997397771109, "terminals are removed": 0.0012603222596472051, "these static": 0.0009888396536561748, "as a method": 0.0007988564250473151, "cause contention for": 0.0012603222596472051, "first multiplication is": 0.0012603222596472051, "terminal components must": 0.0012603222596472051, "to a wire": 0.0011553905383997493, "hold": 1.3602965625180296e-05, "file crf": 0.0023975256693046713, "a black": 0.0005894271457176746, "locked": 0.0005565101339770819, "altering the configuration": 0.0012603222596472051, "connectivity between": 0.0008837406048378573, "of abstraction the": 0.0009656247980412257, "is uncertain": 0.0009888396536561748, "driven temporal": 0.0011987628346523357, "the example": 0.0002822735117699026, "vhdl files": 0.0035962885039570068, "or a": 0.00016506244351229828, "framework for drl": 0.0025206445192944103, "obtain the optimal": 0.000871724678010146, "concepts": 0.00017570947354184253, "example": -0.0027151374798954284, "errors in": 0.0008864539791635159, "of attributes": 0.0006273390064658475, "be performed when": 0.0009889892964609049, "placed within": 0.0026512218145135717, "component set is": 0.0012603222596472051, "framework for dynamically": 0.0012603222596472051, "can be": 1.1402991618140822e-05, "in a column": 0.0008401922098815178, "way that": 0.0003089847628053351, "reviewing": 0.0005476379096258676, "timing verification aspects": 0.0012603222596472051, "dynamic design while": 0.0012603222596472051, "at the bottom": 0.0006262467850755638, "complex numbers is": 0.0012603222596472051, "absolute": 0.00022309877002166766, "configuration bitstreams must": 0.0012603222596472051, "task s bounding": 0.0012603222596472051, "task outputs during": 0.0012603222596472051, "for conflicts": 0.0010324233805955043, "area and": 0.0005413750784394999, "damage": 0.001830971545303659, "dynamic multipliers are": 0.0012603222596472051, "how": -0.0012040473121106808, "methodology": 0.00039015823688381913, "forty eight": 0.0011987628346523357, "from the two": 0.0006411258915708362, "this means": 0.0002586247776505644, "6 p 603": 0.0012603222596472051, "prohibiting other": 0.0011987628346523357, "abstraction": 0.002564838656412385, "asserted allowing": 0.0011987628346523357, "chip 4 which": 0.0012603222596472051, "coefficients are mutually": 0.0012603222596472051, "diagram": 0.0002822308077590448, "the dynamically": 0.0009888396536561748, "terminals used": 0.0023975256693046713, "back end": 0.0006877178531528569, "results e g": 0.001016616933266297, "synthesis the current": 0.0012603222596472051, "routing within all": 0.0012603222596472051, "place a complex": 0.0012603222596472051, "the xc6200 on": 0.0012603222596472051, "and 6 8": 0.0010504222238299598, "the logic and": 0.0009115386793221903, "dcstech dcstech partitions": 0.0012603222596472051, "include tools such": 0.0012603222596472051, "bitstream generation stage": 0.0012603222596472051, "fpga s configuration": 0.0012603222596472051, "perform this step": 0.0011553905383997493, "build a": 0.00042799503030279334, "ported to": 0.0007299047590392008, "therefore some iteration": 0.0012603222596472051, "circuitry that shares": 0.0012603222596472051, "be taken not": 0.0011553905383997493, "from the multipliers": 0.0012603222596472051, "level design": 0.001420793127549669, "assigns each": 0.0007784208301718861, "unconnected circuits": 0.0011987628346523357, "library based design": 0.0012603222596472051, "systems v 12": 0.0007550636042614705, "and configuration bitstreams": 0.0012603222596472051, "are not": 0.0002851124395768586, "methods typically involve": 0.0012603222596472051, "which blanks": 0.0011987628346523357, "of tasks": 0.0005498932938761612, "a location": 0.0006309550577133789, "this level of": 0.0007125538407684567, "that most": 0.00045259138402453176, "a simulation": 0.0005012101085354138, "multiplication factor and": 0.0012603222596472051, "if synthesis and": 0.0012603222596472051, "if the dynamic": 0.0010939942309009234, "sdk provides": 0.0011987628346523357, "is split": 0.000561223727484322, "that dcsim": 0.0023975256693046713, "sdk 14 15": 0.0012603222596472051, "fig": 0.0018321114450929297, "most of": 0.00040002135817603535, "allow control": 0.0010938286999233322, "conversion process by": 0.0012603222596472051, "dependent functions static": 0.0025206445192944103, "not something": 0.0010938286999233322, "can be reconfigured": 0.0010504222238299598, "intended for": 0.0005922594586422242, "synthesis tool since": 0.0012603222596472051, "design is partitioned": 0.0025206445192944103, "structural": 0.0016026977394190452, "sdf and vhdl": 0.0012603222596472051, "suitable for": 0.0007602680054398896, "including vhdl": 0.0011987628346523357, "in one environment": 0.0011553905383997493, "a lot": 0.0004140143861505382, "to and removed": 0.0012603222596472051, "itself but would": 0.0012603222596472051, "also be": 0.0004441695871602019, "temporal logic mapping": 0.0012603222596472051, "is to": 2.925613074721131e-05, "figure 3 floorplan": 0.0012603222596472051, "that have": 0.00021251472250132121, "series": 0.0005745836023423954, "begins by": 0.0006504117990663544, "while it": 0.0004409651821559365, "simply by connecting": 0.0012603222596472051, "3 floorplan of": 0.0012603222596472051, "similar to conventional": 0.0012603222596472051, "imag a real": 0.0012603222596472051, "activated the partial": 0.0012603222596472051, "overwrite": 0.0006103238484345529, "the overall system": 0.0007723241961626769, "rt": 0.001005517652100588, "tools synthesis and": 0.0012603222596472051, "thereby reducing": 0.0007166286046897406, "it to describe": 0.0012603222596472051, "from hdl": 0.0010324233805955043, "re": 2.2404867007345256e-05, "encourage": 0.0005520122890388088, "dynamic behavior": 0.0007604888942693442, "constant propagation": 0.0007691926383539699, "were required": 0.0007231235426103087, "foundation": 0.00020363395793978072, "describes how they": 0.0011553905383997493, "assured": 0.0005273988319193441, "written": 2.4120090375108977e-05, "captured in": 0.0006136575444014032, "processes have": 0.0006463210808722992, "converted to connections": 0.0012603222596472051, "from vhdl": 0.0020648467611910086, "activates the first": 0.0012603222596472051, "further complication is": 0.0012603222596472051, "the more": 0.00024952196767348984, "produce vital vhdl": 0.0012603222596472051, "ends of connections": 0.0012603222596472051, "directly for this": 0.0012603222596472051, "estimate": 8.599871863610603e-05, "performed by": 0.0007242129024506497, "a and d": 0.0016125533198515683, "in 2 in": 0.0008604731180411529, "j14status evident": 0.0011987628346523357, "operation the crf": 0.0012603222596472051, "to find": 0.00017907667167728193, "multipliers therefore forms": 0.0012603222596472051, "reserving": 0.0012767042980865678, "a rapid design": 0.0012603222596472051, "on part of": 0.0009889892964609049, "can be applied": 0.0003727104663118674, "result displayed": 0.0011987628346523357, "by dcsim": 0.0023975256693046713, "simplicity a time": 0.0012603222596472051, "actually implement": 0.0010324233805955043, "artefacts added": 0.0011987628346523357, "framework chaste": 0.0011987628346523357, "guarantee that": 0.0003724016359330701, "a configuration for": 0.0010939942309009234, "production": 0.0006822696480860592, "to partial": 0.00068253283500028, "design towards dynamic": 0.0012603222596472051, "such target systems": 0.0012603222596472051, "easily produced": 0.0011987628346523357, "a place": 0.0007044067906282968, "reassemble the": 0.0010938286999233322, "after their instantiation": 0.0012603222596472051, "this increases the": 0.0007917797267296338, "such an": 0.0002598958234338528, "similarly": -0.00018920877000890937, "these files": 0.003534962419351429, "integration vlsi systems": 0.0007445491715841594, "jhdl an hdl": 0.0025206445192944103, "needed": -9.124821886941939e-05, "such as": 0.0008548851258428486, "ranging": 0.00029792784094251416, "work the": 0.0003915574204821085, "version this version": 0.0021008444476599197, "j12 is presented": 0.0012603222596472051, "virtex section": 0.0011987628346523357, "dynamic reconfigurable logic": 0.0012603222596472051, "its largest task": 0.0012603222596472051, "for drl": 0.004795051338609343, "via an open": 0.0011553905383997493, "technique has": 0.0006384487373545328, "predictable": 0.0004279302806764237, "a little": 0.0004574775349562099, "stage the": 0.0005455774198013467, "the similarity between": 0.0007006450966371766, "introduces extensions to": 0.0012603222596472051, "structural manner are": 0.0012603222596472051, "main stages of": 0.0012603222596472051, "annotation dcstech 2": 0.0012603222596472051, "iteration": 0.0002107140170029536, "that can be": 0.0007696844817896124, "structural rt": 0.0011987628346523357, "tool was": 0.0008837406048378573, "bitstream for": 0.0010938286999233322, "necessary step": 0.0009550211543581351, "replicate the capabilities": 0.0012603222596472051, "reassemble the static": 0.0012603222596472051, "compilers include tools": 0.0012603222596472051, "tools from": 0.0008100038324457161, "valuable as a": 0.0012603222596472051, "new libraries targeted": 0.0012603222596472051, "generation steps outlined": 0.0012603222596472051, "caused by the": 0.0005393962103216165, "otherwise device damage": 0.0012603222596472051, "indicate terminal": 0.0011987628346523357, "the fpga is": 0.0012603222596472051, "notice and the": 0.0006262467850755638, "sections of": 0.0011418162056960539, "required however such": 0.0012603222596472051, "box similarly": 0.0011987628346523357, "each device": 0.0009040000538791488, "actually implement the": 0.0011553905383997493, "coming from": 0.0005980816939704552, "static circuitry this": 0.0012603222596472051, "transactions": -5.2622519551797945e-06, "synthesis or design": 0.0012603222596472051, "between families": 0.0011987628346523357, "in addition the": 0.0004402845580833164, "metrics": 0.0006481369157765516, "simplify": 0.0001805808203436294, "handles this domain": 0.0012603222596472051, "to its bitstream": 0.0012603222596472051, "they belong and": 0.0011553905383997493, "n_rst reset": 0.0011987628346523357, "the same task": 0.0007606039803610919, "this family exceed": 0.0012603222596472051, "terminal components with": 0.0025206445192944103, "tecs": 0.0005611388222305421, "paths configured onto": 0.0012603222596472051, "fixed position in": 0.0025206445192944103, "using a": 0.00010760118299228607, "readily extensible to": 0.0025206445192944103, "garp architecture and": 0.002187988461801847, "incomplete": 0.0003105622284930203, "caused by": 0.00033677230075054344, "result of": 0.00017724970260671175, "different coefficient the": 0.0012603222596472051, "suitable partitioning": 0.0011987628346523357, "dcstechdcstech dynamic": 0.0011987628346523357, "large systems": 0.000672656697861042, "as static": 0.0016443401433058678, "and all": 0.00023461906678940342, "within the": 0.0013589731137449018, "5 with": 0.0005112119296244022, "tools include chaste": 0.0012603222596472051, "is required": 0.0005155630204807326, "layout": 0.0019727382673987662, "the component set": 0.0012603222596472051, "be converted back": 0.0012603222596472051, "design of": 0.001090340834724418, "3 in section": 0.0007300152167811862, "provides convenient access": 0.0012603222596472051, "the ability": 0.0009688649944425768, "design methods": 0.0009273793629990234, "and or a": 0.0005709944993526952, "partial circuit to": 0.0012603222596472051, "was because designs": 0.0012603222596472051, "specify designs in": 0.0012603222596472051, "associated software in": 0.0012603222596472051, "ruby 9": 0.0011987628346523357, "based design": 0.0007044067906282968, "read from and": 0.0010504222238299598, "circuit without test": 0.0012603222596472051, "their instantiation": 0.0010938286999233322, "simulation synthesis": 0.0010324233805955043, "the synthesis tool": 0.001016616933266297, "from placing": 0.0011987628346523357, "therefore easily ported": 0.0012603222596472051, "quality metrics for": 0.0012603222596472051, "including design": 0.0011987628346523357, "they are useful": 0.0009656247980412257, "cad tool set": 0.0012603222596472051, "produced the original": 0.0011553905383997493, "represent non design": 0.0012603222596472051, "includes support": 0.0010324233805955043, "model is": 0.0002789938401650373, "310 march mahmoud": 0.0012603222596472051, "device damage may": 0.0012603222596472051, "accessing configuration bitstreams": 0.0012603222596472051, "loading a": 0.0008658640011481852, "run time": 0.0017893356086442172, "hdl research": 0.0011987628346523357, "result": -0.0017995999905845196, "to both": 0.000364263754623941, "systems ccm compilers": 0.0012603222596472051, "task is then": 0.0009889892964609049, "time routing": 0.0010324233805955043, "best": -4.730219250222734e-05, "to alter their": 0.0011553905383997493, "distributed for profit": 0.0006042192658059323, "the zone of": 0.0010504222238299598, "all necessary connections": 0.0012603222596472051, "a zone": 0.0021876573998466644, "structural components": 0.0011987628346523357, "solution to": 0.0002607473311594654, "fig 3": 0.0007020257833002315, "fig 2": 0.0003380229119569237, "fig 1": 0.0006785638318049318, "fig 7": 0.0004269576089072811, "fig 6": 0.00040559192926645655, "fig 5": 0.0011475618800059959, "fig 4": 0.00036354180011966784, "apr and": 0.0010938286999233322, "the context of": 0.00033828334493047756, "to begin operation": 0.0012603222596472051, "reconfigurable logic methods": 0.0012603222596472051, "be used after": 0.0010939942309009234, "represent a": 0.0004102203326989466, "luk et": 0.0011987628346523357, "to a particular": 0.00170801569406372, "for this reason": 0.0005141811011311823, "this sort": 0.0007103965637748345, "of elements instantiated": 0.0012603222596472051, "was designed as": 0.0012603222596472051, "circuit performance such": 0.0012603222596472051, "the synthesis": 0.0012406974557717405, "file flow for": 0.0025206445192944103, "refinement": 0.00027390066875859943, "we describe": 0.00020941616049847205, "conclusions": 9.211553657339241e-06, "dynamic design input": 0.0012603222596472051, "the lack": 0.0004490182170657126, "enhanced back annotation": 0.0012603222596472051, "are added to": 0.0011226173168716357, "similarities figure 8": 0.0012603222596472051, "logic": 0.005542803446276332, "design similarly": 0.0011987628346523357, "adapted": 0.00024112960114427683, "acm transactions on": 0.00033332382361621603, "of hanging": 0.0021876573998466644, "new rif": 0.0035962885039570068, "the virtex platform": 0.0012603222596472051, "hence there is": 0.0006860739305086384, "in this revision": 0.0012603222596472051, "away the": 0.0007103965637748345, "file therefore": 0.0010938286999233322, "of hanging signals": 0.0012603222596472051, "results reconfiguration information": 0.0012603222596472051, "of their": 0.00041406441386509683, "that different logic": 0.0012603222596472051, "a drl circuit": 0.0012603222596472051, "257": 0.00048719880798488434, "pebble 10 and": 0.0012603222596472051, "future work dcstech": 0.0012603222596472051, "their output": 0.0009040000538791488, "extraction": 0.0003324091644986716, "much": -0.000175106322041005, "each task": 0.0005922594586422242, "this work": 0.0003412956402966779, "format rif": 0.0011987628346523357, "seconds modelling and": 0.0012603222596472051, "the result displayed": 0.0012603222596472051, "xilinx virtex fpga": 0.0025206445192944103, "two clock": 0.0008658640011481852, "will be made": 0.0007497163675713385, "representations to": 0.0008658640011481852, "this the": 0.0004269576089072811, "irvine": 0.0007443238919558434, "model is then": 0.0009656247980412257, "behavioural vhdl": 0.0011987628346523357, "of the problem": 0.0003930274105427567, "platform s": 0.0021876573998466644, "performed on these": 0.0011553905383997493, "do not usually": 0.0010504222238299598, "is not necessary": 0.0005353524874624746, "all the": 0.0006578677403456174, "design components": 0.0010324233805955043, "same time they": 0.0009275197049123102, "is in": 0.00011108981900485103, "tools this is": 0.0010504222238299598, "to typing in": 0.0012603222596472051, "model dcstech": 0.0011987628346523357, "behind partial": 0.0010938286999233322, "a partial": 0.0003679173533271544, "of each path": 0.0009275197049123102, "similarity between successive": 0.0012603222596472051, "virtex problem": 0.0011987628346523357, "the reserved area": 0.0025206445192944103, "deactivate configuration which": 0.0012603222596472051, "comprises the four": 0.0012603222596472051, "methods of implementing": 0.0012603222596472051, "the current version": 0.0007006450966371766, "not need to": 0.0004668961434383028, "use of higher": 0.0009453806429418422, "a component instantiation": 0.0012603222596472051, "routing exceeding the": 0.0012603222596472051, "the challenges of": 0.0009453806429418422, "and synthesis of": 0.0016281513777761433, "speed critical path": 0.0012603222596472051, "task dcstech bitstream": 0.0012603222596472051, "generation it is": 0.0010504222238299598, "the bottom": 0.0003817215196700555, "for dynamically": 0.002772331493730051, "split": 0.00019833650198247232, "task to a": 0.0010939942309009234, "without test vectors": 0.0012603222596472051, "circuit s timing": 0.0011553905383997493, "rtl behavioural vhdl": 0.0012603222596472051, "standard tools along": 0.0012603222596472051, "only parts of": 0.0011553905383997493, "damage to the": 0.0010939942309009234, "xact6000 the virtex": 0.0012603222596472051, "vhdl models components": 0.0012603222596472051, "embedded reconfigurable": 0.0021876573998466644, "result those": 0.0010324233805955043, "task activates the": 0.0012603222596472051, "fee provided": 0.0005393145949168167, "the virtex section": 0.0012603222596472051, "routed as": 0.0009888396536561748, "have been completed": 0.0008499956261601955, "stage of our": 0.0009656247980412257, "in the strategy": 0.0010939942309009234, "achieve optimum": 0.0011987628346523357, "required for": 0.0002919426345893844, "was added": 0.000654613062310984, "tool 7 the": 0.0012603222596472051, "either to": 0.0005709081028480269, "dcstech 2 which": 0.0012603222596472051, "4 2": 0.00011917298817545565, "4 1": 0.0001133474825530771, "synthesis for dynamically": 0.0012603222596472051, "n 6": 0.0003223763818296701, "multipliers shown in": 0.0012603222596472051, "n 2": 0.00011033989855270281, "hardware design": 0.0020792486202975383, "interfere with": 0.0005734245345505665, "the n_rst reset": 0.0012603222596472051, "dcsconfig 12 although": 0.0012603222596472051, "the majority of": 0.00170801569406372, "process to match": 0.0012603222596472051, "files are cross": 0.0012603222596472051, "area should be": 0.0012603222596472051, "tecs v 3": 0.0009889892964609049, "ease": 0.0003116525651774182, "had": 7.285310120277107e-05, "of abstraction by": 0.0012603222596472051, "either by re": 0.0012603222596472051, "has": 0, "copies are not": 0.0005726679228084536, "changes if synthesis": 0.0012603222596472051, "typically written out": 0.0012603222596472051, "prevented partial": 0.0011987628346523357, "reconfiguration bitstreams": 0.0023975256693046713, "posed": 0.0003516337145564039, "possible": -0.00254946052650036, "possibly": 0.0001438498325915506, "and vital": 0.0010938286999233322, "column forty": 0.0011987628346523357, "as the different": 0.0011553905383997493, "java byte codes": 0.0023107810767994987, "d": -0.0005701670473823295, "the routing to": 0.0012603222596472051, "new whole": 0.0011987628346523357, "test vectors": 0.0015764824187748288, "to be specified": 0.0007045133897188882, "a dll the": 0.0012603222596472051, "component placement exactly": 0.0012603222596472051, "as well as": 0.00021277797213212652, "steps": -0.00010972023790979894, "dynamic system the": 0.003780966778941616, "a design is": 0.0009889892964609049, "partial reconfiguration": 0.0032814860997699966, "although the xilinx": 0.0012603222596472051, "identically located terminals": 0.0012603222596472051, "the layout": 0.001882017019397542, "set using a": 0.0010504222238299598, "log file crf": 0.0025206445192944103, "the outputs p_real": 0.0012603222596472051, "jroute pebble modelling": 0.0012603222596472051, "multiple": -0.0002452229847188341, "static sub": 0.0021876573998466644, "hierarchy changes": 0.0011987628346523357, "connections between": 0.0005785807096212583, "at 240": 0.0011987628346523357, "matching sdf": 0.0011987628346523357, "tools are designed": 0.0010939942309009234, "for": 0, "bottom": 0.00017813477512563226, "so long as": 0.0007254606647946002, "routes by altering": 0.0012603222596472051, "compliant vhdl files": 0.0012603222596472051, "should then be": 0.0021008444476599197, "consists of": 0.0003822638302543263, "their bounding": 0.0010938286999233322, "compilers to": 0.0008658640011481852, "testbench": 0.0009886900561291464, "in fig 5": 0.0017945166081041488, "in fig 4": 0.000606287817945539, "in fig 3": 0.000590454944479647, "in fig 2": 0.0005644720476902827, "in fig 1": 0.0005693385646879066, "alternative languages that": 0.0012603222596472051, "two changes": 0.0009273793629990234, "be changed p_real": 0.0012603222596472051, "take account of": 0.000871724678010146, "the consequences of": 0.0007045133897188882, "information conventional": 0.0023975256693046713, "work in": 0.00027034289109873025, "but would be": 0.0009656247980412257, "in section": 0.0006172575833314536, "entries in": 0.0004269576089072811, "standard hardware": 0.0011987628346523357, "should then": 0.0016443401433058678, "at which": 0.00032587457281915493, "scheduled to": 0.0006877178531528569, "product of": 0.0003300384681479465, "that set": 0.0006589311008636603, "to automate": 0.001326745373775251, "_ _ where": 0.0012603222596472051, "over hierarchy": 0.0011987628346523357, "help alleviate this": 0.0010504222238299598, "reducing": 8.742528531205989e-05, "this version": 0.0011519632288607413, "when design": 0.0011987628346523357, "abstractions": 0.0008092393407305605, "this model": 0.00034182562014105903, "support": -9.209972794647125e-05, "coefficients 10 created": 0.0012603222596472051, "and outputs of": 0.0019779785929218098, "as ease of": 0.0012603222596472051, "verification tools": 0.0008353907119635158, "the structural": 0.0005894271457176746, "is constraining": 0.0011987628346523357, "with directly": 0.0010938286999233322, "these files it": 0.0012603222596472051, "dcstech conventional": 0.0011987628346523357, "fpga": 0.013405395129908963, "now provides multi": 0.0012603222596472051, "array and all": 0.0012603222596472051, "language for parameterised": 0.0012603222596472051, "fpga itself": 0.0011987628346523357, "into multiple": 0.001309226124621968, "a particular": 0.0007947780882378139, "flow presented in": 0.0012603222596472051, "behavioural vhdl place": 0.0012603222596472051, "devices": 0.0013800104615675805, "instantiating": 0.0011416434649690194, "requires prior specific": 0.000606287817945539, "in effect a": 0.0009275197049123102, "that copies are": 0.000606287817945539, "designer to customize": 0.0012603222596472051, "indicate terminal components": 0.0012603222596472051, "then further": 0.0008498670143238875, "for extending": 0.0007444365147266039, "multiplier is presented": 0.0012603222596472051, "special components": 0.0010938286999233322, "floating connections to": 0.0025206445192944103, "formed by": 0.0004218630517136854, "within its mutex": 0.0012603222596472051, "sta within": 0.0011987628346523357, "to contain any": 0.0010504222238299598, "fig 1 the": 0.0006491344564996076, "so far is": 0.0008309810818175975, "dynamic design floorplan": 0.0025206445192944103, "the circuit since": 0.0011553905383997493, "dynamic task this": 0.0012603222596472051, "a similar": 0.00018400693029993438, "or dynamic tasks": 0.0012603222596472051, "drl the technique": 0.0012603222596472051, "models": -4.657379399261596e-05, "the set": 0.00018636874149139017, "technique relies": 0.0009888396536561748, "principles behind the": 0.0010939942309009234, "strategy used": 0.00068253283500028, "from java byte": 0.0025206445192944103, "research has": 0.0005255880520084362, "intent": 0.0005236401849326483, "a line during": 0.0012603222596472051, "design flow for": 0.0010939942309009234, "p_imag p_real 10": 0.0025206445192944103, "allow the system": 0.0011553905383997493, "257 283 may": 0.0012603222596472051, "then configured": 0.0011987628346523357, "apr can": 0.0011987628346523357, "static domain": 0.0023975256693046713, "remove unconnected logic": 0.0012603222596472051, "time": -0.004930745740079231, "only circuitry that": 0.0012603222596472051, "the major": 0.0007916468822900774, "the reconfigurations they": 0.0012603222596472051, "as an appropriate": 0.001016616933266297, "the system since": 0.0009656247980412257, "coefficient the four": 0.0012603222596472051, "extensible with as": 0.0012603222596472051, "architectures this": 0.0009273793629990234, "software codesign of": 0.001016616933266297, "activated": 0.0004624411997000546, "rloc and a": 0.0012603222596472051, "allowing timing simulation": 0.0012603222596472051, "the exact method": 0.0009889892964609049, "hierarchy flattening these": 0.0012603222596472051, "to a look": 0.0012603222596472051, "activates": 0.0013451098687333209, "therefore puts x": 0.0012603222596472051, "and routing in": 0.001016616933266297, "testbench with": 0.0011987628346523357, "changes allow us": 0.0012603222596472051, "and routed by": 0.0012603222596472051, "processed by": 0.0006136575444014032, "only the area": 0.0012603222596472051, "processing before": 0.0011987628346523357, "to processing sdf": 0.0012603222596472051, "7 luk": 0.0011987628346523357, "version has therefore": 0.0012603222596472051, "into the design": 0.0009453806429418422, "once these": 0.0007369989002178327, "to indicate": 0.00037856051841080355, "xilinx inc permission": 0.0012603222596472051, "compiler jroute pebble": 0.0012603222596472051, "is shown": 0.00047616149993778915, "from the original": 0.0005676997484703467, "exact": 0.00018265356739849767, "circuits from being": 0.0025206445192944103, "solves": 0.0002442760068332289, "that shares": 0.0009273793629990234, "dcs cad framework": 0.0050412890385888205, "are removed": 0.0015134282546524758, "layout and composition": 0.0012603222596472051, "different logic": 0.0009550211543581351, "surrounded by a": 0.001016616933266297, "have been placed": 0.0010504222238299598, "tools 16 can": 0.0012603222596472051, "17 as": 0.0007691926383539699, "prevent": 0.0006353723770909275, "within that set": 0.0012603222596472051, "best results": 0.0006203487278858702, "prediction": 0.00027390066875859943, "accommodate its largest": 0.0012603222596472051, "of writing out": 0.0012603222596472051, "specifying a prohibit": 0.0012603222596472051, "route them and": 0.0012603222596472051, "configuration status of": 0.0012603222596472051, "before the paper": 0.0012603222596472051, "current": -0.00015690245272863637, "wayward": 0.0010936632190307566, "xilinx modular": 0.0011987628346523357, "required implementation": 0.0011987628346523357, "drl aware synthesis": 0.0012603222596472051, "is the focus": 0.0008838743428228508, "of capabilities supported": 0.0012603222596472051, "the system often": 0.0010504222238299598, "or hard": 0.0005413750784394999, "is set to": 0.0004834341471551042, "is then assured": 0.0012603222596472051, "smaller reconfiguration": 0.0011987628346523357, "this is because": 0.0003976195088442601, "with those": 0.00044551959134005756, "along": -8.045736538443007e-05, "abstraction the": 0.0007103965637748345, "also apply to": 0.0008401922098815178, "that affect": 0.000672656697861042, "any wayward routing": 0.0012603222596472051, "a imag _": 0.0012603222596472051, "vectors": 0.00023474701857944288, "timing of": 0.0013550320218560124, "a way": 0.00024590293581293034, "reconfiguration using": 0.0023975256693046713, "contain bidirectional": 0.0011987628346523357, "entries for the": 0.0008604731180411529, "files describing the": 0.0012603222596472051, "this process": 0.0009433587365734418, "cause errors": 0.0010324233805955043, "floorplanners": 0.0010936632190307566, "tasks": 0.005163275185660416, "automatic configuration controller": 0.0012603222596472051, "a connection between": 0.0007785386299343213, "a set": 0.000175353354465062, "box should": 0.0011987628346523357, "original version of": 0.0017209462360823057, "lava 11 allow": 0.0012603222596472051, "published in": 0.0006504117990663544, "valid partial": 0.0011987628346523357, "set the": 0.0005770123933898714, "coefficient multipliers potentially": 0.0012603222596472051, "have already been": 0.0006148461011481964, "of producing": 0.0007166286046897406, "builds in": 0.0010938286999233322, "process the actual": 0.0011553905383997493, "real real": 0.0010938286999233322, "support for": 0.002776156888401602, "is used it": 0.000822294492063293, "or design translation": 0.0012603222596472051, "of vhdl": 0.0009888396536561748, "apparent": 0.00026764251020851667, "fpga as": 0.0010938286999233322, "validity": 0.0003127490175581816, "hardware acm transactions": 0.001016616933266297, "exclusive tasks can": 0.0012603222596472051, "to use their": 0.0009453806429418422, "xc6200 solution": 0.0011987628346523357, "apis such as": 0.0010939942309009234, "static circuitry based": 0.0012603222596472051, "itself but": 0.0007784208301718861, "the new": 0.0004583517680337761, "originally": 0.0002223764752134681, "dcstech dependent functions": 0.0025206445192944103, "mutex set in": 0.0012603222596472051, "be loaded onto": 0.0012603222596472051, "mutex set is": 0.0012603222596472051, "values": -0.0002304441640544673, "following": -0.000506057446061823, "design and": 0.0017696113496879777, "overwritten": 0.0011843397162379602, "environments have": 0.0009888396536561748, "a diagram": 0.0007231235426103087, "many tools allow": 0.0012603222596472051, "designer must ensure": 0.0012603222596472051, "need to": 0.000498637493518492, "timing model": 0.009550211543581351, "they constitute": 0.0008498670143238875, "structural components are": 0.0012603222596472051, "encourage design reuse": 0.0012603222596472051, "is possible": 0.0005164056434742828, "design domain virtex": 0.0025206445192944103, "ideas": 0.00034421834571069437, "constitute its": 0.0010938286999233322, "references to": 0.0005218722049992118, "one area of": 0.001016616933266297, "to match any": 0.0010939942309009234, "optimal": -1.5800705501905805e-05, "verify their": 0.0009273793629990234, "the input complex": 0.0011553905383997493, "reconfigured": 0.0013859560394903106, "dcsim is used": 0.0012603222596472051, "partial reconfiguration bitstreams": 0.0012603222596472051, "a mixture of": 0.0006727584921555125, "mahmoud meribout": 0.0023975256693046713, "and thus": 0.000191251027283327, "improving": 0.0001598397995079308, "such": -0.017672138146364293, "an abstract level": 0.0019779785929218098, "data": -0.0005717537809172548, "from high": 0.0006986409925743289, "other modern": 0.0011987628346523357, "that the": 1.7543064027908959e-06, "to dcstech": 0.0035962885039570068, "of dcstech sdf": 0.0012603222596472051, "associated software": 0.0010938286999233322, "intent of": 0.0007882412093874144, "a this": 0.0003746864524278258, "the array areas": 0.0012603222596472051, "is adapted over": 0.0012603222596472051, "tools are generic": 0.0012603222596472051, "partial reconfiguration otherwise": 0.0012603222596472051, "so": -0.0014890671176040788, "for the user": 0.0006437498990350139, "dcstech a dynamically": 0.0012603222596472051, "to apply the": 0.0005366890921115634, "error range": 0.0010938286999233322, "designs that": 0.0007604888942693442, "modern apr tools": 0.0012603222596472051, "on java": 0.0008658640011481852, "virtex tools however": 0.0012603222596472051, "make digital or": 0.0006126623291404926, "1 between static": 0.0012603222596472051, "shaded files represent": 0.0012603222596472051, "years": 0.00020363395793978072, "course": 5.9060659720088624e-05, "from vhdl is": 0.0012603222596472051, "a valid": 0.00043435606243489287, "seconds modelling": 0.0011987628346523357, "it as": 0.0003841297147431659, "static timing": 0.0018547587259980468, "reviewing existing": 0.0011987628346523357, "which conventional": 0.0010324233805955043, "configurations jbits includes": 0.0012603222596472051, "system simulation to": 0.0012603222596472051, "dcsconfig 12": 0.0011987628346523357, "unit of configuration": 0.0012603222596472051, "area of weakness": 0.0012603222596472051, "that parts of": 0.0010504222238299598, "into account the": 0.0004768043184974235, "for the virtex": 0.0025206445192944103, "thereby": 0.00020363395793978072, "matches": 0.000248271557848303, "evaluated jroute 18": 0.0012603222596472051, "port well": 0.0011987628346523357, "abstraction this gives": 0.0012603222596472051, "required vasilko s": 0.0012603222596472051, "for the system": 0.0006286301923400338, "design ruby 9": 0.0012603222596472051, "lock the end": 0.0012603222596472051, "which they": 0.000789923798519064, "makes up part": 0.0012603222596472051, "xc6200 allowing the": 0.0012603222596472051, "called a mutex": 0.0012603222596472051, "constraining them to": 0.0012603222596472051, "file is written": 0.0023107810767994987, "loc constraints": 0.0011987628346523357, "number of tools": 0.001016616933266297, "control routing and": 0.0011553905383997493, "different times 4": 0.0012603222596472051, "to standard": 0.001247609579288947, "355 ns thereafter": 0.0012603222596472051, "methods of": 0.0008167082039997803, "vasilko s": 0.0011987628346523357, "p 603 621": 0.0012603222596472051, "square": 0.00014147279738449948, "be set": 0.0004948683423213437, "by loading": 0.0009273793629990234, "fee fpga": 0.0010938286999233322, "information is unaltered": 0.0012603222596472051, "runtime of": 0.0007987355510232498, "system to operate": 0.0012603222596472051, "called a": 0.00029848370259708944, "accommodate any": 0.0008353907119635158, "of when": 0.0006346568887771468, "the exact configuration": 0.0012603222596472051, "verification after apr": 0.0012603222596472051, "system since most": 0.0012603222596472051, "chip 4": 0.0011987628346523357, "and virtex problem": 0.0012603222596472051, "are typically": 0.000866558409064509, "however such": 0.0005520958133676088, "level synthesis": 0.000672656697861042, "zone thus tasks": 0.0012603222596472051, "to behave like": 0.0009656247980412257, "a method of": 0.0006238991910956909, "bitstreams for the": 0.0025206445192944103, "j12 which": 0.0011987628346523357, "post apr layout": 0.0012603222596472051, "of multiplication": 0.0008100038324457161, "and lava 11": 0.0012603222596472051, "byte": 0.0007255356347347565, "exceed those": 0.0009888396536561748, "synthesis tools": 0.0023962066530697494, "in effect": 0.0010258810957978605, "original static": 0.0010324233805955043, "in gray": 0.0008498670143238875, "no need to": 0.000562882478706567, "which was": 0.0003907165056910658, "box that ensures": 0.0012603222596472051, "programming": 1.2724284095213368e-05, "the changes required": 0.0010504222238299598, "routed": 0.001737161401895435, "was created to": 0.0009889892964609049, "routes": 0.0012900718920727384, "dcstechdcstech dynamic dynamic": 0.0012603222596472051, "file dcstech": 0.0011987628346523357, "saving": 0.00036566102293627813, "x by a": 0.0009115386793221903, "on the": 1.1841578582215405e-05, "one": -0.009842968971276811, "removed from": 0.0012507473089874753, "must meet the": 0.0010504222238299598, "robertson james": 0.0011987628346523357, "before presenting the": 0.0008604731180411529, "in other": 0.00034427042898285524, "sub designs a": 0.0012603222596472051, "open": 0.0001931031959239468, "extensibility of dcstech": 0.0012603222596472051, "design input to": 0.0012603222596472051, "the virtex synthesis": 0.0012603222596472051, "produced from": 0.0006877178531528569, "recombined into": 0.0011987628346523357, "and fdcs used": 0.0012603222596472051, "supporting a": 0.0007691926383539699, "4 file flow": 0.0012603222596472051, "indicate": 0.00011372692386463103, "2": 0, "to behave": 0.0006346568887771468, "typing": 0.0004624411997000546, "designs functionality and": 0.0012603222596472051, "reconfigured to alter": 0.0012603222596472051, "p 285 310": 0.0011553905383997493, "paper will": 0.00068253283500028, "entries in the": 0.0005507074189470475, "a simple change": 0.0010504222238299598, "application and": 0.0005200459163880136, "is platform": 0.0011987628346523357, "method of performing": 0.0011553905383997493, "associated with virtex": 0.0012603222596472051, "the fpga s": 0.0011553905383997493, "representing": 9.02898746779899e-05, "device configuration mechanism": 0.0012603222596472051, "the virtex device": 0.0025206445192944103, "reside within": 0.0009888396536561748, "to which they": 0.0016125533198515683, "has been automated": 0.0012603222596472051, "circuit description": 0.0008658640011481852, "constraints this simplifies": 0.0012603222596472051, "virtex partial": 0.0011987628346523357, "sdf information can": 0.0012603222596472051, "determined and from": 0.0012603222596472051, "section 3 to": 0.0007254606647946002, "these columns": 0.0007604888942693442, "are configured": 0.0009550211543581351, "locations": 0.0006585259379518672, "virtex tools allow": 0.0012603222596472051, "it was originally": 0.0009656247980412257, "sub design for": 0.0012603222596472051, "reconfigurable logic drl": 0.0025206445192944103, "product is": 0.0005922594586422242, "2 which": 0.000368657023211084, "components with": 0.0013754357063057137, "properties in expressing": 0.0012603222596472051, "to port": 0.0007231235426103087, "the lut": 0.0020648467611910086, "be indicated instantiating": 0.0012603222596472051, "take": -0.0004374986702822326, "column 17 as": 0.0012603222596472051, "particular location on": 0.0025206445192944103, "6 8": 0.0004637937405024769, "to provide": 0.00023386086252800238, "altered": 0.0017117211227056948, "buffer": 0.0002711959357398484, "for vhdl": 0.0009888396536561748, "operation of dcstech": 0.0012603222596472051, "originally designed": 0.0007604888942693442, "problem is to": 0.00046954005402034067, "the technique involves": 0.0012603222596472051, "applied to gate": 0.0012603222596472051, "remarks": 0.00021526906116485186, "design tools 16": 0.0012603222596472051, "code combined with": 0.0012603222596472051, "or by": 0.00036354180011966784, "6 a": 0.00034767919719191833, "a dll": 0.0011987628346523357, "1 the": 8.923340418098565e-05, "of several steps": 0.0011553905383997493, "al described a": 0.0011553905383997493, "6 p": 0.00033739656519843954, "implement the": 0.000776435163451682, "bitstream of": 0.0011987628346523357, "designer is faced": 0.0011553905383997493, "12 r": 0.0008100038324457161, "be possible with": 0.0009889892964609049, "components is": 0.0006504117990663544, "a slow": 0.0006986409925743289, "partitioning the": 0.0005372802887837707, "coefficient the": 0.0017317280022963704, "represent non": 0.0009888396536561748, "1 technology": 0.0010938286999233322, "complex product": 0.0011987628346523357, "zone bbox": 0.0011987628346523357, "dcstech partitions the": 0.0012603222596472051, "circuits therefore to": 0.0012603222596472051, "slow": 0.00022454988948261638, "backannotated the original": 0.0012603222596472051, "as to": 0.00029343339168984306, "journal v": 0.000467701990219143, "g faster": 0.0011987628346523357, "select set": 0.0021876573998466644, "emerging from": 0.0008353907119635158, "dcstech handles this": 0.0012603222596472051, "reuse and control": 0.0012603222596472051, "system to support": 0.0008970785794624274, "represented in": 0.00042388267908087215, "of the resources": 0.0008499956261601955, "original static to": 0.0012603222596472051, "indicates the": 0.00037856051841080355, "design flow can": 0.0012603222596472051, "modify and": 0.0008353907119635158, "and in relevant": 0.0025206445192944103, "java allow": 0.0011987628346523357, "technique will": 0.0008221700716529339, "challenges posed by": 0.0011553905383997493, "back annotated": 0.0023975256693046713, "of dynamically": 0.003493204962871644, "the level": 0.00037316001161686306, "a number of": 0.0013153715545327301, "resource": 0.0004222018383341028, "settings": 0.0003138516662757227, "this was": 0.0004218630517136854, "the two status": 0.0012603222596472051, "be read": 0.0005129405478989303, "for logic level": 0.0012603222596472051, "vhdl and": 0.0019100423087162702, "where": -0.0015972294271445256, "functionality and": 0.0014088135812565935, "circuitry based": 0.0011987628346523357, "all members": 0.0006633726868876255, "switch locations": 0.0011987628346523357, "dcstech has": 0.0011987628346523357, "that was required": 0.001016616933266297, "well as designing": 0.0012603222596472051, "task but this": 0.0012603222596472051, "partitioning a design": 0.0012603222596472051, "designer has to": 0.0009656247980412257, "reconfigurable logic": 0.012032115699156652, "aspects of a": 0.0008062766599257841, "components that": 0.0017854309469188287, "while the references": 0.0012603222596472051, "the design in": 0.0021008444476599197, "apr on": 0.0011987628346523357, "a subset": 0.0002487126747795235, "two overlapping terminals": 0.0012603222596472051, "by a dynamic": 0.0008838743428228508, "that dynamic designs": 0.0012603222596472051, "the design is": 0.0026516230284685527, "verification partial bitstream": 0.0012603222596472051, "dcstech itself but": 0.0012603222596472051, "suitable partitioning a": 0.0012603222596472051, "be placed within": 0.0011553905383997493, "industry standard": 0.0018547587259980468, "different fpga": 0.0021876573998466644, "begin operation": 0.0010938286999233322, "components with rloc": 0.0012603222596472051, "compilers for": 0.0006384487373545328, "abstraction the area": 0.0012603222596472051, "be exploited to": 0.0007445491715841594, "and apr tools": 0.003780966778941616, "concentrated": 0.0008092393407305605, "since most modern": 0.0012603222596472051, "implement the system": 0.0010939942309009234, "many": -0.0016743058907436254, "s": -0.011676709355497918, "the actual": 0.00021147761198805697, "the required": 0.0006529277476570074, "the configuration interface": 0.0012603222596472051, "in relevant": 0.0019100423087162702, "dynamic task are": 0.0025206445192944103, "versions reconfiguration": 0.0011987628346523357, "reference files": 0.0011987628346523357, "path through the": 0.0007300152167811862, "progress so far": 0.0012603222596472051, "generation techniques": 0.0007987355510232498, "added by dcsim": 0.0012603222596472051, "allows individual": 0.0010324233805955043, "dcstech requirements on": 0.0012603222596472051, "simulation dcsim": 0.0011987628346523357, "section 3 in": 0.0006895899155347018, "synthesis apr": 0.0011987628346523357, "of alternative languages": 0.0012603222596472051, "reside within the": 0.0011553905383997493, "over time it": 0.0010939942309009234, "cause errors in": 0.0012603222596472051, "either to take": 0.0011553905383997493, "circuits therefore": 0.0010938286999233322, "required in order": 0.0007850160117797753, "combined": 7.704690293558396e-05, "a mutex": 0.0030972701417865127, "was published": 0.0008658640011481852, "has therefore added": 0.0012603222596472051, "configuration bitstream access": 0.0012603222596472051, "enable": 0.0004305381223297037, "of design throws": 0.0012603222596472051, "instantiated": 0.0004279302806764237, "formed": 0.00017813477512563226, "7 shows that": 0.0007988564250473151, "such as constant": 0.001016616933266297, "an appropriate": 0.0003300384681479465, "reconfiguration is used": 0.0012603222596472051, "journal v 48": 0.0009275197049123102, "long as an": 0.0010939942309009234, "consist of": 0.0006760458239138474, "rapid design": 0.0009888396536561748, "similarity between": 0.000554329194451452, "where support for": 0.0012603222596472051, "the designs are": 0.0012603222596472051, "for fpga hardware": 0.0012603222596472051, "reconfigurations it would": 0.0012603222596472051, "systems the use": 0.0011553905383997493, "for parameterised": 0.0011987628346523357, "the multipliers in": 0.0010504222238299598, "a design flow": 0.0011553905383997493, "s bounding": 0.0010938286999233322, "added to": 0.001110415805081004, "connectivity with": 0.0009040000538791488, "example by": 0.0005332875299998394, "partial configurations this": 0.0012603222596472051, "us to replicate": 0.0012603222596472051, "additional design": 0.0009888396536561748, "these overlying": 0.0011987628346523357, "for the placement": 0.0011553905383997493, "be removed": 0.0004574775349562099, "technology": 0.0002522036363512709, "routing 6": 0.0009888396536561748, "analysis to": 0.00043435606243489287, "verified": 0.00023648968198646973, "circuit on": 0.0008498670143238875, "its placement": 0.0009550211543581351, "these estimates are": 0.0009275197049123102, "verifies": 0.0004963557058680262, "within all the": 0.0012603222596472051, "task design": 0.004129693522382017, "assigns": 0.0005682564456025877, "circuits consist of": 0.0012603222596472051, "files to alter": 0.0012603222596472051, "reconfigurations the": 0.0011987628346523357, "dynamic static reserved": 0.0025206445192944103, "a coefficient": 0.0016707814239270316, "constraining": 0.0009990515946397835, "edges": 0.00012558297867596894, "be a": 7.495781437450885e-05, "configuration interface any": 0.0012603222596472051, "locating dynamic": 0.0011987628346523357, "of industry standard": 0.0012603222596472051, "vectors and": 0.0005413750784394999, "it can be": 0.00047877294308843187, "between the standard": 0.0011553905383997493, "occupied by the": 0.0008499956261601955, "considered a": 0.0004828785480496115, "the same line": 0.0008604731180411529, "and route": 0.0015764824187748288, "edges occur": 0.0010324233805955043, "computing machines": 0.0009273793629990234, "being": -0.001057883314596228, "multiplication is": 0.0007604888942693442, "provided it": 0.0007444365147266039, "routing stage": 0.0011987628346523357, "dynamic reconfigurable": 0.0011987628346523357, "simulate them": 0.0010938286999233322, "they are needed": 0.0008970785794624274, "15 j14status evident": 0.0012603222596472051, "smallest unit": 0.0009550211543581351, "of a higher": 0.0007917797267296338, "altered therefore only": 0.0012603222596472051, "loading a new": 0.0011553905383997493, "task therefore includes": 0.0012603222596472051, "that matches their": 0.0011553905383997493, "applied is a": 0.0012603222596472051, "gate level model": 0.0011553905383997493, "drl design flow": 0.003780966778941616, "one environment": 0.0010324233805955043, "with standard hdl": 0.0012603222596472051, "aspects": 0.0002818632992450661, "the capabilities": 0.0013358903983595426, "vhdl is available": 0.0012603222596472051, "mechanism for": 0.00040835410199989013, "possible and": 0.0004996013799794955, "is dynamically": 0.0007882412093874144, "cad framework partial": 0.0012603222596472051, "black box": 0.0006346568887771468, "routing stage the": 0.0012603222596472051, "xilinx xc6200 family": 0.0012603222596472051, "architectures as": 0.0008658640011481852, "routing resource the": 0.0012603222596472051, "systems synthesizing rtl": 0.0012603222596472051, "5 it is": 0.0006696011531202743, "design was produced": 0.0012603222596472051, "mean that": 0.00043114577822995977, "j340 is": 0.0011987628346523357, "by standard back": 0.0012603222596472051, "from the design": 0.002033233866532594, "rif file": 0.0071925770079140135, "transactions on embedded": 0.000734708787567906, "x_real x_imag": 0.004795051338609343, "used to reassemble": 0.0012603222596472051, "with loc constraints": 0.0012603222596472051, "and set up": 0.0010939942309009234, "often changes": 0.0010938286999233322, "replicate the": 0.0007604888942693442, "handcrafting to cover": 0.0012603222596472051, "design components can": 0.0012603222596472051, "written out into": 0.0011553905383997493, "method for extending": 0.0010939942309009234, "optimization stage": 0.0010938286999233322, "_ _ real": 0.0012603222596472051, "dynamically reconfigurable constant": 0.0012603222596472051, "otherwise device": 0.0011987628346523357, "vital vhdl netlist": 0.0012603222596472051, "reconfigurable datapath or": 0.0012603222596472051, "283 may": 0.0010324233805955043, "large scale integration": 0.0007395502064767349, "_ real": 0.0011987628346523357, "x on all": 0.0012603222596472051, "sdf file to": 0.0025206445192944103, "accessing": 0.00032998853797122207, "approximately therefore": 0.0011987628346523357, "8 we describe": 0.0010939942309009234, "the focus of": 0.0006042192658059323, "device features or": 0.0012603222596472051, "the inputs": 0.0009250223422658076, "in the way": 0.0006411258915708362, "set to": 0.0005064012330527365, "this information": 0.0003324594609375427, "this allows designers": 0.0012603222596472051, "how the major": 0.0011553905383997493, "industry": 0.0009148166500833859, "changed to": 0.0010827501568789998, "acm": -4.8201238867528515e-05, "the designer must": 0.002033233866532594, "fpgas the": 0.0010324233805955043, "vectors and coverage": 0.0012603222596472051, "coefficients the remaining": 0.0012603222596472051, "garp architecture": 0.0020648467611910086, "removed during the": 0.0010939942309009234, "any optimisations such": 0.0012603222596472051, "domains fig 1": 0.0012603222596472051, "for this process": 0.0009656247980412257, "rif file is": 0.0025206445192944103, "the rpfds and": 0.0012603222596472051, "set of hardware": 0.0009889892964609049, "encapsulating": 0.0006237104167564789, "xilinx virtex": 0.004375314799693329, "higher level design": 0.0010504222238299598, "used to terminate": 0.0011553905383997493, "and verification tools": 0.0010939942309009234, "configurations and": 0.0006775160109280062, "configure a": 0.0020648467611910086, "valid partial reconfigurations": 0.0012603222596472051, "environments have been": 0.0012603222596472051, "to obtain the": 0.0007837958370770209, "the area": 0.0015561865085852889, "concepts behind the": 0.0011553905383997493, "to provide drl": 0.0012603222596472051, "toolsets within": 0.0011987628346523357, "for netlists": 0.0011987628346523357, "takes place": 0.0004996013799794955, "drl circuit containing": 0.0012603222596472051, "the bitstream": 0.0009888396536561748, "complete": -0.0001053570085014768, "sdf since the": 0.0012603222596472051, "2004 ian robertson": 0.0012603222596472051, "schedule is used": 0.0010504222238299598, "are applied to": 0.0006042192658059323, "3 implementation challenges": 0.0012603222596472051, "15 j14status": 0.0023975256693046713, "jrtr verification of": 0.0012603222596472051, "flatten the design": 0.0012603222596472051, "with": 0, "a method is": 0.0007785386299343213, "connection even when": 0.0012603222596472051, "dynamically reconfigurable synthesis": 0.0012603222596472051, "files it therefore": 0.0012603222596472051, "switches simulation artefacts": 0.0012603222596472051, "java based": 0.0009550211543581351, "that evaluates": 0.0007103965637748345, "when the a": 0.0010939942309009234, "as generic": 0.0010938286999233322, "multipliers can be": 0.0011553905383997493, "virtex series of": 0.0012603222596472051, "different coefficients": 0.0010938286999233322, "device features": 0.0010938286999233322, "for design at": 0.0012603222596472051, "making use of": 0.0006604974899064941, "performance of the": 0.000344240291719374, "systems architecture": 0.000654613062310984, "al": 1.1845817006619936e-05, "an": 0, "as": 0, "at": -0.028435243694799675, "languages that": 0.0006136575444014032, "thereafter the": 0.0009040000538791488, "to accommodate its": 0.0011553905383997493, "problems if it": 0.0012603222596472051, "processing by dcstech": 0.0012603222596472051, "dynamic link": 0.0009888396536561748, "a particular logic": 0.0011553905383997493, "the context": 0.00023386086252800238, "circuit on an": 0.0012603222596472051, "of dcstech s": 0.0012603222596472051, "not match the": 0.0007723241961626769, "to conventional": 0.0007691926383539699, "reserved prohibiting other": 0.0012603222596472051, "the solutions developed": 0.0012603222596472051, "lists requires": 0.0005477207720724747, "of dcstech a": 0.0012603222596472051, "a similar idea": 0.0008970785794624274, "concepts behind": 0.0010938286999233322, "aware synthesis": 0.0011987628346523357, "zone on the": 0.0012603222596472051, "correct routing": 0.0010324233805955043, "processors fpgas and": 0.0012603222596472051, "a way as": 0.000822294492063293, "bounding box similarly": 0.0012603222596472051, "configured to behave": 0.0012603222596472051, "figs 6": 0.0010324233805955043, "dcstech consists": 0.0011987628346523357, "reasons a": 0.0008221700716529339, "a manual process": 0.0011553905383997493, "zone the": 0.0010324233805955043, "invade reserved zones": 0.0012603222596472051, "dcstech tool dcstech": 0.0012603222596472051, "could also": 0.0004717046421253644, "work verifies the": 0.0012603222596472051, "block is unknown": 0.0012603222596472051, "and apr can": 0.0012603222596472051, "partitioned": 0.00039667300396494464, "a designer driven": 0.0012603222596472051, "system as": 0.00045139183862366264, "of the sub": 0.0007167370533284649, "in which the": 0.0002776459615534336, "factors of the": 0.0007988564250473151, "mimic": 0.0005236401849326483, "other device": 0.0019100423087162702, "circuit or system": 0.0012603222596472051, "behavioral": 0.00039576355862746757, "original": -0.001068762356918222, "xilinx virtex series": 0.0012603222596472051, "evaluates the timing": 0.0012603222596472051, "caused": 0.00017570947354184253, "occur one possible": 0.0012603222596472051, "file is open": 0.0012603222596472051, "information this": 0.0012273150888028063, "based on these": 0.0005923490862842705, "2 5 changes": 0.0012603222596472051, "logic from": 0.0010324233805955043, "run time routing": 0.0012603222596472051, "increase the reconfiguration": 0.0012603222596472051, "design can": 0.0007522528547641619, "multiplier circuits": 0.0010324233805955043, "or part of": 0.0006001621480227063, "design flow presented": 0.0012603222596472051, "tr": 0, "to": 0, "model timing model": 0.008822255817530437, "tasks tasks": 0.0009888396536561748, "parameterised and": 0.0010938286999233322, "if a design": 0.0012603222596472051, "circuits that can": 0.0010939942309009234, "automating dynamic design": 0.0012603222596472051, "the way that": 0.0007785386299343213, "jrtr 15 9": 0.0012603222596472051, "xcv50 is": 0.0011987628346523357, "effort is required": 0.0009453806429418422, "requires four": 0.0010938286999233322, "the 10": 0.0012273150888028063, "creating such": 0.0009273793629990234, "subset of the": 0.0003976195088442601, "1i modular": 0.0011987628346523357, "design management tool": 0.0012603222596472051, "unpredictable names but": 0.0012603222596472051, "match the": 0.0008498030260693773, "constraint which does": 0.0011553905383997493, "static tasks in": 0.0025206445192944103, "however as the": 0.0007723241961626769, "than a": 0.00025694148264378963, "error since no": 0.0012603222596472051, "or routing": 0.0009040000538791488, "large": -0.000989867001967609, "which provides access": 0.0012603222596472051, "conventional cad tools": 0.006301611298236026, "from the surrounding": 0.001016616933266297, "routes in the": 0.001016616933266297, "p_imag after 200": 0.0012603222596472051, "5 surrounded by": 0.0012603222596472051, "switching dcs cad": 0.0012603222596472051, "of routing the": 0.0010939942309009234, "design an area": 0.0012603222596472051, "that are": 0.00014155451260168813, "zone to": 0.0011987628346523357, "determined and": 0.0007987355510232498, "section 4 remains": 0.0012603222596472051, "clock": 0.0005759528037032461, "used to": 0.0005839012694098272, "section": -0.007991504254783136, "4 we provide": 0.001016616933266297, "puts x": 0.0010938286999233322, "structural within": 0.0011987628346523357, "during the reconfiguration": 0.0011553905383997493, "can be easily": 0.00038204529627623463, "method": -0.0007076782700373505, "4 automating": 0.0011987628346523357, "full": -7.456177950354757e-06, "the reconfigurations": 0.0011987628346523357, "routing the": 0.0019767933025909806, "621 june 2004": 0.0012603222596472051, "nimble 3 and": 0.0012603222596472051, "unchanged in": 0.0007987355510232498, "constraints format ucf": 0.0012603222596472051, "8 indicate": 0.0010324233805955043, "forms a dynamic": 0.0012603222596472051, "component can": 0.0007044067906282968, "design tools": 0.0016707814239270316, "by identically located": 0.0012603222596472051, "by synthesis": 0.0010324233805955043, "prior": 0.0002971734211382087, "in such": 0.00021847491349656466, "design however": 0.0008658640011481852, "in bitstream generation": 0.0012603222596472051, "constraints format": 0.0011987628346523357, "via": -1.3157371237439872e-05, "illustrated in fig": 0.0007125538407684567, "files that": 0.0008498670143238875, "constant complex coefficient": 0.0025206445192944103, "5 6": 0.0002904627600014791, "language for": 0.00045379959169749277, "status signals": 0.0010324233805955043, "process in order": 0.0008062766599257841, "a slow process": 0.0012603222596472051, "registers and adders": 0.0012603222596472051, "as ease": 0.0011987628346523357, "architecture s": 0.0008498670143238875, "select": 0.00023984168711255018, "the optimal layout": 0.0011553905383997493, "routing coming": 0.0011987628346523357, "executable": 0.00039065739578097633, "metrics and": 0.0007522528547641619, "vlsi": 0.00030839958727541195, "tools making": 0.0010938286999233322, "to guarantee": 0.00038657107905508143, "reconfiguration using jrtr": 0.0025206445192944103, "automate": 0.001012114892123646, "6": -0.006226424528418753, "more": -0.003993073567861314, "maximum clock": 0.0009888396536561748, "new dynamic design": 0.0012603222596472051, "dynamic designs": 0.0023975256693046713, "routing paths": 0.0009040000538791488, "applied within": 0.0009550211543581351, "multiple drivers": 0.0010938286999233322, "a prohibit": 0.0011987628346523357, "if it": 0.00014888586973079131, "independent and": 0.0004917875559888301, "task therefore": 0.0010324233805955043, "synthesised gate": 0.0011987628346523357, "verified dcstech is": 0.0012603222596472051, "components used to": 0.0012603222596472051, "otherwise it could": 0.0012603222596472051, "by standard": 0.00068253283500028, "how partial": 0.0009888396536561748, "if the": 3.952797168015259e-05, "convenient methods than": 0.0012603222596472051, "a location on": 0.0010939942309009234, "3 n 2": 0.0007663520781161351, "in that": 0.00017483166590542392, "and improving performance": 0.0010939942309009234, "a configuration of": 0.0007988564250473151, "the resulting circuit": 0.0010504222238299598, "this technique does": 0.0009656247980412257, "smaller reconfiguration bitstreams": 0.0012603222596472051, "accept": 0.0002899279853859076, "functional verification": 0.0009273793629990234, "associated with the": 0.0007484656352122533, "library based": 0.0009273793629990234, "partial bitstream generation": 0.0050412890385888205, "before and": 0.0005237194163118181, "custom tools": 0.0011987628346523357, "uses the same": 0.0007300152167811862, "information": -0.0031944129640217077, "be verified dcstech": 0.0012603222596472051, "and memory": 0.00042903880958406214, "fig 7 shows": 0.0008604731180411529, "the tools": 0.0031190239482223677, "control routing": 0.0009888396536561748, "out a": 0.0004948683423213437, "is assigned": 0.00037014553089124237, "generic and device": 0.0012603222596472051, "the exception of": 0.0012386143623045556, "architecture and": 0.0008752566603354363, "most vendors": 0.0010938286999233322, "intended": 0.0004361745960045204, "unaffected the": 0.0010324233805955043, "mapping": 0.0004135433695432561, "these files all": 0.0012603222596472051, "multiplier to": 0.0010324233805955043, "that some of": 0.000633509014238697, "abstract level then": 0.0012603222596472051, "also includes a": 0.0009656247980412257, "designer absolute control": 0.0012603222596472051, "tools inadequacies this": 0.0012603222596472051, "reconfigurable architectures the": 0.0025206445192944103, "box need be": 0.0012603222596472051, "register": 0.0005759528037032461, "synthesis a": 0.0007987355510232498, "240 ns": 0.0011987628346523357, "the two": 0.00026097552662467213, "came on the": 0.0012603222596472051, "circuits the": 0.0006633726868876255, "produced by dcstech": 0.0012603222596472051, "ansi c": 0.0007691926383539699, "implement an": 0.0007103965637748345, "vhdl into": 0.0011987628346523357, "configuration of the": 0.0007210370702780139, "on xc6200 and": 0.0012603222596472051, "routes to": 0.0007882412093874144, "of fpgas it": 0.0012603222596472051, "for the xilinx": 0.003466171615199248, "which tasks": 0.0008221700716529339, "functions associated": 0.0007522528547641619, "paper": -0.0042191906553547525, "terminal components locking": 0.0012603222596472051, "the logic": 0.004219829056119673, "ns task": 0.0011987628346523357, "these are factors": 0.0012603222596472051, "result bitstream generation": 0.0012603222596472051, "its": -0.005758944765159334, "and the hierarchy": 0.0011553905383997493, "the major similarities": 0.0012603222596472051, "fpga a": 0.0011987628346523357, "set the circuitry": 0.0012603222596472051, "termed": 0.0004064462738070107, "manually as": 0.0010938286999233322, "creating such bitstreams": 0.0012603222596472051, "dependent on": 0.00036571635067465563, "fpga 02": 0.0011987628346523357, "block is": 0.0004933206878482251, "complication is caused": 0.0011553905383997493, "xc6200 jbits java": 0.0012603222596472051, "apply to ccm": 0.0012603222596472051, "is based": 0.0001466788556798462, "1 these": 0.0005684310178163411, "to generate": 0.0005223486811042501, "e g": 0.00010735305168126415, "is a frame": 0.0011553905383997493, "remaining circuitry": 0.0011987628346523357, "design reuse": 0.0011987628346523357, "set of": 0.0001848379076180114, "a black box": 0.0007606039803610919, "8 cad framework": 0.0012603222596472051, "overview of the": 0.00047867146576298494, "series of static": 0.0012603222596472051, "resources care must": 0.0012603222596472051, "that no": 0.0005266442219998369, "a reserve constraint": 0.0012603222596472051, "can be made": 0.0004395404966841474, "this level the": 0.0010939942309009234, "onto a line": 0.0011553905383997493, "this would": 0.0010332134391904469, "that dynamic task": 0.0012603222596472051, "abstraction allowing": 0.0010324233805955043, "of complex numbers": 0.0008970785794624274, "mutex set must": 0.0012603222596472051, "found": -0.0004692667104166553, "apr the circuits": 0.0012603222596472051, "no need": 0.0004502008253762794, "cad tools can": 0.0012603222596472051, "coefficient of 10": 0.0012603222596472051, "5 with terminal": 0.0012603222596472051, "flow for dcstech": 0.0012603222596472051, "well between families": 0.0012603222596472051, "of these": 4.798365799611863e-05, "the systems": 0.000971589505122056, "operation": 9.829674023790669e-05, "use register as": 0.0012603222596472051, "mutex set area": 0.0012603222596472051, "use of the": 0.0003321040572916104, "in columns": 0.0007299047590392008, "the surrounding": 0.0013358903983595426, "alter their multiplication": 0.0012603222596472051, "research": -0.0003900878303572072, "which includes": 0.0004612384208916873, "be reserved prohibiting": 0.0012603222596472051, "for the majority": 0.0008401922098815178, "the design components": 0.0012603222596472051, "series a this": 0.0012603222596472051, "after processing by": 0.0012603222596472051, "with the terminal": 0.0011553905383997493, "design is produced": 0.0011553905383997493, "tool supported": 0.0009040000538791488, "reprogrammable hardware": 0.0011987628346523357, "areas highlighted in": 0.0012603222596472051, "dcstech": 0.04921484485638405, "between 290": 0.0011987628346523357, "previously reported cad": 0.0012603222596472051, "for partially reconfigurable": 0.0012603222596472051, "contains reports for": 0.0012603222596472051, "them to operate": 0.0011553905383997493, "must be": 0.0008269688400182629, "a temporal floorplanning": 0.0012603222596472051, "to a previously": 0.0009889892964609049, "simulation waveform for": 0.0012603222596472051, "major": 0.00020480685618401358, "26 2002 monterey": 0.0010939942309009234, "design flow 3": 0.0012603222596472051, "thereafter": 0.00048425690229675236, "number": -0.004853097037858876, "use of other": 0.0009889892964609049, "et al described": 0.0010939942309009234, "family of fpgas": 0.0012603222596472051, "floorplan of": 0.01078886551187102, "can be placed": 0.0006968714064467358, "in their component": 0.0012603222596472051, "jhdl 5": 0.0011987628346523357, "provide no": 0.0007987355510232498, "an overview": 0.0003793455234927164, "fpga hardware tr": 0.0012603222596472051, "constraining the": 0.0007299047590392008, "even when": 0.0003457074396066787, "introduction": -0.0009886900561291464, "being optimised away": 0.0012603222596472051, "and should": 0.0004814396358280908, "in the virtex": 0.0025206445192944103, "being placed": 0.0009888396536561748, "process the domain": 0.0012603222596472051, "relies": 0.0005180168919806359, "4 which compile": 0.0012603222596472051, "box shows": 0.0009888396536561748, "reconfigurable fpgas": 0.0032814860997699966, "component connectivity": 0.0011987628346523357, "generate exactly": 0.0010938286999233322, "_ where": 0.0010324233805955043, "are apparent therefore": 0.0012603222596472051, "the main stages": 0.0012603222596472051, "a structural rt": 0.0012603222596472051, "to the xc6200": 0.0012603222596472051, "between 290 and": 0.0012603222596472051, "circuit switching dcs": 0.0012603222596472051, "the corresponding zone": 0.0012603222596472051, "and hold": 0.0008498670143238875, "model could be": 0.0009275197049123102, "firstly the vhdl": 0.0012603222596472051, "layouts": 0.0005236401849326483, "reconfiguration interval": 0.0023975256693046713, "determined": -4.550656608271581e-05, "from the pipeline": 0.0012603222596472051, "s isolation switches": 0.0012603222596472051, "tools timing model": 0.0025206445192944103, "circuits and a": 0.0009889892964609049, "functions occupy the": 0.0012603222596472051, "exactly the required": 0.0011553905383997493, "switching dcs": 0.0011987628346523357, "bounding boxes and": 0.0010504222238299598, "for the": 0.0, "between the dynamic": 0.0012603222596472051, "some handcrafting": 0.0011987628346523357, "at different times": 0.0007167370533284649, "hierarchy above them": 0.0012603222596472051, "uses a": 0.0002659279964016477, "table this component": 0.0012603222596472051, "these estimates": 0.0006504117990663544, "level are used": 0.0011553905383997493, "multiplier n_rst x_real": 0.0012603222596472051, "the configuration bitstream": 0.0011553905383997493, "therefore forms": 0.0010938286999233322, "with no": 0.00030366472565989853, "the simulator require": 0.0012603222596472051, "also": -0.0069208303929040255, "for design": 0.0006633726868876255, "reserve constraint which": 0.0012603222596472051, "alliance 3": 0.0011987628346523357, "is usually": 0.00029293525163755517, "sdf conversion leaving": 0.0012603222596472051, "dependent functions rif": 0.0025206445192944103, "verification of": 0.00183488701651549, "components": -9.999034880830488e-05, "obtain the": 0.0004542900913051283, "array to which": 0.0012603222596472051, "that copies bear": 0.0006411258915708362, "on a select": 0.0012603222596472051, "conversion support for": 0.0012603222596472051, "input complex": 0.0010938286999233322, "dynamic task is": 0.0050412890385888205, "to guarantee that": 0.0005867336178008029, "and thus allow": 0.0010939942309009234, "accepting": 0.0004386669308624945, "multiplier s": 0.0011987628346523357, "model": -0.0032834424975275948, "and circuit specialisation": 0.0012603222596472051, "task if": 0.0008658640011481852, "methodology with efficient": 0.0012603222596472051, "cause contention": 0.0011987628346523357, "the xilinx xc6200": 0.003466171615199248, "task in": 0.0010364801323904784, "cover": 0.0002419121339203028, "configuration for": 0.0006633726868876255, "jbits sdk": 0.0035962885039570068, "domain conversion support": 0.0012603222596472051, "file flow": 0.0035962885039570068, "in 2 5": 0.0007917797267296338, "task is": 0.0020943879640308565, "here should be": 0.001016616933266297, "applied in addition": 0.0011553905383997493, "1 figure 7": 0.0009453806429418422, "various tasks": 0.0008353907119635158, "not to configure": 0.0012603222596472051, "interval the": 0.0005894271457176746, "imag _": 0.0011987628346523357, "data to the": 0.0006895899155347018, "order to simulate": 0.0009453806429418422, "when configuration": 0.0011987628346523357, "described above": 0.0005858705032751103, "configuration needs to": 0.0012603222596472051, "logic resource similarly": 0.0012603222596472051, "executable and": 0.0008837406048378573, "complex coefficient the": 0.0012603222596472051, "are configured onto": 0.0012603222596472051, "cad tools meet": 0.0012603222596472051, "of all the": 0.0007334935162154655, "been extended to": 0.0007497163675713385, "share physical resources": 0.0012603222596472051, "that they will": 0.0007988564250473151, "generation 12": 0.0011987628346523357, "factor": 2.0178933282502918e-05, "imag a": 0.0023975256693046713, "and presenting": 0.0009040000538791488, "columns": 0.0004829619270485357, "the standard cad": 0.003780966778941616, "virtex series": 0.0023975256693046713, "surrounded by terminal": 0.0012603222596472051, "dynamic system is": 0.0010939942309009234, "dependent": 0.0005310637550629043, "techniques supporting different": 0.0012603222596472051, "components must be": 0.001016616933266297, "alter logic": 0.0011987628346523357, "as a simple": 0.000633509014238697, "new design methodology": 0.0012603222596472051, "large areas": 0.0010324233805955043, "closely": 0.00014858671056910435, "jbits sdk includes": 0.0012603222596472051, "on synthesised": 0.0011987628346523357, "follows imag": 0.0011987628346523357, "as maximum": 0.0009550211543581351, "dynamic circuit is": 0.0012603222596472051, "timing of each": 0.0010504222238299598, "multipliers are not": 0.0012603222596472051, "they would": 0.0005734245345505665, "on design": 0.0004933206878482251, "is set": 0.0003599744571875829, "crf": 0.004943450280645733, "behavioural code": 0.0011987628346523357, "exact configuration of": 0.0012603222596472051, "coefficient multipliers": 0.0023975256693046713, "most cad": 0.0011987628346523357, "set": -0.01685292446766082, "virtex solution reserving": 0.0012603222596472051, "multipliers potentially": 0.0011987628346523357, "ends of": 0.003764034038795084, "310": 0.0005611388222305421, "the user the": 0.0006931877588552477, "xc6200 on the": 0.0012603222596472051, "information cannot be": 0.0010939942309009234, "behavioural": 0.0014330403777290455, "dynasty 8": 0.0011987628346523357, "further optimization": 0.0008658640011481852, "easily produced one": 0.0012603222596472051, "a column 17": 0.0012603222596472051, "deactivate": 0.0041102284444434495, "design philosophy described": 0.0012603222596472051, "which matching": 0.0010938286999233322, "currently": 7.285310120277107e-05, "label and the": 0.001016616933266297, "similar to": 0.00010809786293996417, "synthesis dcsconfig 12": 0.0012603222596472051, "in white": 0.0008498670143238875, "mutex": 0.013974776711107728, "typing in": 0.0008353907119635158, "sdf files has": 0.0012603222596472051, "a higher": 0.0013470892030021738, "times in": 0.00040559192926645655, "available": -0.0004989399005285215, "prior specific permission": 0.000606287817945539, "other coefficients": 0.0010324233805955043, "be assigned preventing": 0.0012603222596472051, "the surrounding environment": 0.0011553905383997493, "logic journal of": 0.0010939942309009234, "sections": 0.0001554181323246033, "targeted": 0.0008356613161875287, "circuit specialisation": 0.0011987628346523357, "reconfigurable hardware acm": 0.0011553905383997493, "system hierarchy is": 0.0012603222596472051, "such target": 0.0010938286999233322, "interface": 0.00047267195529266016, "is capable of": 0.0006083839989041818, "component can be": 0.000822294492063293, "static circuit disruption": 0.0012603222596472051, "all logic": 0.0010938286999233322, "specific knowledge the": 0.0012603222596472051, "last": -0.00011737350928972144, "multiplier n_rst": 0.0011987628346523357, "netlists are": 0.0010324233805955043, "offending": 0.0007986147135722628, "closely associated": 0.0010324233805955043, "uncertain during": 0.0011987628346523357, "connection": 0.000717420673311698, "within that area": 0.0012603222596472051, "whole": 9.076882571799353e-05, "load": 0.00016098730901617855, "therefore requires": 0.0007987355510232498, "cannot cope": 0.0010324233805955043, "as nimble 3": 0.0012603222596472051, "find the": 0.00027439636305129095, "work over the": 0.001016616933266297, "require further": 0.0008221700716529339, "software executable and": 0.0012603222596472051, "to help": 0.0004259264633195526, "several steps": 0.0007369989002178327, "new devices can": 0.0011553905383997493, "using the": 7.582942116762104e-05, "is active the": 0.0009275197049123102, "vital compliant designs": 0.0012603222596472051, "10 created": 0.0011987628346523357, "modern cad": 0.0035962885039570068, "changes to": 0.00044209229144039097, "multipliers therefore": 0.0010324233805955043, "out existing": 0.0011987628346523357, "match any": 0.0007987355510232498, "any fpga": 0.0011987628346523357, "information can": 0.0004814396358280908, "an error": 0.0007848047489127161, "then assured so": 0.0012603222596472051, "similarities between": 0.0007231235426103087, "cannot be": 0.00029006612059235225, "outputs p_real": 0.0011987628346523357, "with the exception": 0.0011963444054027658, "those components": 0.0009040000538791488, "resource similarly multiple": 0.0012603222596472051, "functionality are": 0.0009550211543581351, "evaluates the": 0.000558892188443128, "columns occupied": 0.0011987628346523357, "series of fpgas": 0.0012603222596472051, "model of the": 0.0005040034395356259, "on all": 0.0003411864407511615, "the different coefficients": 0.0012603222596472051, "synthesisable": 0.0010936632190307566, "created the": 0.0006589311008636603, "optimization": 5.5878986908630586e-05, "designs have been": 0.001016616933266297, "formats": 0.0005476379096258676, "1 these changes": 0.0012603222596472051, "tools cannot": 0.0023975256693046713, "apr this model": 0.0012603222596472051, "a dynamic system": 0.0010504222238299598, "circuits within": 0.0010938286999233322, "process as shown": 0.001016616933266297, "simulator although": 0.0010938286999233322, "parts the": 0.0005785807096212583, "and section": 0.0004637937405024769, "v 12": 0.0004964308088648288, "line during": 0.0010938286999233322, "of quality metrics": 0.0011553905383997493, "sections of the": 0.0007606039803610919, "connections simply": 0.0011987628346523357, "technique as": 0.0006273390064658475, "loc attribute": 0.0011987628346523357, "methods typically": 0.0009040000538791488, "7 the": 0.00025114941168235524, "figure 2 domain": 0.0012603222596472051, "handles this": 0.0009550211543581351, "generation techniques will": 0.0012603222596472051, "virtex table 1": 0.0012603222596472051, "two overlapping": 0.0008498670143238875, "dcstech made": 0.0011987628346523357, "that set must": 0.0012603222596472051, "original design was": 0.0012603222596472051, "changes to design": 0.0012603222596472051, "and possibly device": 0.0012603222596472051, "place into": 0.0010938286999233322, "and techniques supporting": 0.0012603222596472051, "levels": 0.00031163350962424435, "of four multipliers": 0.0012603222596472051, "number multiplier": 0.0021876573998466644, "shared by static": 0.0012603222596472051, "recent": 4.8651077780251483e-05, "are created along": 0.0012603222596472051, "over component": 0.0010938286999233322, "codesign of embedded": 0.0010504222238299598, "5 6 a": 0.0009115386793221903, "status signals at": 0.0012603222596472051, "by multiplying the": 0.0007606039803610919, "be supported": 0.0005684310178163411, "the target device": 0.0012603222596472051, "design testbed": 0.0011987628346523357, "are static": 0.0014332572093794813, "current version": 0.0006346568887771468, "circuit since the": 0.0010939942309009234, "routing placement": 0.0011987628346523357, "extensions to": 0.0004828785480496115, "as verification partial": 0.0012603222596472051, "and routing such": 0.0012603222596472051, "floorplanning approach in": 0.0012603222596472051, "considered in the": 0.000590454944479647, "model that": 0.00043435606243489287, "used dcstech handles": 0.0012603222596472051, "set must be": 0.0008970785794624274, "that are added": 0.0009889892964609049, "a conventional": 0.000514687826203332, "of abstraction most": 0.0012603222596472051, "it can": 0.0002287095184631312, "signals": 0.0018897635612573156, "location": 0.0005868675464486072, "input": -0.00027034896573294913, "control of routing": 0.0012603222596472051, "logic or routing": 0.0012603222596472051, "designs dynamic": 0.0023975256693046713, "of higher": 0.0005237194163118181, "layout of the": 0.0024188299797773525, "format": 0.0009124329313982292, "array the routing": 0.0012603222596472051, "predictable within": 0.0011987628346523357, "to encourage design": 0.0012603222596472051, "the registers adder": 0.0012603222596472051, "tools support an": 0.0012603222596472051, "their relevant": 0.0010324233805955043, "timing simulation": 0.0037095174519960936, "apply the": 0.0003015761164510682, "the static task": 0.002187988461801847, "for conflicts between": 0.0012603222596472051, "partitioned at an": 0.0012603222596472051, "chaste 13": 0.0011987628346523357, "applied in": 0.00043873330503874856, "any functionality": 0.0011987628346523357, "timing is": 0.0008837406048378573, "by including the": 0.0009275197049123102, "puts x on": 0.0012603222596472051, "focus of": 0.000485794752561028, "of abstraction": 0.005160820810955097, "of such": 0.00017938230634703906, "methods": -0.0004392962198989023, "partition the application": 0.0011553905383997493, "dynamic design domain": 0.0025206445192944103, "tool and": 0.0007166286046897406, "software executable": 0.0011987628346523357, "paper begins by": 0.0010939942309009234, "application into a": 0.0010939942309009234, "functions static design": 0.0025206445192944103, "static circuits will": 0.0012603222596472051, "exact area occupied": 0.0012603222596472051, "257 283": 0.0011987628346523357, "behave": 0.00032290613960015075, "only parts": 0.0010938286999233322, "named dcstech": 0.0023975256693046713, "t": 0, "be": 0, "as possible obviously": 0.0011553905383997493, "split into a": 0.0008401922098815178, "application of sta": 0.0012603222596472051, "originally designed to": 0.0010504222238299598, "in gray indicate": 0.0012603222596472051, "copy otherwise": 0.0005182400661952392, "exclusive tasks is": 0.0012603222596472051, "to this": 0.00013987303040662814, "on embedded computing": 0.000734708787567906, "consist of two": 0.0007917797267296338, "providing an accurate": 0.0011553905383997493, "full citation": 0.0005498932938761612, "circuitry does not": 0.0012603222596472051, "by": 0, "columns occupied by": 0.0012603222596472051, "system often": 0.0009040000538791488, "coexist": 0.0006545140285647947, "these static sub": 0.0012603222596472051, "design also": 0.0009040000538791488, "above only": 0.0008837406048378573, "overwritten for devices": 0.0012603222596472051, "are stored in": 0.0005981722027013829, "drl aware": 0.0023975256693046713, "overlaps these columns": 0.0012603222596472051, "tasks or dynamic": 0.0012603222596472051, "been enhanced in": 0.0012603222596472051, "platforms are": 0.0010938286999233322, "described above allow": 0.0012603222596472051, "bitstreams are": 0.0011987628346523357, "into": -0.008546900042854999, "meet the majority": 0.0012603222596472051, "servers": 0.000276640615528616, "appropriate": -7.849201553269005e-05, "developed this would": 0.0012603222596472051, "of embedded reconfigurable": 0.0023107810767994987, "the technique": 0.0018772728924724104, "apis in": 0.0010938286999233322, "an otherwise": 0.0008221700716529339, "are more": 0.00028801997522155074, "an sdf file": 0.0012603222596472051, "s capabilities": 0.0009040000538791488, "custom": 0.0009300318573506817, "of gates with": 0.0010939942309009234, "occupy": 0.0004963557058680262, "table this": 0.0007369989002178327, "such as a": 0.0005201246158305662, "at 240 ns": 0.0012603222596472051, "reconfigurable computing partial": 0.0012603222596472051, "problems to those": 0.0012603222596472051, "link": 0.00020700088587249807, "needed to": 0.00022751318278376126, "reserved a a": 0.0012603222596472051, "line": -0.00016769882737475254, "considerable": 0.0002548168261130436, "reports on": 0.0014332572093794813, "in support for": 0.0011553905383997493, "pipeline between": 0.0011987628346523357, "up": -0.0010316197315203294, "us": -0.00015869648780074877, "for each coefficient": 0.0011553905383997493, "by combining the": 0.0007006450966371766, "verification": 0.0026783384321898795, "dcstech consists of": 0.0012603222596472051, "for run time": 0.0017941571589248548, "out all": 0.0006986409925743289, "up table": 0.0007882412093874144, "is illustrated": 0.0007698795364202492, "be taken": 0.0003649885962354778, "will need": 0.0004843301746378474, "as designing": 0.0010938286999233322, "a single dynamic": 0.0011553905383997493, "capabilities with": 0.0009888396536561748, "lut i": 0.0011987628346523357, "were applied to": 0.0008401922098815178, "tools if the": 0.0011553905383997493, "computing systems": 0.0005164541867420684, "different dcstech": 0.0011987628346523357, "times in the": 0.0006575778707645514, "codes": 0.0004981585342612883, "sdk provides convenient": 0.0012603222596472051, "names of elements": 0.0011553905383997493, "not to": 0.0006168925017069067, "preventing": 0.00043646448902811354, "bitstream generation techniques": 0.0012603222596472051, "paper begins": 0.0009888396536561748, "3 1i modular": 0.0012603222596472051, "task b floorplan": 0.0025206445192944103, "revision": 0.0010784660084130835, "of translating": 0.0008100038324457161, "elements": -7.456177950354757e-06, "is therefore": 0.0006875128177047176, "files that describe": 0.0012603222596472051, "to be performed": 0.000532712229689126, "reconfiguration takes": 0.0011987628346523357, "sides": 0.0002548168261130436, "verifies the": 0.0007103965637748345, "time reconfigurable designs": 0.0025206445192944103, "s supporting": 0.0010938286999233322, "surrounding the dynamic": 0.0012603222596472051, "at the xilinx": 0.0012603222596472051, "unknown although it": 0.0012603222596472051, "dcstech itself": 0.0011987628346523357, "valid connection": 0.0011987628346523357, "its static circuitry": 0.0012603222596472051, "ports in it": 0.0012603222596472051, "extensibility": 0.001963542085694384, "dynamic system": 0.006227366641375089, "monterey": 0.0004501327163255416, "consequences of such": 0.0010939942309009234, "code": 3.5683828419581296e-05, "partial": 0.0009772503432662661, "techniques presented": 0.0006986409925743289, "results": -0.003086289292296534, "design environments have": 0.0012603222596472051, "existing": 0.00029460678017733494, "illustrated": 0.00023678104846704636, "at a higher": 0.002233647514752478, "any fpga and": 0.0012603222596472051, "2 design": 0.0008498670143238875, "s dynamic to": 0.0012603222596472051, "apr tools for": 0.0012603222596472051, "produce dcsim": 0.0011987628346523357, "sdf information": 0.0035962885039570068, "bounding box loc": 0.0012603222596472051, "future work the": 0.0007497163675713385, "the placement of": 0.0007167370533284649, "circuit s": 0.0016707814239270316, "reconfigurable fpgas the": 0.0012603222596472051, "care must": 0.0006775160109280062, "process by instantiating": 0.0012603222596472051, "layout other": 0.0011987628346523357, "a domain converter": 0.0012603222596472051, "been placed within": 0.0012603222596472051, "we provide an": 0.0006968714064467358, "tasks floorplan": 0.0023975256693046713, "the hierarchy entries": 0.0012603222596472051, "results tools such": 0.0012603222596472051, "resources": 0.001307534340683915, "way that dynamic": 0.0012603222596472051, "components generated by": 0.0012603222596472051, "different architectures": 0.0007882412093874144, "set provided": 0.0009273793629990234, "to produce new": 0.0010504222238299598, "irvine a design": 0.0012603222596472051, "after apr the": 0.003780966778941616, "reconfigurable synthesis or": 0.0012603222596472051, "major changes": 0.0010324233805955043, "10 task and": 0.0012603222596472051, "its mutex": 0.0011987628346523357, "loaded should be": 0.0012603222596472051, "cad tool support": 0.0012603222596472051, "modern cad tools": 0.0012603222596472051, "noted in section": 0.0008401922098815178, "using the dcs": 0.0025206445192944103, "set component": 0.0010938286999233322, "of creating such": 0.0012603222596472051, "fig 5 with": 0.001016616933266297, "lines or by": 0.0011553905383997493, "b the": 0.0002399971121209285, "for algorithmic reasons": 0.0012603222596472051, "backannotated the": 0.0011987628346523357, "to achieve": 0.00024273408493372104, "file and": 0.0006309550577133789, "the result": 0.0002733058868421935, "wire or buffer": 0.0012603222596472051, "placement information": 0.0011987628346523357, "and invade reserved": 0.0012603222596472051, "dynamic task must": 0.0025206445192944103, "a design": 0.001599862589999518, "section 9 before": 0.0012603222596472051, "netlists have": 0.0011987628346523357, "lower levels": 0.0006930828734325128, "device damage the": 0.0012603222596472051, "of each mutex": 0.0012603222596472051, "design floorplan": 0.004795051338609343, "under which": 0.0004771969108056833, "clearly the": 0.00038739241212923956, "the bitstreams": 0.0021876573998466644, "this comprises": 0.0011987628346523357, "implementation challenges drl": 0.0012603222596472051, "files the names": 0.0012603222596472051, "of dynamic design": 0.0025206445192944103, "multiplication factors": 0.0011987628346523357, "reconfiguration otherwise device": 0.0012603222596472051, "a language for": 0.0007167370533284649, "for dcstech is": 0.0012603222596472051, "useful in bitstream": 0.0012603222596472051, "logic resource": 0.0011987628346523357, "four multipliers": 0.0035962885039570068, "and written to": 0.001016616933266297, "area of current": 0.0011553905383997493, "and their placement": 0.0012603222596472051, "simplifies the conversion": 0.0012603222596472051, "such a": 0.0001758298933088937, "manual process the": 0.0012603222596472051, "table 1 methods": 0.0012603222596472051, "the terminal": 0.0033397259958988564, "assigned the": 0.0005393145949168167, "created along": 0.0011987628346523357, "rif vhdl dynamic": 0.0025206445192944103, "which is a": 0.00033870260554756096, "different architectures as": 0.0012603222596472051, "tool might": 0.0011987628346523357, "as these tools": 0.0012603222596472051, "sub design": 0.0023975256693046713, "ctr": -0.0002729952337375922, "is structural within": 0.0012603222596472051, "and vital vhdl": 0.0012603222596472051, "dcstech to other": 0.0012603222596472051, "at this": 0.0008218263370378313, "partial configurations the": 0.0012603222596472051, "resulting": -0.00019116631170875117, "entity of": 0.0009550211543581351, "dcstech versions reconfiguration": 0.0012603222596472051, "makes": -4.28190392465473e-05, "involves": 0.0001969885209147363, "writing out": 0.0009273793629990234, "with dcstech 4": 0.0012603222596472051, "fpga platform s": 0.0012603222596472051, "at xilinx inc": 0.0012603222596472051, "routing should then": 0.0025206445192944103, "effect the": 0.0005980816939704552, "to match": 0.0009199506658652591, "5 circuit": 0.0010324233805955043, "standard virtex": 0.0011987628346523357, "to remove unconnected": 0.0012603222596472051, "to use": 0.0001253427835226737, "prohibiting": 0.0008497384414019018, "possibly device": 0.0011987628346523357, "tools": 0.006435332091469452, "a result those": 0.0011553905383997493, "instantiation": 0.0008729289780562271, "the netlists": 0.0011987628346523357, "constraints described": 0.0008837406048378573, "one of the": 0.00018043076993893474, "location ranges to": 0.0012603222596472051, "are predictable within": 0.0012603222596472051, "strategy used to": 0.0009115386793221903, "_ real imag": 0.0012603222596472051, "a previously": 0.0006072405131469267, "fee provided that": 0.000602177610316584, "factor in the": 0.0006665068467930844, "a gate": 0.0006986409925743289, "the exact": 0.0008582597021160637, "both the": 0.00015306414157640792, "the physical bounding": 0.0012603222596472051, "affected fpga": 0.0011987628346523357, "occurred": 0.00028700756200996687, "of the dcstech": 0.0012603222596472051, "dcsim the": 0.0011987628346523357, "must be large": 0.0008970785794624274, "be large enough": 0.0007550636042614705, "load sections of": 0.0012603222596472051, "a figure 1": 0.0007167370533284649, "to terminal components": 0.0012603222596472051, "to other dynamically": 0.0012603222596472051, "portability": 0.0009927114117360524, "this": 0, "challenge": 0.0003062604787438439, "_ where p_real": 0.0012603222596472051, "is possible to": 0.00033129522579811074, "and tasks": 0.0008221700716529339, "must be included": 0.002466883476189879, "within all": 0.0009550211543581351, "a wire or": 0.0011553905383997493, "bitstream access": 0.0023975256693046713, "tools ranging from": 0.0012603222596472051, "original sdf": 0.0011987628346523357, "capabilities available with": 0.0012603222596472051, "the mutex set": 0.0050412890385888205, "process": -0.002805637022078252, "lock": 0.0026453908219684578, "or to coexist": 0.0012603222596472051, "ends of the": 0.0007606039803610919, "high": -0.0002480612598895155, "logic array by": 0.0012603222596472051, "production many of": 0.0012603222596472051, "libraries new": 0.0011987628346523357, "the resulting": 0.0003072506146751742, "specified zone": 0.0011987628346523357, "and back annotation": 0.0012603222596472051, "two complex": 0.0009888396536561748, "imag _ _": 0.0012603222596472051, "indicates the dynamic": 0.0012603222596472051, "steps have been": 0.0009656247980412257, "co design testbed": 0.0012603222596472051, "to other architectures": 0.003466171615199248, "configuration controller synthesis": 0.0012603222596472051, "extensible to other": 0.003466171615199248, "for profit or": 0.0006042192658059323, "tool may": 0.0009550211543581351, "be overwritten for": 0.0011553905383997493, "for the reconfiguration": 0.0011553905383997493, "bitstream access support": 0.0012603222596472051, "other mutex": 0.0023975256693046713, "any column": 0.0008498670143238875, "that perform": 0.0006041278421010139, "to a place": 0.0009889892964609049, "automated support for": 0.0009275197049123102, "control circuit": 0.0010324233805955043, "allow": -0.0006730349305052206, "higher level": 0.0018655559333675795, "information format rif": 0.0012603222596472051, "produces": 0.0002196481099494512, "store information such": 0.0012603222596472051, "produced": 0.0007757605258538944, "path through": 0.0006104161958166735, "be easily produced": 0.0012603222596472051, "fdcs used": 0.0011987628346523357, "are not altered": 0.0019779785929218098, "sdf timing": 0.0011987628346523357, "e g faster": 0.0012603222596472051, "exists to indicate": 0.0012603222596472051, "read a": 0.0006679451991797713, "to port them": 0.0011553905383997493, "the design of": 0.0007917666835737169, "or partial configurations": 0.0012603222596472051, "designer absolute": 0.0011987628346523357, "requires prior": 0.0005255880520084362, "exceeding the": 0.0007784208301718861, "designs": 0.006387030519787604, "bitstream conversion": 0.0011987628346523357, "annotation side where": 0.0012603222596472051, "figure 1 between": 0.0012603222596472051, "outlined": 0.0011176677063814496, "the original dcstech": 0.0012603222596472051, "bitstream original version": 0.0025206445192944103, "disrupted": 0.0007603738429994092, "partial reconfigurations the": 0.0012603222596472051, "is required to": 0.00045346449835648287, "highlighted in": 0.0016443401433058678, "out many of": 0.0011553905383997493, "architecture the": 0.0004828785480496115, "reconfigurable datapath": 0.0010938286999233322, "inadequacies this paper": 0.0012603222596472051, "as jhdl": 0.0011987628346523357, "in the example": 0.0004903428588763548, "be valuable as": 0.0012603222596472051, "when the component": 0.0010504222238299598, "by instantiating the": 0.0009275197049123102, "subset": 1.8000112412358333e-05, "and configuration controller": 0.0012603222596472051, "configurations and reduces": 0.0012603222596472051, "one reserved area": 0.0012603222596472051, "thought of": 0.0004650862896873965, "a fee fpga": 0.0011553905383997493, "compliant vhdl": 0.0011987628346523357, "an advantage": 0.0005709081028480269, "static": 0.006778275526147018, "produce back": 0.0011987628346523357, "this time the": 0.0007254606647946002, "calculated as": 0.0005684310178163411, "design tool capabilities": 0.0012603222596472051, "with sdf": 0.0010938286999233322, "stage may be": 0.0011553905383997493, "ccms for": 0.0011987628346523357, "existing circuitry on": 0.0012603222596472051, "operates on synthesised": 0.0012603222596472051, "area for": 0.0006203487278858702, "a backannotated timing": 0.0012603222596472051, "the rtl and": 0.0012603222596472051, "describe its": 0.0008498670143238875, "republish to post": 0.000588583301363476, "relevant timing information": 0.0025206445192944103, "more difficult to": 0.0005813112148870649, "dcstech while section": 0.0012603222596472051, "to alter logic": 0.0012603222596472051, "methodology outlined in": 0.0011553905383997493, "by static": 0.0007604888942693442, "domain the": 0.0005274786320149591, "series configuration": 0.0011987628346523357, "estimates are": 0.0005684310178163411, "deals with all": 0.0010939942309009234, "switches the": 0.0008221700716529339, "specific permission and": 0.0006042192658059323, "xc6200 architecture": 0.0011987628346523357, "outputs during this": 0.0012603222596472051, "of file formats": 0.0012603222596472051, "reconfiguration interval the": 0.0012603222596472051, "each block is": 0.0009115386793221903, "order to": 0.0003421478644575945, "challenges drl is": 0.0012603222596472051, "routing should": 0.0021876573998466644, "could": -0.0009249847359301926, "which the designer": 0.0010504222238299598, "to copy otherwise": 0.0005813112148870649, "tool named": 0.0019776793073123496, "assumed": 1.1845817006619936e-05, "retarget the static": 0.0012603222596472051, "for personal": 0.000514687826203332, "similarly fig 7": 0.0012603222596472051, "imaginary parts": 0.0007882412093874144, "file a waveform": 0.0012603222596472051, "vhdl domain conversion": 0.0012603222596472051, "are not replicated": 0.0011553905383997493, "to specify designs": 0.0012603222596472051, "and virtex": 0.0011987628346523357, "efficient prediction of": 0.0012603222596472051, "and dynamic": 0.0009571980770954168, "constraints reserving areas": 0.0012603222596472051, "incomplete connectivity": 0.0011987628346523357, "system as a": 0.0007045133897188882, "to ccm": 0.0011987628346523357, "used the designer": 0.0012603222596472051, "contention for example": 0.0012603222596472051, "xilinx xc6200 jbits": 0.0012603222596472051, "reside on the": 0.0009889892964609049, "but this": 0.00031060921929775524, "through the circuit": 0.0011553905383997493, "allowing multiplication": 0.0011987628346523357, "error since": 0.0008353907119635158, "p_real p_imag x_real": 0.0025206445192944103, "system": -0.00578496187113542, "to produce partial": 0.0011553905383997493, "fpga if": 0.0011987628346523357, "table 1 these": 0.001016616933266297, "x_real and": 0.0011987628346523357, "support other dynamically": 0.0012603222596472051, "used as part": 0.0009115386793221903, "a time": 0.0002690087940982977, "the array reserve": 0.0012603222596472051, "estimates of their": 0.0011553905383997493, "circuits being removed": 0.0012603222596472051, "synthesis for": 0.0005980816939704552, "this step": 0.0004478438892915612, "active the consequences": 0.0012603222596472051, "for fpga": 0.0009888396536561748, "to ensure that": 0.00038204529627623463, "the reconfiguration zone": 0.0012603222596472051, "allowing multiplication by": 0.0012603222596472051, "to standard c": 0.0012603222596472051, "take advantage of": 0.0004903428588763548, "follows imag imag": 0.0012603222596472051, "the timing data": 0.0012603222596472051, "from and written": 0.0011553905383997493, "type of design": 0.0012603222596472051, "gate level version": 0.0012603222596472051, "to apply standard": 0.0012603222596472051, "optimisations such": 0.0011987628346523357, "approach was used": 0.0008401922098815178, "describing the systems": 0.0012603222596472051, "dynamic task otherwise": 0.0012603222596472051, "a further optimization": 0.0012603222596472051, "clearly": -3.035865286870667e-05, "their mutex": 0.0011987628346523357, "configures a subset": 0.0012603222596472051, "two clock edges": 0.0012603222596472051, "driven temporal floorplanning": 0.0012603222596472051, "necessary step to": 0.0012603222596472051, "build a simulation": 0.0011553905383997493, "dcstech versions": 0.0011987628346523357, "mechanism": 0.00044930241883355324, "design at lower": 0.0012603222596472051, "the performance of": 0.00029034292445229403, "the connectivity": 0.0006589311008636603, "access support for": 0.0012603222596472051, "50 ns is": 0.0012603222596472051, "it does not": 0.0003210815963818851, "signal would be": 0.0012603222596472051, "terminal components can": 0.0012603222596472051, "can exceed": 0.0008658640011481852, "based interface": 0.0007987355510232498, "therefore to support": 0.0012603222596472051, "the deactivate": 0.0011987628346523357, "static design domain": 0.0025206445192944103, "processing before they": 0.0012603222596472051, "illustrated in": 0.00032470139474597944, "the circuit": 0.002760479066838044, "device": 0.0048483395095498755, "summarized in table": 0.0006310505412269554, "to logic placement": 0.0012603222596472051, "offending lines": 0.0011987628346523357, "saving area and": 0.0012603222596472051, "gives two": 0.0008658640011481852, "placement": 0.0032641448443760674, "more than": 0.00012768188547560716, "prior to": 0.0004028730257263509, "enhance its capabilities": 0.0012603222596472051, "sides of": 0.0004502008253762794, "the coefficients": 0.00045139183862366264, "required layouts": 0.0011987628346523357, "10 j12 which": 0.0012603222596472051, "its own": 0.0003068395029635201, "time reconfigurable": 0.0019776793073123496, "concurrently the": 0.0008100038324457161, "set of capabilities": 0.002187988461801847, "line connected to": 0.0012603222596472051, "a bidirectional routing": 0.0011553905383997493, "terminate": 0.0005999570640022072, "to be altered": 0.0011553905383997493, "this was because": 0.0010504222238299598, "errors in operation": 0.0025206445192944103, "the target": 0.0006836512402821181, "unconnected": 0.0015207476859988183, "the control of": 0.0007006450966371766, "it is": 1.5350438964740168e-05, "tools however": 0.0009888396536561748, "connectivity with the": 0.0010939942309009234, "these files were": 0.0011553905383997493, "simplicity a": 0.0008658640011481852, "should": -0.002080722319999699, "terminal": 0.006416369129010196, "domain one of": 0.0012603222596472051, "advantage of device": 0.0012603222596472051, "software codesign": 0.0014462470852206174, "have useful properties": 0.0012603222596472051, "of static": 0.0021099145280598364, "of all or": 0.0006193071811522778, "ability to generate": 0.0009115386793221903, "available for": 0.0011926780365151479, "handle": 0.00010437035996354591, "bbox attribute assigns": 0.0012603222596472051, "means": -0.00027219698719379713, "fpga itself dynamic": 0.0012603222596472051, "stray routing": 0.0011987628346523357, "the verification": 0.0005635899853907491, "dcstech was": 0.0011987628346523357, "these bitstreams": 0.0011987628346523357, "settings lock hanging": 0.0012603222596472051, "and routed circuits": 0.0012603222596472051, "areas can be": 0.0011553905383997493, "to optimize": 0.0004466777203871613, "fig 8": 0.000917443508257745, "virtex dependent functions": 0.0025206445192944103, "level are": 0.0006775160109280062, "use of a": 0.00042875504601334993, "the form": 0.00016274118813257434, "section 2 before": 0.0011553905383997493, "a combination": 0.0004037746094534512, "specifying a": 0.0006104161958166735, "compiler jhdl an": 0.0012603222596472051, "ranges to be": 0.0025206445192944103, "the placement": 0.0012273150888028063, "of mutually exclusive": 0.0009656247980412257, "shows evidence": 0.0010324233805955043, "contribute timing": 0.0011987628346523357, "structural level are": 0.0012603222596472051, "path and": 0.0004828785480496115, "possible to": 0.00016946326204190325, "into valid partial": 0.0012603222596472051, "behind dcstech while": 0.0012603222596472051, "functions useful": 0.0011987628346523357, "other devices research": 0.0012603222596472051, "that it does": 0.0006105085711489703, "should be increased": 0.0010939942309009234, "vectors these": 0.0009888396536561748, "configures": 0.0007986147135722628, "vital compliant simulation": 0.0012603222596472051, "wire": 0.0009990515946397835, "tools supporting": 0.0010938286999233322, "post apr": 0.0011987628346523357, "replaces the": 0.0006041278421010139, "the extended": 0.0014110789199349098, "the static design": 0.003780966778941616, "bounding box": 0.008100038324457161, "ends": 0.001559139029114372, "input is": 0.0004964308088648288, "with efficient": 0.0007691926383539699, "software co design": 0.0026151740340304382, "by their": 0.00041789387955814536, "sdk includes": 0.0011987628346523357, "changes were required": 0.0012603222596472051, "independent and the": 0.0009275197049123102, "a real _": 0.0012603222596472051, "configuration": 0.007150246851177383, "but would": 0.0007103965637748345, "the fpga and": 0.0011553905383997493, "no mechanism": 0.0018547587259980468, "affect circuit performance": 0.0011553905383997493, "the timing": 0.0036531054349944825, "allow the": 0.0013082199998390922, "with most": 0.0007103965637748345, "design for each": 0.0010939942309009234, "datapath or": 0.0010938286999233322, "difficult to estimate": 0.0008604731180411529, "co": 0.0007545602440611416, "components while the": 0.0011553905383997493, "hierarchy entries in": 0.0012603222596472051, "the dynamic system": 0.004621562153598997, "to redistribute to": 0.000590454944479647, "the routing": 0.004471137507545024, "8 the input": 0.0012603222596472051, "ucf": 0.0010936632190307566, "optimizations at": 0.0009550211543581351, "transactions on very": 0.0007445491715841594, "of attribute": 0.00068253283500028, "hierarchy entries": 0.0011987628346523357, "bitstreams the": 0.0010938286999233322, "bitstreams these": 0.0011987628346523357, "therefore includes": 0.0010938286999233322, "drl design": 0.011987628346523357, "which makes up": 0.0010939942309009234, "allowing the": 0.0013577741520735952, "mechanism is": 0.0004843301746378474, "are connected to": 0.0006518982781570267, "apr tools as": 0.0012603222596472051, "dcstech register": 0.0011987628346523357, "switches although": 0.0011987628346523357, "to control routing": 0.0011553905383997493, "consumed by reconfigurations": 0.0012603222596472051, "reconfiguration information": 0.004795051338609343, "they would blank": 0.0012603222596472051, "large areas of": 0.0010939942309009234, "estimated approximately": 0.0011987628346523357, "the smallest": 0.00027123697007722775, "circuits and smaller": 0.0012603222596472051, "diagram of": 0.000554329194451452, "open file": 0.0009888396536561748, "analysis sta is": 0.0012603222596472051, "functionality while accepting": 0.0012603222596472051, "how partial configuration": 0.0012603222596472051, "overview of": 0.0003300384681479465, "codesign": 0.001195982425249845, "co design": 0.0023962066530697494, "is calculated as": 0.0007445491715841594, "the set of": 0.0003911406079605203, "hardware": 0.002237757193111031, "partial bitstream": 0.004795051338609343, "prediction of quality": 0.0012603222596472051, "other devices": 0.0009888396536561748, "a rapid": 0.0007299047590392008, "to dynamic": 0.0024546301776056127, "third party cad": 0.0012603222596472051, "9 pebble 10": 0.0012603222596472051, "dynamic circuit": 0.0032814860997699966, "that overlaps these": 0.0012603222596472051, "bitstreams must": 0.0023975256693046713, "of producing partial": 0.0012603222596472051, "architecture considerable effort": 0.0012603222596472051, "sets are": 0.0004502008253762794, "timing can be": 0.0023107810767994987, "vhdl place and": 0.0012603222596472051, "highlighted": 0.0009927114117360524, "changes were": 0.0008353907119635158, "concept of terminals": 0.0012603222596472051, "be included": 0.001484605026964031, "of circuitry the": 0.0012603222596472051, "not port well": 0.0012603222596472051, "to accommodate any": 0.0010504222238299598, "all the existing": 0.0010504222238299598, "it acts": 0.0008100038324457161, "a series": 0.000368657023211084, "file to": 0.001420793127549669, "design lava": 0.0011987628346523357, "and this is": 0.000562882478706567, "abstraction therefore the": 0.0012603222596472051, "architectures": 0.0013390096956896668, "computing partial run": 0.0012603222596472051, "locations terminal": 0.0011987628346523357, "original design dcstech": 0.0012603222596472051, "apply the sdf": 0.0012603222596472051, "transactions on": 0.00033951791836420603, "has been enhanced": 0.0009656247980412257, "imaginary part": 0.0008100038324457161, "the information graphically": 0.0012603222596472051, "and automatic configuration": 0.0012603222596472051, "columns the smallest": 0.0012603222596472051, "domain converter": 0.0011987628346523357, "this presents": 0.0008498670143238875, "355": 0.0005565101339770819, "command": 0.00039065739578097633, "simulate the circuit": 0.0025206445192944103, "an alternative": 0.0002939327623845896, "lava 11": 0.0011987628346523357, "added netlist conversion": 0.0012603222596472051, "implementation steps": 0.0010938286999233322, "modules that can": 0.0011553905383997493, "that are not": 0.00038966045607373304, "a complex": 0.00044209229144039097, "considerable effort": 0.0008658640011481852, "indicate the configuration": 0.0011553905383997493, "is the": 3.070060386400523e-06, "to generate a": 0.0005250422047637048, "some iteration may": 0.0011553905383997493, "research the design": 0.0012603222596472051, "domain transforms performed": 0.0012603222596472051, "of an": 5.5660620134869406e-05, "of as": 0.00040559192926645655, "of advantages": 0.0008353907119635158, "can reside": 0.0008658640011481852, "logic hardware software": 0.0012603222596472051, "example to": 0.000401976089365338, "completely configure": 0.0011987628346523357, "tools support": 0.0010324233805955043, "represented as": 0.0003599744571875829, "can use to": 0.001016616933266297, "increased": 0.00012403062994475772, "timing analysis regardless": 0.0012603222596472051, "connection between": 0.0004744279340186337, "system operation is": 0.0012603222596472051, "share physical": 0.0010938286999233322, "well as": 0.00013029791372357014, "systems the": 0.0006612816468060025, "increases": 3.1688063272156644e-05, "compliant designs if": 0.0012603222596472051, "no task is": 0.0011553905383997493, "the cad environment": 0.0012603222596472051, "bounding box for": 0.0010504222238299598, "apply standard": 0.0010324233805955043, "converted into": 0.0005393145949168167, "technique does not": 0.0008062766599257841, "terminal components have": 0.0012603222596472051, "input to standard": 0.0012603222596472051, "component used to": 0.0012603222596472051, "produce a": 0.00036068235040437194, "replacement": 0.0003160758831862045, "logic which": 0.0008100038324457161, "terminal components": 0.015583916850480361, "example complex": 0.0011987628346523357, "virtex family and": 0.0012603222596472051, "array a": 0.0006504117990663544, "model further": 0.0008658640011481852, "the jbits sdk": 0.003780966778941616, "as discussed": 0.00035440800248866787, "technique involves": 0.0009040000538791488, "constraint locating": 0.0011987628346523357, "new dynamic task": 0.0012603222596472051, "will be": 0.00013788636934640176, "converted back to": 0.0011553905383997493, "design representations to": 0.0012603222596472051, "in dynamic": 0.0005659920394420527, "set zone is": 0.0012603222596472051, "the same place": 0.0008838743428228508, "it allows the": 0.0014169624028165678, "a lot of": 0.0005007478650525763, "during synthesis and": 0.0011553905383997493, "dcstech requires only": 0.0012603222596472051, "does": -0.0022626145665795238, "into constant": 0.0011987628346523357, "modification via": 0.0011987628346523357, "connections between the": 0.0008062766599257841, "not only does": 0.0008309810818175975, "schedule": 0.00029388829449315465, "model dcstechdcstech": 0.0011987628346523357, "not accept": 0.0008498670143238875, "by locating": 0.0009040000538791488, "resources in": 0.0005812232573723295, "imaginary": 0.0009927114117360524, "task locations can": 0.0012603222596472051, "stage": 0.0007652049256266867, "over component placement": 0.0012603222596472051, "to structural": 0.0008353907119635158, "overall system to": 0.0012603222596472051, "along with sdf": 0.0012603222596472051, "pebble also includes": 0.0012603222596472051, "columns must": 0.0009888396536561748, "used dcstech": 0.0011987628346523357, "design floorplan of": 0.0050412890385888205, "software": 0.0003371726387144553, "only apply": 0.0007784208301718861, "alliance": 0.0009886900561291464, "15 9": 0.0008221700716529339, "included": 0.0003057390033260987, "simulation model making": 0.0012603222596472051, "by the mutex": 0.0012603222596472051, "into the use": 0.0025206445192944103, "computing machines ccms": 0.0012603222596472051, "components while": 0.0008837406048378573, "characterized by their": 0.0009656247980412257, "file can": 0.0008100038324457161, "factors of": 0.0005413750784394999, "applied is": 0.0009273793629990234, "reconfigurations they": 0.0011987628346523357, "copies bear this": 0.000638545354899532, "fpga series a": 0.0012603222596472051, "tools since new": 0.0012603222596472051, "timing model dcstech": 0.0012603222596472051, "function": -0.0002372565380551408, "in addition it": 0.0006727584921555125, "tools and": 0.0015881750861880027, "and smaller reconfiguration": 0.0012603222596472051, "overlapping": 0.00026676333839793147, "assigns a": 0.0006309550577133789, "and compilers for": 0.0010504222238299598, "higher level of": 0.002355048035339326, "evident": 0.0003516337145564039, "constraints described above": 0.0012603222596472051, "all that": 0.0005393145949168167, "log file contains": 0.0011553905383997493, "this level": 0.0016118408663513119, "place by identically": 0.0012603222596472051, "placed": 0.0017615465921005475, "a diagram of": 0.000871724678010146, "problem": -0.0027113366357541615, "the optimal": 0.0002822735117699026, "future work": 0.0012555966192056454, "components are": 0.0013400331611614837, "produced one reserved": 0.0012603222596472051, "were specified at": 0.0012603222596472051, "then sdf information": 0.0012603222596472051, "contribute": 0.0005938206358670271, "are cross reference": 0.0012603222596472051, "a design management": 0.0012603222596472051, "files has": 0.0010938286999233322, "on servers": 0.0005255880520084362, "be checked": 0.0004887637439126216, "terminate hanging nets": 0.0025206445192944103, "formats including": 0.0011987628346523357, "inc": 0.00028700756200996687, "enables back annotated": 0.0012603222596472051, "variety": 0.00027006663093008814, "timing issues": 0.0009888396536561748, "by reviewing": 0.0008353907119635158, "characterized by": 0.00038987958829491955, "at the same": 0.0006553950955336806, "j12status": 0.002187326438061513, "details": -2.0201420971939882e-05, "on hanging signals": 0.0012603222596472051, "dynamic tasks before": 0.0012603222596472051, "the tool remain": 0.0012603222596472051, "both hanging ends": 0.0012603222596472051, "compilers include": 0.0010938286999233322, "this problem": 0.0005299298731190331, "simulation to verify": 0.0011553905383997493, "the size": 0.00015194471239174387, "timing analysis sta": 0.0025206445192944103, "ensure that": 0.0005353660137625345, "describe the systems": 0.0011553905383997493, "motomura": 0.002187326438061513, "reconfigurable fpgas should": 0.0012603222596472051, "number multiplier as": 0.0012603222596472051, "pebble modelling and": 0.0012603222596472051, "to specify": 0.0006966822839263545, "that ensures that": 0.0008604731180411529, "sub designs deals": 0.0012603222596472051, "boxes and invade": 0.0012603222596472051, "solution reserving areas": 0.0012603222596472051, "simply by": 0.0005061340170174989, "operation the": 0.0009461213526600734, "bitstream generation which": 0.0012603222596472051, "largest task": 0.0010938286999233322, "which are common": 0.001016616933266297, "faced with": 0.00068253283500028, "swappable": 0.0010936632190307566, "systems using the": 0.0018230773586443807, "permission to make": 0.000590454944479647, "must take account": 0.0010939942309009234, "a reconfigure if": 0.0012603222596472051, "dynamic multipliers": 0.0011987628346523357, "conventional computer programming": 0.0012603222596472051, "and imaginary parts": 0.0008838743428228508, "5 and 6": 0.0004893378901079504, "have ports in": 0.0012603222596472051, "reserved zones": 0.0011987628346523357, "and presenting the": 0.0011553905383997493, "of area": 0.0007166286046897406, "to retarget the": 0.0025206445192944103, "are locked in": 0.0012603222596472051, "components locking": 0.0011987628346523357, "summarized": 0.0004775958750118406, "their placement information": 0.0012603222596472051, "with the following": 0.00045346449835648287, "used to ensure": 0.0007988564250473151, "ensures that they": 0.0011553905383997493, "dcstech supported": 0.0011987628346523357, "require long": 0.0010324233805955043, "b introduction": 1.3385299331549008e-05, "logic systems": 0.0029665189609685244, "2 5": 0.00024352215349282802, "290": 0.0005476379096258676, "changes described": 0.0010324233805955043, "original version this": 0.002187988461801847, "bitstreams may be": 0.0012603222596472051, "components the areas": 0.0012603222596472051, "new hdl": 0.0011987628346523357, "of industry": 0.0011987628346523357, "configurations need": 0.0011987628346523357, "is placed into": 0.0009656247980412257, "of multiplication by": 0.0011553905383997493, "machines": 0.00014638184966137756, "march mahmoud": 0.0011987628346523357, "connecting the routes": 0.0012603222596472051, "compliant designs": 0.0011987628346523357, "reasons a set": 0.0012603222596472051, "the form of": 0.0003799282747121762, "15 which": 0.000654613062310984, "above": -0.0011958022313016646, "which blanks out": 0.0012603222596472051, "a variety of": 0.0007474478600249919, "are typically flat": 0.0012603222596472051, "other mutex sets": 0.0025206445192944103, "logic which suffices": 0.0012603222596472051, "and is": 9.246264415454597e-05, "complete new": 0.0009888396536561748, "components locking the": 0.0012603222596472051, "for a particular": 0.0005084481954791985, "component any": 0.0010938286999233322, "both sides of": 0.0006170607511963861, "revision to": 0.0010938286999233322, "designed to": 0.000679829210574369, "static parts of": 0.0010504222238299598, "set up and": 0.0009115386793221903, "need to retarget": 0.0012603222596472051, "and in": 0.00021818580963405067, "obtained": -0.00016973327704001794, "is dependent on": 0.0006042192658059323, "overwrite each other": 0.0011553905383997493, "and routing should": 0.0012603222596472051, "dynamic circuits": 0.0011987628346523357, "circuits consist": 0.0010938286999233322, "sets the": 0.000419866978665178, "the four multiplier": 0.0012603222596472051, "mechanism is another": 0.0012603222596472051, "a dynamic": 0.0044217369830187175, "at an": 0.0008437261034273708, "logic within": 0.0009888396536561748, "verification approach that": 0.0012603222596472051, "each task in": 0.0009115386793221903, "and p_imag after": 0.0012603222596472051, "converter between the": 0.0012603222596472051, "coefficient is dependent": 0.0012603222596472051, "the addition of": 0.0004883390513918244, "xilinx xc6200": 0.0032814860997699966, "for each task": 0.0007785386299343213, "and verify virtex": 0.0012603222596472051, "is captured in": 0.0008309810818175975, "although the isolation": 0.0012603222596472051, "as dcstech dcstech": 0.0012603222596472051, "removed and": 0.000642335163058496, "with several": 0.0004964308088648288, "the design it": 0.0011553905383997493, "to configure": 0.0007987355510232498, "example in": 0.00022899146310355773, "interval to prevent": 0.0012603222596472051, "such a structural": 0.0011553905383997493, "reports on the": 0.0008838743428228508, "includes all logic": 0.0012603222596472051, "interfaces with": 0.0007369989002178327, "functions that perform": 0.0012603222596472051, "with the xilinx": 0.0012603222596472051, "partitioning process is": 0.0012603222596472051, "supported by": 0.00022025575745033014, "programming they do": 0.0012603222596472051, "bounding boxes": 0.0008498670143238875, "registers to terminate": 0.0012603222596472051, "to connect": 0.0006010756860887834, "routed circuits the": 0.0012603222596472051, "the application of": 0.00041407703965933815, "line as": 0.0006775160109280062, "level designs": 0.0009888396536561748, "for sdf": 0.0010938286999233322, "been developed": 0.0003754545784944821, "system custom": 0.0011987628346523357, "foundation tools": 0.0011987628346523357, "the outputs": 0.000561223727484322, "this increases": 0.0006986409925743289, "vhdl netlist for": 0.0012603222596472051, "design in 7": 0.0012603222596472051, "portability of": 0.0007691926383539699, "designer assigns": 0.0011987628346523357, "work": -0.0042687599222332425, "circuit specialisation by": 0.0012603222596472051, "drl design methods": 0.0012603222596472051, "designs on which": 0.0012603222596472051, "by altering": 0.0007691926383539699, "increases the": 0.00031334696726136594, "with rloc": 0.0011987628346523357, "existing work": 0.0015974711020464996, "with several third": 0.0012603222596472051, "indicated": 0.0001769195675093377, "are intended": 0.0012768974747090656, "indicates": 4.595516969290818e-05, "the complex": 0.0009835751119776602, "abstractions above the": 0.0012603222596472051, "support an option": 0.0012603222596472051, "model dcstech dynamic": 0.0012603222596472051, "changes which": 0.0008837406048378573, "as jbits": 0.0011987628346523357, "standard hdl": 0.0011987628346523357, "provide": -0.00042736415257325146, "verify": 0.0005274256561230923, "will mean that": 0.0010939942309009234, "design while": 0.0019100423087162702, "typing in command": 0.0012603222596472051, "generally have": 0.0008100038324457161, "existing circuitry": 0.0023975256693046713, "system operation": 0.0008658640011481852, "major similarities between": 0.0012603222596472051, "allows designers to": 0.0010939942309009234, "after": -0.0027667208948908527, "active at": 0.0006775160109280062, "so some": 0.0007784208301718861, "have unpredictable names": 0.0012603222596472051, "file format or": 0.0012603222596472051, "the timing of": 0.0016125533198515683, "6 a structural": 0.0012603222596472051, "but structural components": 0.0012603222596472051, "placed within the": 0.0021008444476599197, "process the": 0.0014148957795701424, "coefficient supported": 0.0011987628346523357, "for this": 0.0002516354935100645, "the generation": 0.0004550165947520394, "is applied": 0.0006447527636593401, "of weakness": 0.0011987628346523357, "locking the ends": 0.0012603222596472051, "logic mapping": 0.0011987628346523357, "of the tools": 0.000871724678010146, "all the routing": 0.0010504222238299598, "controllers for dynamically": 0.0025206445192944103, "8 a": 0.0004074284782900614, "order": -0.0017285750113285828, "a suitable": 0.0007478432140586958, "static logic or": 0.0012603222596472051, "can exceed their": 0.0012603222596472051, "the circuit this": 0.0009656247980412257, "layouts however as": 0.0012603222596472051, "to damage to": 0.0012603222596472051, "nets": 0.0012653976893082057, "resulting circuit": 0.0009888396536561748, "adders surrounding the": 0.0012603222596472051, "p of": 0.00040835410199989013, "cad framework for": 0.003780966778941616, "3 to be": 0.0008604731180411529, "configurations need to": 0.0012603222596472051, "two parts": 0.000420862107679986, "above the": 0.0003057755682255333, "generated possibly including": 0.0012603222596472051, "consist of one": 0.0009453806429418422, "designing the": 0.0006309550577133789, "introduced as they": 0.0012603222596472051, "unless the": 0.00046638898334189487, "them": -0.001041800965221046, "by most": 0.0006679451991797713, "affected": 0.00023957252675403646, "diagram of the": 0.0007125538407684567, "useful properties in": 0.0011553905383997493, "ranges to": 0.0018547587259980468, "par tool": 0.0011987628346523357, "they": -0.0044315993557425696, "standard cad": 0.004375314799693329, "concentrated on design": 0.0012603222596472051, "points in": 0.0003189407591164124, "switches although the": 0.0012603222596472051, "eight frames": 0.0011987628346523357, "required vasilko": 0.0011987628346523357, "approach could also": 0.0010939942309009234, "written as": 0.0006710599126911459, "provide a": 0.00023423965630648964, "tools which": 0.0007522528547641619, "aware synthesis tool": 0.0012603222596472051, "a drl": 0.004795051338609343, "loading partial": 0.0011987628346523357, "system is adapted": 0.0012603222596472051, "major changes came": 0.0012603222596472051, "paper introduces extensions": 0.0012603222596472051, "match the hierarchy": 0.0025206445192944103, "have already": 0.0003841297147431659, "isolation switches although": 0.0012603222596472051, "array in the": 0.0009453806429418422, "process thereby reducing": 0.0012603222596472051, "synthesised after partitioning": 0.0012603222596472051, "any design": 0.0009550211543581351, "for example by": 0.0006126623291404926, "for any": 0.0001355860227805471, "such as nimble": 0.0012603222596472051, "signals changes": 0.0011987628346523357, "to those described": 0.0010504222238299598, "indicate the": 0.000419866978665178, "forty": 0.0007043002237915903, "is required for": 0.000633509014238697, "addition the timing": 0.0011553905383997493, "apply to logic": 0.0012603222596472051, "using jrtr": 0.0023975256693046713, "in the form": 0.00039246175738227455, "codes compilation": 0.0023975256693046713, "involve the use": 0.0010939942309009234, "dynamic to": 0.0023975256693046713, "could be": 0.00048822356439772303, "as behavioural code": 0.0012603222596472051, "to prevent large": 0.0012603222596472051, "necessary connections between": 0.0012603222596472051, "standard": -0.0012049580567905958, "occupied by": 0.002653490747550502, "configured onto the": 0.003780966778941616, "p_imag are the": 0.0012603222596472051, "fpga is": 0.0010938286999233322, "partially reconfigurable hardware": 0.0012603222596472051, "created": 0.0003582302761752709, "coverage static": 0.0011987628346523357, "cannot be applied": 0.0006895899155347018, "creates": 0.00023344736012253972, "elements instantiated into": 0.0012603222596472051, "to design": 0.00040108374889126004, "configurations this approach": 0.0012603222596472051, "is because": 0.0003089847628053351, "method for": 0.00019317290066715978, "placement exactly the": 0.0012603222596472051, "sdk includes functions": 0.0012603222596472051, "another": -0.0005317755304745807, "results reconfiguration": 0.0011987628346523357, "platform independent": 0.0009550211543581351, "as architecture independent": 0.0012603222596472051, "accurate timing": 0.0009550211543581351, "designing a": 0.000561223727484322, "necessary for dcstech": 0.0012603222596472051, "simulation of the": 0.0012982689129992153, "by terminal components": 0.0012603222596472051, "approximately": 0.00012454738898654412, "file was published": 0.0012603222596472051, "technology for": 0.0006633726868876255, "work verifies": 0.0011987628346523357, "information reconfiguration": 0.0011987628346523357, "advantages such as": 0.0010504222238299598, "application into": 0.0009550211543581351, "version of": 0.0005856159941060407, "to take": 0.0002748515971712487, "18 part of": 0.0012603222596472051, "targeted at the": 0.0010939942309009234, "over the last": 0.0007850160117797753, "the static sub": 0.0011553905383997493, "summarized b": 0.0010324233805955043, "support for this": 0.0008499956261601955, "only the": 0.00013799108955537474, "language compilers to": 0.0011553905383997493, "these processes have": 0.0011553905383997493, "years researchers": 0.0010938286999233322, "and the jbits": 0.0012603222596472051, "the similarity": 0.0004996013799794955, "j the square": 0.0012603222596472051, "mapped to a": 0.0006826361238675621, "be included in": 0.0018315257134469108, "target": 0.0007401706509182487, "a result bitstream": 0.0012603222596472051, "bitstream along with": 0.0012603222596472051, "sdk 14": 0.0011987628346523357, "been changed": 0.0007369989002178327, "cad tools and": 0.0011553905383997493, "to modify the": 0.0005492489346869647, "real real a": 0.0012603222596472051, "static logic": 0.0032814860997699966, "metrics and high": 0.0012603222596472051, "being produced": 0.0009550211543581351, "these assignments dcstech": 0.0012603222596472051, "a different coefficient": 0.0012603222596472051, "make up": 0.0005894271457176746, "of our": 0.00010710505887837292, "during the": 0.0007347849637250281, "manner": 9.124821886941939e-05, "cross reference files": 0.0012603222596472051, "s configuration": 0.0009550211543581351, "same time": 0.0002939327623845896, "place into the": 0.0012603222596472051, "but static": 0.0010938286999233322, "static designs": 0.0059938141732616785, "convenient": 0.00040726791587956143, "the system": 0.002019400752256599, "and some": 0.0003127963392433925, "is called": 0.0001806081438147058, "j12 dynamic task": 0.0012603222596472051, "task s": 0.0007522528547641619, "dcstech register had": 0.0012603222596472051, "the designer has": 0.0017941571589248548, "the top": 0.00030844625085345333, "assumed for": 0.0006930828734325128, "revision of": 0.0007784208301718861, "after partitioning": 0.0010938286999233322, "extending": 0.0004319412081317081, "executable and a": 0.0012603222596472051, "supporting a select": 0.0012603222596472051, "such as behavioural": 0.0012603222596472051, "to support different": 0.0010504222238299598, "most vendors provide": 0.0012603222596472051, "useful properties": 0.0007166286046897406, "as verification": 0.0010938286999233322, "calculated": 0.00018429008159120912, "and the fpga": 0.0012603222596472051, "implementation of the": 0.00037474315437280574, "and interfaces with": 0.0010939942309009234, "flat seas of": 0.0012603222596472051, "or commercial advantage": 0.0006126623291404926, "cad dcstech dependent": 0.0012603222596472051, "reserve": 0.0010547976638386881, "tool capabilities": 0.0011987628346523357, "vital vhdl": 0.004795051338609343, "which provides a": 0.0007254606647946002, "are removed or": 0.0011553905383997493, "the lack of": 0.0005130181720738545, "alternative to typing": 0.0012603222596472051, "within a zone": 0.0012603222596472051, "the extended dcstech": 0.003780966778941616, "tools from this": 0.0012603222596472051, "this paper the": 0.0004410319141750279, "8 cad": 0.0011987628346523357, "ansi c in": 0.0012603222596472051, "be changed either": 0.0012603222596472051, "the final stage": 0.0019779785929218098, "the array": 0.004345906932446503, "subtle": 0.0003777218014273832, "integration vlsi": 0.00068253283500028, "are connected": 0.0004409651821559365, "be active": 0.0006775160109280062, "indeed most": 0.0010938286999233322, "bitstreams in seconds": 0.0012603222596472051, "generate a testbench": 0.0012603222596472051, "implementation": -0.00025230718106162355, "jbits java based": 0.0012603222596472051, "of the array": 0.002678404612481097, "will use the": 0.0004975561136657499, "fulfil these": 0.0010938286999233322, "p_real and p_imag": 0.0025206445192944103, "convenient access": 0.0011987628346523357, "be produced from": 0.0010939942309009234, "more convenient": 0.0005922594586422242, "one function": 0.0007987355510232498, "do": -0.0011924976011087158, "verification aspects of": 0.0012603222596472051, "supporting cad dcstech": 0.0012603222596472051, "virtex tools": 0.0035962885039570068, "each of the": 0.000257960860718118, "de": 0.00011032320567848907, "however the availability": 0.0011553905383997493, "a particular location": 0.0019312495960824513, "flow for partially": 0.0012603222596472051, "making use": 0.0005980816939704552, "vendors provide no": 0.0012603222596472051, "of the lut": 0.0012603222596472051, "being removed": 0.0029665189609685244, "optimize the": 0.0005061340170174989, "overlapping terminals this": 0.0012603222596472051, "in dynamically reconfigurable": 0.0012603222596472051, "the fpga itself": 0.0012603222596472051, "suffices for the": 0.0009275197049123102, "device dependent": 0.0035962885039570068, "result of multiplication": 0.0012603222596472051, "into a": 0.0006726112735782996, "principles behind dcstech": 0.0012603222596472051, "jrtr 15": 0.0011987628346523357, "process by": 0.0012021513721775668, "files specifying the": 0.0012603222596472051, "it would allow": 0.0010939942309009234, "family of": 0.00034701961105020024, "is possible that": 0.0010475973433428589, "in place a": 0.0011553905383997493, "all the timing": 0.0010504222238299598, "from the placed": 0.0012603222596472051, "and create a": 0.0008970785794624274, "each path": 0.0005709081028480269, "static designs suitable": 0.0012603222596472051, "depends": -3.301869380030528e-05, "netlists": 0.0015566061321046882, "optimum": 0.00035851262006588407, "with this": 0.00022349454183909212, "techniques": -0.0005594074783403359, "design management": 0.0011987628346523357, "first multiplication": 0.0011987628346523357, "are being": 0.0004587217541288725, "the reconfiguration": 0.003534962419351429, "away": 0.00017570947354184253, "four multipliers therefore": 0.0012603222596472051, "sdf files the": 0.0025206445192944103, "includes a": 0.0004550165947520394, "activates for": 0.0011987628346523357, "the reconfiguration interval": 0.0025206445192944103, "this would be": 0.0006575778707645514, "we": -0.0014330403777290455, "for netlists have": 0.0012603222596472051, "fpga s": 0.0010938286999233322, "component on hanging": 0.0012603222596472051, "version of dcstech": 0.0025206445192944103, "not work": 0.0005200459163880136, "architecture independent": 0.0017317280022963704, "partial configuration": 0.007656800899463325, "static reserved": 0.0023975256693046713, "packages": 0.00045990574513642184, "after the sub": 0.0011553905383997493, "individual devices": 0.0010938286999233322, "dynamic tasks allowing": 0.0012603222596472051, "each of": 0.00010241892263400893, "dynamic task designs": 0.0025206445192944103, "configuration mechanism is": 0.0012603222596472051, "vhdl and sdf": 0.0025206445192944103, "suitable for input": 0.0012603222596472051, "tools such": 0.0012619101154267578, "fixed position": 0.0019100423087162702, "software codesign environment": 0.0012603222596472051, "to copy": 0.0004717046421253644, "circuits being": 0.0011987628346523357, "files required however": 0.0012603222596472051, "from this the": 0.0008499956261601955, "store information": 0.0008221700716529339, "on the first": 0.00048247051149398707, "no output": 0.0008658640011481852, "models components generated": 0.0012603222596472051, "black box mutex": 0.0012603222596472051, "their component set": 0.0025206445192944103, "back annotation capabilities": 0.0012603222596472051, "extended dcstech the": 0.0012603222596472051, "the designer assigns": 0.0012603222596472051, "up the system": 0.0009275197049123102, "clock edges": 0.0010324233805955043, "this enables": 0.0005839107699261458, "tasks and c": 0.0025206445192944103, "via an": 0.0005812232573723295, "automated support": 0.0008100038324457161, "tasks activate": 0.0011987628346523357, "configuring a second": 0.0012603222596472051, "the virtex fpga": 0.0012603222596472051, "as static timing": 0.0012603222596472051, "tool remain": 0.0011987628346523357, "reconfigurable logic for": 0.0012603222596472051, "addition it": 0.0006041278421010139, "and or": 0.0002808615837032856, "set area": 0.0011987628346523357, "faster circuits": 0.0011987628346523357, "the dynamic design": 0.006301611298236026, "dcstech special terminals": 0.0025206445192944103, "applied": -0.0014078001312499658, "to the fpga": 0.002187988461801847, "the xilinx virtex": 0.004621562153598997, "this gives two": 0.0011553905383997493, "main stages": 0.0009888396536561748, "files the netlists": 0.0012603222596472051, "attribute assigns": 0.0011987628346523357, "the underlying fpga": 0.0012603222596472051, "for this type": 0.0007917797267296338, "circuit this simplifies": 0.0012603222596472051, "array areas": 0.0011987628346523357, "the swappable": 0.0011987628346523357, "party cad tools": 0.0012603222596472051, "can read a": 0.0011553905383997493, "which includes both": 0.0009889892964609049, "routing placement noted": 0.0012603222596472051, "rif file therefore": 0.0012603222596472051, "and component": 0.0007882412093874144, "the netlist conversion": 0.0012603222596472051, "task dcstech": 0.0011987628346523357, "allows ranges to": 0.0012603222596472051, "by the synthesis": 0.002187988461801847, "original design similarly": 0.0012603222596472051, "sort of": 0.0005200459163880136, "logic from being": 0.0012603222596472051, "a manual": 0.0007444365147266039, "array a method": 0.0012603222596472051, "perform": -3.4350597675544034e-05, "the sub designs": 0.0025206445192944103, "not work with": 0.0009889892964609049, "connections to": 0.0020475985050008396, "special terminals used": 0.0025206445192944103, "in bitstream": 0.0011987628346523357, "incorrectly": 0.00041395175159892683, "bitstreams therefore": 0.0011987628346523357, "such stray": 0.0011987628346523357, "independent": -0.00034589529741733033, "its capabilities as": 0.0012603222596472051, "combination of": 0.0002544405258435167, "account the": 0.0004102203326989466, "10 j12": 0.004795051338609343, "the addition": 0.0004028730257263509, "to facilitate": 0.0004365305299554896, "dcsim can use": 0.0012603222596472051, "the course": 0.0004814396358280908, "surrounding environment will": 0.0012603222596472051, "dependent on the": 0.0004986130998285774, "of creating": 0.0006346568887771468, "the exception": 0.0009407192799566065, "task designs dynamic": 0.0025206445192944103, "options": 0.0009899656139136664, "particular signal would": 0.0012603222596472051, "a hardware software": 0.0009656247980412257, "the": 0, "timing data to": 0.0012603222596472051, "file flow the": 0.0012603222596472051, "array since the": 0.0011553905383997493, "sort of design": 0.0012603222596472051, "design flow similar": 0.0012603222596472051, "place in columns": 0.0012603222596472051, "tools ranging": 0.0011987628346523357, "the architecture": 0.0004490182170657126, "apply to": 0.0007698795364202492, "model therefore": 0.0009273793629990234, "similarities": 0.0008056241534116346, "dcstech has to": 0.0012603222596472051, "device are": 0.0009550211543581351, "a gate level": 0.0009453806429418422, "and 355": 0.0011987628346523357, "b introduction in": 0.0005073255474413928, "to the virtex": 0.0025206445192944103, "assignments dcstech can": 0.0012603222596472051, "researchers have concentrated": 0.0012603222596472051, "the crf": 0.0011987628346523357, "long run": 0.0007604888942693442, "driver onto a": 0.0025206445192944103, "approach was": 0.000561223727484322, "remains unchanged in": 0.0010939942309009234, "can also": 0.00016216360575230948, "boxes": 0.000394044947916608, "to prevent static": 0.0012603222596472051, "designers": 0.0007462071155146286, "therefore produces a": 0.0012603222596472051, "abstraction levels": 0.0008353907119635158, "dynasty 8 cad": 0.0012603222596472051, "the product of": 0.0004913540366684426, "researchers have developed": 0.0009275197049123102, "treated as an": 0.0007785386299343213, "process of creating": 0.0010939942309009234, "based interface for": 0.0010939942309009234, "are mutually exclusive": 0.003289177968253172, "domain transforms": 0.0011987628346523357, "and cad toolsets": 0.0012603222596472051, "must be converted": 0.0023107810767994987, "their mutex set": 0.0012603222596472051, "paper concludes": 0.0007691926383539699, "security": 0.0003516337145564039, "hdl to bitstreams": 0.0012603222596472051, "multipliers can": 0.0010324233805955043, "files their": 0.0010938286999233322, "relies on the": 0.0005981722027013829, "the circuit s": 0.0009275197049123102, "link libraries": 0.0011987628346523357, "designer driven": 0.0011987628346523357, "could also be": 0.0006042192658059323, "and a configuration": 0.0010504222238299598, "c a a": 0.001499432735142677, "these changes allow": 0.0012603222596472051, "dynamically reprogrammable": 0.0011987628346523357, "created to automate": 0.0012603222596472051, "flatten": 0.0007443238919558434, "timing simulation waveform": 0.0012603222596472051, "a line": 0.0004550165947520394, "logic array since": 0.0012603222596472051, "drl design the": 0.0012603222596472051, "product is formed": 0.0010939942309009234, "static tasks and": 0.0025206445192944103, "configuration control mechanism": 0.0012603222596472051, "the user": 0.0005533649473881532, "unknown although": 0.0011987628346523357, "overwritten while": 0.0011987628346523357, "s dynasty": 0.0011987628346523357, "dynamic domain": 0.004375314799693329, "locations dcsim": 0.0011987628346523357, "square root": 0.0005659920394420527, "architectures relies on": 0.0012603222596472051, "configuration files": 0.0029665189609685244, "j the": 0.00032470139474597944, "was designed": 0.0005785807096212583, "framework chaste a": 0.0012603222596472051, "connected to": 0.0007618519799675908, "the static to": 0.0025206445192944103, "and can": 0.0002132085287442376, "options dcsim": 0.0023975256693046713, "the configuration bitstreams": 0.0011553905383997493, "and cad": 0.0019776793073123496, "operation and": 0.000502834897895664, "post": 0.00046992708924554523, "properties": -9.172805715490306e-05, "to terminate hanging": 0.0025206445192944103, "portability of the": 0.0009656247980412257, "dynamic circuits in": 0.0012603222596472051, "change of": 0.0004625111711329038, "it is active": 0.0010939942309009234, "level language": 0.0007103965637748345, "design flow": 0.008136000484912339, "tools synthesis": 0.0011987628346523357, "to apply": 0.0009301987122484519, "within a": 0.00044989614899567553, "input complex number": 0.0012603222596472051, "shares resources with": 0.0012603222596472051, "higher design": 0.0010938286999233322, "convenient methods": 0.0010938286999233322, "locating dynamic tasks": 0.0012603222596472051, "the design tool": 0.0012603222596472051, "routes in": 0.0008100038324457161, "n 8 10": 0.0012603222596472051, "this would increase": 0.001016616933266297, "other logic": 0.0009550211543581351, "outlined however the": 0.0012603222596472051, "dcstech which": 0.0011987628346523357, "to specifying": 0.0008100038324457161, "and high": 0.0004933206878482251, "way": -0.001102893269527872, "although some weaknesses": 0.0012603222596472051, "was": -0.004260671856185111, "as possible": 0.0005469776796631742, "area and improving": 0.0012603222596472051, "journal of": 0.0001733305675427588, "is represented as": 0.0005923490862842705, "bitstreams should": 0.0011987628346523357, "hardware software co": 0.0025814193541234586, "firstly all": 0.0010324233805955043, "from registers was": 0.0012603222596472051, "than the usual": 0.0008062766599257841, "various tasks must": 0.0012603222596472051, "a tool to": 0.0007723241961626769, "are scheduled": 0.0005951436489729429, "a coefficient of": 0.0023107810767994987, "reset": 0.0003808683612409839, "the routing should": 0.0011553905383997493, "signal would": 0.0011987628346523357, "maximum": -6.317052252241952e-05, "this simplifies the": 0.0017677486856457016, "minor": 0.0002822308077590448, "in the control": 0.0006968714064467358, "target the": 0.0006775160109280062, "domain conversion therefore": 0.0012603222596472051, "computing": -0.00048468796656365873, "abstract": 0.00032427814536066963, "to lock": 0.0031529648375496575, "the design s": 0.0009656247980412257, "evidence": 0.00026501575410202053, "writing out a": 0.0012603222596472051, "and has an": 0.0007917797267296338, "expertise": 0.0006237104167564789, "terminal component on": 0.0012603222596472051, "a suitable partitioning": 0.0012603222596472051, "physical": 0.0002668828164756255, "represented as a": 0.0005340269288539547, "specifying the circuit": 0.0012603222596472051, "array by locating": 0.0012603222596472051, "with its": 0.00032587457281915493, "for large systems": 0.0009275197049123102, "function to": 0.00043435606243489287, "of functions useful": 0.0012603222596472051, "cad tools it": 0.0012603222596472051, "written out": 0.0009273793629990234, "test": 0.0, "had incomplete": 0.0011987628346523357, "in sections": 0.000422869883980696, "the xc6200 configuration": 0.0012603222596472051, "problem xc6200 solution": 0.0012603222596472051, "7 the extended": 0.0012603222596472051, "of systems architecture": 0.000734708787567906, "logic placement": 0.0011987628346523357, "same place": 0.0008221700716529339, "static design representations": 0.0012603222596472051, "they are intended": 0.001016616933266297, "problem xc6200": 0.0011987628346523357, "complex numbers a": 0.0012603222596472051, "for the dynamically": 0.0012603222596472051, "design lava and": 0.0012603222596472051, "interval": 0.0002276671912037902, "modules": 0.0003275983957100273, "advantage of": 0.00022714504565256416, "number x": 0.0007882412093874144, "to be as": 0.0007125538407684567, "design virtex": 0.0011987628346523357, "concept": 0.00010882746640755966, "areas on the": 0.0010504222238299598, "on part": 0.0009273793629990234, "terminal components while": 0.0012603222596472051, "or stopped the": 0.0012603222596472051, "and the full": 0.0005981722027013829, "switches": 0.0019702247395830402, "static logic and": 0.0012603222596472051, "requirements on": 0.0006463210808722992, "prohibit constraint": 0.0023975256693046713, "and d": 0.0005301117066468016, "and b": 0.00017877136457465235, "and c": 0.0007765560649970868, "and a": 7.377201852566911e-05, "which are intended": 0.0010939942309009234, "to replicate the": 0.0009275197049123102, "designs a": 0.0007987355510232498, "zone": 0.0042815240389132, "ideas as dcstech": 0.0012603222596472051, "mutex set and": 0.0025206445192944103, "is then configured": 0.0012603222596472051, "framework the principles": 0.0012603222596472051, "require long run": 0.0012603222596472051, "box shows evidence": 0.0012603222596472051, "converted to": 0.0016179437847504501, "g faster circuits": 0.0012603222596472051, "of partial configuration": 0.0012603222596472051, "input to dcstech": 0.0012603222596472051, "mutex set can": 0.0012603222596472051, "when implemented the": 0.0011553905383997493, "thus tasks within": 0.0012603222596472051, "and 6": 0.00031950912698426305, "and 7": 0.000401976089365338, "with sdf files": 0.0012603222596472051, "in fig 8": 0.0006727584921555125, "design specification": 0.0008498670143238875, "partitioning a": 0.0007166286046897406, "imag real": 0.0011987628346523357, "are closely associated": 0.0011553905383997493, "entries": 0.0003139785400574414, "tools are": 0.0035535567518533446, "hardware pebble": 0.0011987628346523357, "replacement to": 0.0009550211543581351, "array with the": 0.001016616933266297, "presented": -0.0006256889472222069, "altering": 0.00048719880798488434, "implemented the": 0.0004933206878482251, "original rtl": 0.0011987628346523357, "hold times in": 0.0012603222596472051, "xc6200 family of": 0.0012603222596472051, "p": -0.0026562370944258856, "the constraints": 0.00038657107905508143, "will need to": 0.0006262467850755638, "section 7 describes": 0.0009115386793221903, "posed by": 0.0006930828734325128, "aware replacement to": 0.0012603222596472051, "nets to": 0.0009888396536561748, "ensure the": 0.0005332875299998394, "involves the": 0.0009250223422658076, "can help": 0.000514687826203332, "dynamic static designs": 0.0025206445192944103, "different coefficient": 0.0010938286999233322, "current research the": 0.0012603222596472051, "frames are required": 0.0011553905383997493, "shares": 0.0004101582721342417, "the dcstech tool": 0.0012603222596472051, "p_imag are": 0.0011987628346523357, "added to and": 0.0011553905383997493, "a circuit or": 0.0011553905383997493, "the target systems": 0.0011553905383997493, "shared": 0.00012558297867596894, "supporting": 0.0009429014330085021, "annotated timing": 0.0011987628346523357, "timing simulation of": 0.0010504222238299598, "production of partial": 0.0012603222596472051, "personal or classroom": 0.0005962071239738614, "in their": 0.0002548553821466513, "way the set": 0.0011553905383997493, "subtractor in the": 0.0012603222596472051, "bounding box should": 0.0012603222596472051, "change": -5.860536046518443e-05, "specify its placement": 0.0012603222596472051, "unconnected logic": 0.0011987628346523357, "version future work": 0.0025206445192944103, "matching sdf file": 0.0012603222596472051, "no functionality": 0.0010324233805955043, "to alter": 0.0014332572093794813, "problems to": 0.000556594338869498, "domains": 0.00046992708924554523, "information on": 0.0004130580217338533, "could cause problems": 0.0012603222596472051, "apr can be": 0.0012603222596472051, "real imag a": 0.0012603222596472051, "mutex set the": 0.0012603222596472051, "regardless": 0.0002304441640544673, "and b the": 0.0005981722027013829, "is granted": 0.0005044760848841586, "set area in": 0.0012603222596472051, "file this file": 0.0012603222596472051, "original design the": 0.0012603222596472051, "this period these": 0.0012603222596472051, "damage may occur": 0.0012603222596472051, "environment will be": 0.001016616933266297, "containing two": 0.0007299047590392008, "applied to the": 0.00117400764420459, "connectivity such": 0.0011987628346523357, "disrupted when it": 0.0012603222596472051, "connectivity and isolation": 0.0012603222596472051, "the virtex table": 0.0012603222596472051, "these can be": 0.0006792730583735078, "an rloc": 0.0011987628346523357, "virtex tools are": 0.0012603222596472051, "exact configuration": 0.0011987628346523357, "the sdf and": 0.0025206445192944103, "work 11": 0.0010938286999233322, "box loc constraint": 0.0012603222596472051, "the routing coming": 0.0012603222596472051, "and route them": 0.0012603222596472051, "area is": 0.000554329194451452, "level then": 0.0008221700716529339, "isolation switches while": 0.0012603222596472051, "available with": 0.0007522528547641619, "nets to a": 0.0012603222596472051, "configurations in": 0.00136506567000056, "can": -0.04265286554219951, "which occurred during": 0.0012603222596472051, "both the capabilities": 0.0012603222596472051, "domain conversion was": 0.0012603222596472051, "area in": 0.0006041278421010139, "functions associated with": 0.0008499956261601955, "file contains reports": 0.0012603222596472051, "are described": 0.0003754545784944821, "p output": 0.0009273793629990234, "attribute": 0.0012554066651028909, "chip": 0.00034241518605760427, "the performance": 0.0001883935499422287, "p_imag x_real x_imag": 0.0025206445192944103, "configuration files required": 0.0012603222596472051, "rtl and behavioral": 0.0012603222596472051, "with other devices": 0.0010939942309009234, "been automated": 0.0010938286999233322, "s routing": 0.0009550211543581351, "occur": -2.0178933282502958e-05, "of terminals": 0.0009040000538791488, "of abstraction allowing": 0.0012603222596472051, "same task in": 0.0010939942309009234, "from a": 7.216775530223191e-05, "or apis": 0.0011987628346523357, "relies on": 0.0008057460514527018, "new revision": 0.0010938286999233322, "overwritten for": 0.0010938286999233322, "many tools": 0.0009550211543581351, "the multipliers can": 0.0012603222596472051, "a simple": 0.00022468520112647807, "product": 0.00022134790000535694, "jbits includes support": 0.0012603222596472051, "hierarchy is altered": 0.0012603222596472051, "set zone": 0.0023975256693046713, "designed for": 0.00044209229144039097, "a previously reported": 0.0011553905383997493, "the xc6200": 0.0071925770079140135, "produce": 0.00035948266615876443, "a many to": 0.0009453806429418422, "which it is": 0.0005237986716714294, "cad packages": 0.0010938286999233322, "annotation": 0.001998103189279567, "original dcstech tool": 0.0012603222596472051, "as well": 8.67246530804667e-05, "different times": 0.000642335163058496, "figure 7 layout": 0.0011553905383997493, "on the extensions": 0.0010939942309009234, "of drl design": 0.0012603222596472051, "with an example": 0.0007300152167811862, "and apr this": 0.0012603222596472051, "process can be": 0.0006286301923400338, "file figure 4": 0.0012603222596472051, "a single fpga": 0.0010939942309009234, "p output 10": 0.0012603222596472051, "array is a": 0.0011553905383997493, "connections to and": 0.0012603222596472051, "components are removed": 0.0011553905383997493, "placed within that": 0.0012603222596472051, "of the bitstream": 0.0010939942309009234, "codesign of": 0.0009550211543581351, "facilitate this": 0.0008837406048378573, "xc6200 and has": 0.0012603222596472051, "time tasks that": 0.0012603222596472051, "indeed": 6.271276147442019e-05, "generic and should": 0.0012603222596472051, "displayed": 0.0006528289688752134, "codes compilation tools": 0.0025206445192944103, "is caused": 0.0005734245345505665, "level language compilers": 0.0011553905383997493, "design also apply": 0.0012603222596472051, "be able": 0.0004998554323681831, "accept the": 0.0006273390064658475, "ieee": 3.6128542822785036e-05, "techniques supporting": 0.0011987628346523357, "uses a designer": 0.0012603222596472051, "as with most": 0.0010504222238299598, "process can": 0.000485794752561028, "to terminal": 0.0010938286999233322, "timing issues that": 0.0011553905383997493, "therefore which matching": 0.0012603222596472051, "includes functions": 0.0010324233805955043, "sta to": 0.0011987628346523357, "forms": 9.752195758930179e-05, "be produced": 0.0006072405131469267, "systems synthesizing": 0.0010938286999233322, "of the four": 0.0005177209124457257, "603 621": 0.0011987628346523357, "is called a": 0.0004365965908710398, "non": -0.0002342042191421467, "and the surrounding": 0.0011553905383997493, "security as a": 0.0012603222596472051, "similarly fig": 0.0011987628346523357, "dcstech 4 1": 0.0012603222596472051, "in a static": 0.0008401922098815178, "independent as is": 0.0012603222596472051, "identically": 0.00038407160132187336, "not": 0, "control over routing": 0.0011553905383997493, "now": -0.0005248414691038143, "timing the sdf": 0.0012603222596472051, "assigned the same": 0.0008604731180411529, "3 after": 0.0006589311008636603, "before terminal": 0.0011987628346523357, "james": 0.0002948906053980798, "a subset of": 0.00033954395085006637, "1 figure": 0.0004409651821559365, "dcstech the designer": 0.0012603222596472051, "stored in": 0.00032122435014933737, "two status signals": 0.0012603222596472051, "domain": 0.0009329214705615606, "3 the partial": 0.0010939942309009234, "thereafter the result": 0.0012603222596472051, "made these estimates": 0.0012603222596472051, "complex multiplier": 0.0035962885039570068, "file dynamic task": 0.0012603222596472051, "challenges": 0.0010926259399287258, "be active at": 0.0009115386793221903, "configuration bitstreams at": 0.0012603222596472051, "was originally": 0.0005498932938761612, "et": 2.505215778950699e-05, "exclusive the": 0.0009550211543581351, "of the standard": 0.000562882478706567, "where support": 0.0011987628346523357, "shown": -0.0021426960752073134, "also be converted": 0.0010504222238299598, "little device specific": 0.0012603222596472051, "an error since": 0.0010939942309009234, "increase": -3.0696749152396173e-06, "created to": 0.0007231235426103087, "functions other": 0.0019100423087162702, "the real": 0.0006470707284532266, "care must be": 0.0007445491715841594, "shows": -0.0008002900151937945, "any way": 0.001345313395722084, "on both": 0.00039240237445635804, "to connect the": 0.0009889892964609049, "increased in": 0.0007369989002178327, "advantages": 0.0003185352448326739, "all such": 0.0004730606763300367, "target the xilinx": 0.0012603222596472051, "a a and": 0.0016125533198515683, "therefore added": 0.0011987628346523357, "floorplanning based": 0.0011987628346523357, "the physical": 0.00043543980613434355, "affected fpga areas": 0.0012603222596472051, "hanging nets": 0.0035962885039570068, "metrics for": 0.0006775160109280062, "alter their": 0.0009888396536561748, "files describing": 0.0011987628346523357, "by 10": 0.001254678012931695, "routing resource": 0.0010938286999233322, "inc permission": 0.0009040000538791488, "in the drl": 0.0012603222596472051, "timing information": 0.0034385892657642844, "manually as the": 0.0012603222596472051, "and jbits from": 0.0012603222596472051, "necessary for": 0.000728527509247882, "621": 0.0007297943347186199, "where p_real and": 0.0012603222596472051, "logic array a": 0.0012603222596472051, "removed or stopped": 0.0012603222596472051, "approach could": 0.0007166286046897406, "simple change": 0.0009550211543581351, "subsections of the": 0.0010939942309009234, "directly": -7.985886378530142e-05, "comprises": 0.0004082923237696329, "to begin": 0.0005352714839086144, "size": -0.00039930162050271346, "results sub": 0.0011987628346523357, "checked": 0.0002326929461403774, "tools and the": 0.001016616933266297, "each coefficient": 0.0009040000538791488, "subtractor in": 0.0023975256693046713, "enhanced in": 0.0010324233805955043, "order to allow": 0.0007723241961626769, "of hardware modules": 0.0012603222596472051, "the timing simulation": 0.0011553905383997493, "configured": 0.001998103189279567, "flow 3 implementation": 0.0012603222596472051, "and automatic": 0.0006679451991797713, "component encapsulating the": 0.0011553905383997493, "a time of": 0.0009115386793221903, "the end": 0.00040266699653255996, "that": 0, "be treated as": 0.0006634730762167551, "by estimating area": 0.0012603222596472051, "here should": 0.0009040000538791488, "virtex solution": 0.0011987628346523357, "5 and": 0.00020500644010167844, "than": -0.0018121093381750079, "the broad similarities": 0.0012603222596472051, "can be converted": 0.0007045133897188882, "to allow evaluation": 0.0012603222596472051, "apr tools the": 0.0012603222596472051, "that shares resources": 0.0012603222596472051, "is structural": 0.0011987628346523357, "level rather than": 0.0009889892964609049, "make digital": 0.0005255880520084362, "deactivate tasks": 0.0011987628346523357, "as follows imag": 0.0012603222596472051, "the zone": 0.0009273793629990234, "ensure that the": 0.00045920804868866243, "a deactivate": 0.0011987628346523357, "tools if": 0.0010938286999233322, "extensions to a": 0.0011553905383997493, "dynamically": 0.003316345013512463, "array since": 0.0009550211543581351, "this notice and": 0.000638545354899532, "the same": 4.035275565754784e-05, "details of the": 0.00047132640744729524, "dynamic simulation model": 0.0012603222596472051, "combining the virtex": 0.0012603222596472051, "from this": 0.00046923813357880684, "sta is": 0.0011987628346523357, "fpga architectures": 0.0010938286999233322, "specific to the": 0.0007445491715841594, "dcstech is used": 0.0012603222596472051, "array can": 0.0007784208301718861, "all the columns": 0.000871724678010146, "with remarks": 0.0009888396536561748, "c compiler": 0.001284670326116992, "environment will": 0.0008498670143238875, "appropriate reconfiguration": 0.0011987628346523357, "begin": 8.268437312678818e-05, "be possible": 0.0003599744571875829, "j12status 15 j14status": 0.0025206445192944103, "on which": 0.000297972920052961, "stage may": 0.0009550211543581351, "this extensibility": 0.0011987628346523357, "the cells": 0.0006203487278858702, "their circuits to": 0.0012603222596472051, "successive": 0.00020836019304420916, "steps outlined in": 0.0012603222596472051, "s dynamic behavior": 0.0012603222596472051, "uncertain during this": 0.0012603222596472051, "the designs": 0.0015764824187748288, "input number is": 0.0012603222596472051, "reports for": 0.0008837406048378573, "that share physical": 0.0012603222596472051, "and outputs": 0.0011519632288607413, "j12 is": 0.0011987628346523357, "to the dynamic": 0.002335615889802964, "to ns": 0.0010324233805955043, "typically": 0.00010571780227550953, "ability to specify": 0.0009275197049123102, "the application into": 0.0010939942309009234, "a static task": 0.0011553905383997493, "as possible and": 0.0007300152167811862, "allow us to": 0.0004815124929158372, "to load": 0.0005894271457176746, "which compile ansi": 0.0012603222596472051, "part which is": 0.001016616933266297, "by most cad": 0.0012603222596472051, "standard back end": 0.0012603222596472051, "features or to": 0.0011553905383997493, "paper reports": 0.0015045057095283238, "component placement and": 0.0012603222596472051, "conditions under which": 0.0006411258915708362, "mutually exclusive the": 0.0010939942309009234, "paper shows": 0.0006775160109280062, "be changed to": 0.0007550636042614705, "rt level hardware": 0.0012603222596472051, "fpga platform": 0.0011987628346523357, "the associated software": 0.0012603222596472051, "hierarchy": 0.0018675788809803177, "only": -0.007417912508394003, "architectures as the": 0.0012603222596472051, "the simulation": 0.0007602680054398896, "standard c compilation": 0.0012603222596472051, "each component": 0.0004980083856624451, "to contain": 0.0004612384208916873, "of embedded": 0.0011788542914353492, "mapping this means": 0.0012603222596472051, "domain conversion": 0.01078886551187102, "dynamic circuit switching": 0.0012603222596472051, "as generic and": 0.0012603222596472051, "the use": 0.0007695312789872512, "cannot": -0.0006554992809770243, "dcsim to mimic": 0.0012603222596472051, "work at higher": 0.0012603222596472051, "damage the designer": 0.0012603222596472051, "capabilities most": 0.0011987628346523357, "could be read": 0.0012603222596472051, "the operation of": 0.0006215863329687419, "shows evidence of": 0.0010939942309009234, "tasks within that": 0.0012603222596472051, "other architectures": 0.0025975920034445555, "typically flat": 0.0011987628346523357, "to support a": 0.0007167370533284649, "verification after": 0.0011987628346523357, "another design challenge": 0.0012603222596472051, "vhdl netlist": 0.0023975256693046713, "zone thus": 0.0011987628346523357, "xcv50 is shown": 0.0012603222596472051, "set to ns": 0.0012603222596472051, "available a": 0.0006986409925743289, "or a fee": 0.000588583301363476, "most cad toolsets": 0.0012603222596472051, "drl circuit": 0.0011987628346523357, "support and interfaces": 0.0012603222596472051, "at lower levels": 0.0009453806429418422, "and file": 0.0007444365147266039, "in effect the": 0.0008309810818175975, "3": 0, "between": -0.005351905048641501, "attribute in": 0.0007444365147266039, "reconfigured for": 0.0011987628346523357, "the enhanced back": 0.0012603222596472051, "reserved prohibiting": 0.0011987628346523357, "swappable tasks are": 0.0012603222596472051, "uses the": 0.00024273408493372104, "notice": 9.02898746779899e-05, "calculated as follows": 0.000871724678010146, "the portability": 0.0008100038324457161, "imaginary part which": 0.0012603222596472051, "s cad": 0.0010938286999233322, "n 8": 0.00044551959134005756, "produced the": 0.000642335163058496, "level design towards": 0.0012603222596472051, "therefore a": 0.000866558409064509, "aspects of the": 0.0005165323426419991, "in the application": 0.0006360068515654127, "design at a": 0.0011553905383997493, "target systems": 0.0020648467611910086, "overcome these": 0.0007444365147266039, "may occur one": 0.0012603222596472051, "in a conventional": 0.0008062766599257841, "sdf files": 0.004795051338609343, "as is the": 0.0005813112148870649, "possible solution to": 0.0008970785794624274, "automated by extending": 0.0012603222596472051, "only minor alterations": 0.0012603222596472051, "ccms": 0.0010936632190307566, "the log file": 0.0010939942309009234, "circuitry the process": 0.0012603222596472051, "example by configuring": 0.0012603222596472051, "description the tool": 0.0012603222596472051, "array concurrently": 0.0011987628346523357, "subsections of": 0.0009888396536561748, "modify the bitstreams": 0.0012603222596472051, "of fpgas and": 0.0010939942309009234, "component instantiation hence": 0.0012603222596472051, "the availability": 0.0004887637439126216, "apr tools": 0.0059938141732616785, "overview": 0.0002894752740639008, "constant complex number": 0.0012603222596472051, "use the same": 0.0004805600234193733, "occurred during synthesis": 0.0012603222596472051, "jbits java": 0.0011987628346523357, "that can reside": 0.0011553905383997493, "zone is": 0.0009550211543581351, "allowing timing": 0.0011987628346523357, "the static parts": 0.0010504222238299598, "it is applied": 0.0007723241961626769, "can partition": 0.0007784208301718861, "xc6200 and virtex": 0.0012603222596472051, "array at": 0.0008221700716529339, "systems": -0.0032366791644439763, "as a drl": 0.0025206445192944103, "placement this": 0.0021876573998466644, "set zone a": 0.0012603222596472051, "flow is illustrated": 0.0012603222596472051, "in place by": 0.0011553905383997493, "in support": 0.0007522528547641619, "ruby": 0.0008220456888886898, "7 shows": 0.0004365305299554896, "8 the": 0.0002803930708493463, "to work at": 0.0010504222238299598, "these": -0.013859560394903107, "for their mutex": 0.0012603222596472051, "gives two advantages": 0.0012603222596472051, "successive configurations": 0.0010324233805955043, "outlined in section": 0.0021763819943838004, "seen emerging": 0.0011987628346523357, "to obtain a": 0.00040055199052363893, "complex number multiplier": 0.0023107810767994987, "the names": 0.000556594338869498, "subtractor": 0.001767213814636429, "in the design": 0.0005314082080555419, "then assured": 0.0011987628346523357, "of the logic": 0.002335615889802964, "exact area": 0.0010938286999233322, "extensibility hooks": 0.0011987628346523357, "an easily": 0.0007369989002178327, "and sdf files": 0.0012603222596472051, "its extensibility hooks": 0.0012603222596472051, "tasks that": 0.0012144810262938535, "floorplanning": 0.0016440913777773796, "simulation model that": 0.0011553905383997493, "a complete new": 0.0012603222596472051, "the affected": 0.0007784208301718861, "static parts": 0.0009550211543581351, "easily portable": 0.0009888396536561748, "number of functions": 0.0008838743428228508, "their output files": 0.0012603222596472051, "underlying fpga platform": 0.0012603222596472051, "making two": 0.0010938286999233322, "a library": 0.0005759816144303707, "overview dcstech was": 0.0012603222596472051, "mapping and back": 0.0012603222596472051, "virtex problem xc6200": 0.0012603222596472051, "p 257 283": 0.0012603222596472051, "work over": 0.0008353907119635158, "d are": 0.000881930364311873, "s dynamic": 0.0018080001077582977, "extended dcstech tool": 0.0025206445192944103, "of future": 0.0005237194163118181, "abstraction can": 0.0008658640011481852, "basic requirements outlined": 0.0012603222596472051, "different target drl": 0.0012603222596472051, "conversion was": 0.0010324233805955043, "parameterised": 0.0007297943347186199, "presented complex numbers": 0.0012603222596472051, "for any fpga": 0.0012603222596472051, "ccm": 0.0029660701683874397, "imaginary parts of": 0.0009275197049123102, "extensible": 0.0017818087619766658, "alleviate": 0.00047028848118254245, "rif vhdl": 0.0023975256693046713, "to through the": 0.0012603222596472051, "area of": 0.0015142420736432142, "the system to": 0.0011103293379610489, "only minor": 0.0007444365147266039, "copies bear": 0.0005759816144303707, "based design approach": 0.0011553905383997493, "involve the": 0.0005684310178163411, "routing the offending": 0.0012603222596472051, "valuable": 0.00027030199202292103, "be characterized": 0.0005218722049992118, "registers could be": 0.0011553905383997493, "speed": 9.898114871645051e-05, "illustrated with an": 0.0010939942309009234, "solution reserving": 0.0011987628346523357, "structural rt level": 0.0012603222596472051, "of the": 0.0, "synthesis tool might": 0.0012603222596472051, "lava and": 0.0011987628346523357, "produced at": 0.0009040000538791488, "are useful": 0.00045997533293262954, "are unaffected the": 0.0011553905383997493, "reconfiguration takes place": 0.0012603222596472051, "factors that the": 0.0011553905383997493, "advantage in that": 0.0012603222596472051, "x_real x_imag figure": 0.0012603222596472051, "real": -0.0005953481960971535, "back annotation side": 0.0012603222596472051, "that area the": 0.0011553905383997493, "were outlined": 0.0010324233805955043, "read": 0.00029606826036729947, "vhdl dynamic": 0.0023975256693046713, "factor in": 0.00048727252546226145, "dcstech requirements": 0.0011987628346523357, "1i modular design": 0.0012603222596472051, "nimble 3": 0.0011987628346523357, "each path through": 0.0011553905383997493, "of abstraction can": 0.0010504222238299598, "using": -0.005210267243690904, "not accept the": 0.0010939942309009234, "a conventional simulator": 0.0012603222596472051, "all or part": 0.0006148461011481964, "dynamic static": 0.0037095174519960936, "be thought": 0.0004717046421253644, "which makes": 0.00045259138402453176, "us to": 0.0001745308266030011, "the changes": 0.0010190031260361551, "bitstream generation steps": 0.0012603222596472051, "all the dynamic": 0.0023107810767994987, "hdl designs pebble": 0.0012603222596472051, "static conversion process": 0.0012603222596472051, "suffices for": 0.0006589311008636603, "output": 8.310984288970022e-05, "tools dcstechdcstech": 0.0011987628346523357, "to demonstrate the": 0.0005463713500133205, "therefore may": 0.0008837406048378573, "will cause errors": 0.0012603222596472051, "designer to work": 0.0010939942309009234, "high level language": 0.0007988564250473151, "number is represented": 0.0010939942309009234, "lock the": 0.0038459631917698496, "ctr mahmoud meribout": 0.0012603222596472051, "been extended": 0.0006041278421010139, "1 overview dcstech": 0.0012603222596472051, "belong and": 0.0010938286999233322, "the various tasks": 0.001016616933266297, "and to enhance": 0.0012603222596472051, "design simulation model": 0.0012603222596472051, "can be reserved": 0.0009889892964609049, "optimum results tools": 0.0012603222596472051, "optimal layout": 0.0009888396536561748, "to fixed array": 0.0012603222596472051, "are usually": 0.00037700079753367365, "itself dynamic": 0.0011987628346523357, "mixture of": 0.0005709081028480269, "x_real x_imag p_real": 0.0012603222596472051, "access to": 0.0006637026113847263, "to build a": 0.0005597502701221405, "the concept of": 0.0004199305178568646, "of changes were": 0.0012603222596472051, "although dynasty uses": 0.0012603222596472051, "other modern cad": 0.0012603222596472051, "and device": 0.001699734028647775, "guide jroute a": 0.0012603222596472051, "with lava": 0.0011987628346523357, "because the": 0.00014585495589678507, "constraints terminal": 0.0011987628346523357, "the underlying": 0.0002672429022529049, "information into": 0.0006384487373545328, "or partial": 0.0007882412093874144, "to design representation": 0.0012603222596472051, "could be produced": 0.0010504222238299598, "abstraction allowing the": 0.0011553905383997493, "task in the": 0.0015446483923253539, "resource the final": 0.0011553905383997493, "is therefore which": 0.0012603222596472051, "area highlighted in": 0.0012603222596472051, "processing with": 0.0007369989002178327, "attribute because registers": 0.0012603222596472051, "necessary in the": 0.0007988564250473151, "tool dcstech now": 0.0012603222596472051, "those described": 0.0006986409925743289, "dynamic tasks floorplan": 0.0025206445192944103, "on the xc6200": 0.0012603222596472051, "are scheduled to": 0.0009656247980412257, "characterized": 0.0002076796300909704, "verify timing": 0.0011987628346523357, "as shown in": 0.0005967168824662987, "an alternative to": 0.000633509014238697, "be checked for": 0.0008838743428228508, "masato motomura efficient": 0.0012603222596472051, "cad toolsets implementation": 0.0012603222596472051, "be loaded": 0.0013972819851486577, "output files represent": 0.0012603222596472051, "for extending existing": 0.0011553905383997493, "the rtl": 0.0008498670143238875, "13 which provides": 0.0012603222596472051, "exclusive the dynamic": 0.0012603222596472051, "approach limits the": 0.0010504222238299598, "loc": 0.0017765095743569406, "log": 0.0003072102842760204, "area": 0.0013735858185800883, "challenge is": 0.00068253283500028, "optimised away": 0.0011987628346523357, "system involves": 0.0008837406048378573, "single fpga device": 0.0012603222596472051, "time consumed": 0.0009273793629990234, "indicated instantiating a": 0.0012603222596472051, "lot": 0.00028894985851786193, "version future": 0.0023975256693046713, "supporting different": 0.0011987628346523357, "this is not": 0.0007098383281584999, "following requirements the": 0.0011553905383997493, "files specifying": 0.0011987628346523357, "described as": 0.0004902686656763432, "alliance 3 1i": 0.0012603222596472051, "altered during": 0.0020648467611910086, "run time reconfigurable": 0.0021008444476599197, "tools the virtex": 0.0012603222596472051, "test vectors these": 0.0012603222596472051, "of configuration": 0.0032886802866117356, "set fig 3": 0.0011553905383997493, "found when": 0.0007882412093874144, "array can be": 0.0008604731180411529, "in the dynamic": 0.0015446483923253539, "to build": 0.0003571700473374777, "the routes to": 0.0011553905383997493, "embedded": 0.0005910861919673555, "most industry standard": 0.0012603222596472051, "fpga over time": 0.0012603222596472051, "mutually exclusive dynamic": 0.0025206445192944103, "fpga and cad": 0.0012603222596472051, "allows designers": 0.0010324233805955043, "the garp": 0.0030972701417865127, "tasks initially task": 0.0012603222596472051, "603": 0.0007165201888645228, "describe": -0.000310157527157442, "to be able": 0.00044481921936527535, "the terminals are": 0.0011553905383997493, "dcstech while": 0.0011987628346523357, "input is de": 0.0012603222596472051, "could be overwritten": 0.0012603222596472051, "can therefore": 0.0005293916953960009, "after the required": 0.0011553905383997493, "2 in the": 0.0004166540098578864, "3 and compilers": 0.0012603222596472051, "more productively at": 0.0012603222596472051, "full citation on": 0.0006411258915708362, "task this comprises": 0.0012603222596472051, "are stored": 0.0004612384208916873, "partial run time": 0.0025206445192944103, "its static": 0.0009040000538791488, "productively": 0.0008220456888886898, "valid": 0.0001911663117087512, "x_imag and": 0.0011987628346523357, "wayward routing 6": 0.0012603222596472051, "therefore easily": 0.0010324233805955043, "multiplication by 10": 0.0012603222596472051, "would be a": 0.0005923490862842705, "not match": 0.0005839107699261458, "can be characterized": 0.0006170607511963861, "intended to": 0.0004574775349562099, "bitstreams are being": 0.0012603222596472051, "of that dynamic": 0.0011553905383997493, "for timing": 0.0007987355510232498, "for timing and": 0.0012603222596472051, "vendors provide": 0.0010324233805955043, "coverage": 0.00037159022525874583, "these problems it": 0.0012603222596472051, "dcstech the": 0.0011987628346523357, "an area of": 0.0007723241961626769, "been completed partial": 0.0012603222596472051, "must not": 0.0005200459163880136, "should be": 0.0005837634342713615, "systems functionality": 0.0023975256693046713, "is assigned a": 0.0006148461011481964, "since": -0.0036792459610913747, "reserved figure": 0.0010938286999233322, "real part and": 0.0010504222238299598, "controller synthesis dcsconfig": 0.0012603222596472051, "buffer mapped to": 0.0012603222596472051, "product p of": 0.0012603222596472051, "of the drl": 0.0012603222596472051, "configured onto": 0.0035962885039570068, "1 technology mapping": 0.0012603222596472051, "file and the": 0.0008970785794624274, "sides of the": 0.0006238991910956909, "techniques such as": 0.000590454944479647, "motomura new design": 0.0012603222596472051, "design representations": 0.0010938286999233322, "to the static": 0.001661962163635195, "ability to": 0.0009237276294181187, "fpga a library": 0.0012603222596472051, "configures a": 0.0010938286999233322, "and interfaces": 0.0007691926383539699, "very": -0.0002729952337375922, "allows the": 0.0006517491456383099, "j340 is displayed": 0.0012603222596472051, "motomura efficient": 0.0011987628346523357, "the imaginary": 0.0007166286046897406, "are special": 0.000642335163058496, "application of": 0.0002195418595784457, "control of": 0.00043984555489033725, "of the dynamic": 0.003245672282498038, "tool set provided": 0.0012603222596472051, "is unknown although": 0.0012603222596472051, "floorplanning based cad": 0.0012603222596472051, "design throws up": 0.0012603222596472051, "fig 2 4": 0.0010504222238299598, "5 it": 0.00048001320743830167, "order to actually": 0.0011553905383997493, "placed in": 0.0004637937405024769, "discusses the": 0.0005095015630180776, "the final problem": 0.0010939942309009234, "a dynamic design": 0.0012603222596472051, "can then be": 0.00045837533796005145, "in size": 0.0004814396358280908, "although the system": 0.0009889892964609049, "routing coming from": 0.0012603222596472051, "whole or partial": 0.0012603222596472051, "crf file options": 0.0025206445192944103, "multiplier s static": 0.0012603222596472051, "drl aware replacement": 0.0012603222596472051, "dcstech can": 0.0011987628346523357, "optimize the layout": 0.0011553905383997493, "need be considered": 0.0009656247980412257, "one temporal": 0.0009888396536561748, "are more difficult": 0.0008062766599257841, "can only": 0.0002637542396977876, "modify": 0.0003151146368617734, "instantiation label and": 0.0012603222596472051, "modular": 0.0007059780310218242, "an open file": 0.0011553905383997493, "prohibit constraint locating": 0.0012603222596472051, "within the sdf": 0.0012603222596472051, "time the simulation": 0.0011553905383997493, "synthesis tool": 0.0016707814239270316, "reduces the": 0.00029950919527107236, "citation on the": 0.000638545354899532, "achieve optimum results": 0.0012603222596472051, "at all": 0.0005406857821974605, "of dynamically reconfigurable": 0.005776952691998746, "solution to this": 0.0005709944993526952, "developed for this": 0.0009115386793221903, "family": 0.0005584900900350943, "usually achieve": 0.0010938286999233322, "of each dynamic": 0.0011553905383997493, "otherwise unconfigured fpga": 0.0012603222596472051, "require further processing": 0.0012603222596472051, "designer must": 0.0018080001077582977, "aimed": 0.00041783065809376433, "part of this": 0.0009592260724569745, "and possibly": 0.0004771969108056833, "like a wire": 0.0012603222596472051, "created the layout": 0.0012603222596472051, "of partitioning the": 0.0009656247980412257, "conventional": 0.0021950864598395577, "and is set": 0.0009656247980412257, "takes": -4.4161937755113775e-05, "contains": -0.00014255763555452204, "cad techniques such": 0.0012603222596472051, "sub design of": 0.0012603222596472051, "tool to help": 0.0011553905383997493, "taken": -7.314682527319929e-05, "combined with synthesis": 0.0012603222596472051, "jroute": 0.00328098965709227, "this enables back": 0.0012603222596472051, "comprises the": 0.0007444365147266039, "cells must": 0.0010938286999233322, "the different": 0.0003057755682255333, "this comprises the": 0.0012603222596472051, "the partitioning": 0.0005434624427113049, "file a new": 0.0012603222596472051, "that the routing": 0.0008838743428228508, "and a set": 0.0005007478650525763, "citation on": 0.0005759816144303707, "operate correctly": 0.0009273793629990234, "producing": 0.0002720936696238175, "the first": 7.805793792081087e-05, "an sdf": 0.0011987628346523357, "therefore to": 0.0005332875299998394, "s configuration interface": 0.0012603222596472051, "digital or hard": 0.0006126623291404926, "dynamic task to": 0.0012603222596472051, "numbers is calculated": 0.0012603222596472051, "of attribute from": 0.0012603222596472051, "behind the tool": 0.0012603222596472051, "included in": 0.0009758612521296575, "behind dcstech": 0.0011987628346523357, "same task": 0.0006930828734325128, "by combining": 0.00043543980613434355, "flow the": 0.0006986409925743289, "smallest unit of": 0.0010504222238299598, "original dcstech": 0.0011987628346523357, "cause problems if": 0.0012603222596472051, "of 10": 0.00040108374889126004, "in the partial": 0.0015835594534592675, "iteration and refinement": 0.0012603222596472051, "demonstrate the operation": 0.0012603222596472051, "prevents xact6000": 0.0011987628346523357, "exact method": 0.0008353907119635158, "optimization stage may": 0.0012603222596472051, "files used as": 0.0012603222596472051, "settings lock": 0.0011987628346523357, "removed from the": 0.001643410978795544, "the correct system": 0.0011553905383997493, "before terminal components": 0.0012603222596472051, "processors": 0.00015024999592658798, "a run": 0.0005200459163880136, "designing a dynamic": 0.0012603222596472051, "flow similar to": 0.0012603222596472051, "the standard": 0.0009204250418208167, "rapid design flow": 0.0012603222596472051, "at the end": 0.000344240291719374, "exists before": 0.0011987628346523357, "an accurate timing": 0.0012603222596472051, "routing in any": 0.0012603222596472051, "fpgas in section": 0.0012603222596472051, "no mechanism exists": 0.0012603222596472051, "systems using": 0.001040091832776027, "computer programming they": 0.0012603222596472051, "is available": 0.0005809255200029582, "under which tasks": 0.0012603222596472051, "as follows": 5.929737916509237e-05, "system to implement": 0.0012603222596472051, "for the static": 0.000871724678010146, "7 describes": 0.0008100038324457161, "in the context": 0.00034554192742029707, "a": 0, "control over component": 0.0012603222596472051, "systems functionality are": 0.0012603222596472051, "be exploited": 0.0004980083856624451, "lower level": 0.0005659920394420527, "tasks in designing": 0.0012603222596472051, "timing results sub": 0.0012603222596472051, "of performing": 0.0005659920394420527, "be required": 0.0019200528297532067, "generic and": 0.0024665102149588015, "xc6200 fpga a": 0.0012603222596472051, "process thereby": 0.0011987628346523357, "par tool and": 0.0012603222596472051, "domains figure": 0.0009550211543581351, "help": 0.00019504391517860358, "motomura new": 0.0011987628346523357, "the static domain": 0.0025206445192944103, "complex numbers consist": 0.0012603222596472051, "expertise to": 0.0011987628346523357, "away the connectivity": 0.0012603222596472051, "effort is": 0.000642335163058496, "which builds in": 0.0012603222596472051, "task otherwise": 0.0010938286999233322, "would blank out": 0.0012603222596472051, "supporting different target": 0.0012603222596472051, "a structural design": 0.0011553905383997493, "portable cad": 0.0011987628346523357, "functions rif": 0.0023975256693046713, "can only be": 0.00045590186554467807, "components that lock": 0.0012603222596472051, "times but": 0.0008100038324457161, "optimisations": 0.0007603738429994092, "actually": 1.0089466641251459e-05, "robertson james irvine": 0.0012603222596472051, "which compile": 0.0011987628346523357, "recombined": 0.0008220456888886898, "the reconfigurable datapath": 0.0012603222596472051, "design being": 0.0010324233805955043, "the four constant": 0.0012603222596472051, "as to ensure": 0.0009889892964609049, "a necessary step": 0.0010504222238299598, "propagation can": 0.0009273793629990234, "means that": 0.00036060237460954636, "environment based on": 0.0009656247980412257, "to completely": 0.0006169673844614495, "onto the fpga": 0.0012603222596472051, "should be possible": 0.0006759815185808633, "task activates": 0.0023975256693046713, "the vhdl netlist": 0.0012603222596472051, "tool 7": 0.0010938286999233322, "stopped": 0.00043646448902811354, "task is required": 0.0011553905383997493, "another factor in": 0.0011553905383997493, "and the design": 0.0007917797267296338, "blank": 0.0005979912126249225, "families for": 0.0010324233805955043, "option not": 0.0011987628346523357, "supported the xilinx": 0.0012603222596472051, "the tools since": 0.0012603222596472051, "the imaginary part": 0.0009453806429418422, "abstraction most of": 0.0012603222596472051, "a further": 0.0009004016507525588, "addition of": 0.0003993126538985109, "be supported with": 0.0010504222238299598, "dynasty uses": 0.0011987628346523357, "surrounded": 0.0011731121774365219, "all that was": 0.0011553905383997493, "flattening": 0.0007297943347186199, "seas of gates": 0.0011553905383997493, "7": -0.0035193365323095663, "was because": 0.0009040000538791488, "depends on both": 0.0008309810818175975, "of capabilities": 0.0017674812096757145, "way as to": 0.0008309810818175975, "verify the designs": 0.0012603222596472051, "were required in": 0.0011553905383997493, "translating dynamic": 0.0011987628346523357, "exploiting simulation": 0.0011987628346523357, "of conventional hardware": 0.0012603222596472051, "reason": 1.932065428621993e-05, "first page to": 0.0006575778707645514, "bidirectional": 0.0009864921107379484, "obviously changes in": 0.0012603222596472051, "design however the": 0.0010939942309009234, "the conversion process": 0.0011553905383997493, "with two": 0.00032122435014933737, "an hdl for": 0.0025206445192944103, "in expressing": 0.0008353907119635158, "format rif file": 0.0012603222596472051, "work with the": 0.0007084812014082839, "the designer to": 0.0052303480680608765, "numbers a and": 0.0010939942309009234, "conversion process in": 0.0012603222596472051, "the system hierarchy": 0.0012603222596472051, "currently carried": 0.0011987628346523357, "families for the": 0.0012603222596472051, "june 2004 ian": 0.0012603222596472051, "overlapping terminals": 0.0011987628346523357, "capabilities necessary for": 0.0012603222596472051, "component set the": 0.0012603222596472051, "the four multipliers": 0.0012603222596472051, "family exceed": 0.0011987628346523357, "dynasty a": 0.0011987628346523357, "are added": 0.0008223221132543133, "exactly the": 0.0006322474165110642, "absolute control": 0.0011987628346523357, "dcs cad": 0.004795051338609343, "dynamically reconfigurable fpgas": 0.003780966778941616, "changes in the": 0.0005018258347124396, "simple example": 0.0004490182170657126, "a constant": 0.00023537974869721943, "mechanism used": 0.0007444365147266039, "generated by synthesis": 0.0012603222596472051, "is another factor": 0.0012603222596472051, "this problem the": 0.0006491344564996076, "has an advantage": 0.0009275197049123102, "design at the": 0.0019779785929218098, "translation": 0.00024666481812341283, "not port": 0.0010938286999233322, "10 future work": 0.0011553905383997493, "sta": 0.0020176648030999817, "their multiplication": 0.0011987628346523357, "extensible with": 0.0011987628346523357, "level design flow": 0.0012603222596472051, "box similarly fig": 0.0012603222596472051, "as with": 0.0003966892412508939, "of area estimation": 0.0012603222596472051, "to modify": 0.00041497608913934175, "the columns": 0.00042388267908087215, "tools and some": 0.0012603222596472051, "static reserved a": 0.0012603222596472051, "components generated": 0.0010938286999233322, "this automated": 0.0010938286999233322, "design representation that": 0.0012603222596472051, "to reassemble": 0.0010938286999233322, "do not": 0.00014192804922365986, "solutions developed for": 0.0012603222596472051, "possible with": 0.0005635899853907491, "the technique will": 0.001016616933266297, "that share": 0.0006136575444014032, "cut signals to": 0.0025206445192944103, "or commercial": 0.0005477207720724747, "in that it": 0.0005566785692476562, "new rif file": 0.003780966778941616, "zone a": 0.0011987628346523357, "location on": 0.0023352624905156583, "which prevents xact6000": 0.0012603222596472051, "was used to": 0.000538036934244766, "has to be": 0.0003930274105427567, "of design also": 0.0012603222596472051, "in sections 5": 0.0008140756888880716, "wire once these": 0.0012603222596472051, "at higher": 0.0006504117990663544, "towards": 0.00010783313715655544, "the pipeline between": 0.0012603222596472051, "used after": 0.0008658640011481852, "with terminal": 0.0010938286999233322, "iteration may be": 0.001016616933266297, "file can be": 0.0009275197049123102, "since the registers": 0.0011553905383997493, "designed clearly": 0.0011987628346523357, "the runtime": 0.0005866448398286739, "the overall": 0.0005039352377664596, "xact6000 from": 0.0011987628346523357, "configuration interface the": 0.0012603222596472051, "of device features": 0.0012603222596472051, "of 50 ns": 0.0011553905383997493, "ns at 240": 0.0012603222596472051, "artefacts": 0.0008220456888886898, "is that standard": 0.0010939942309009234, "not necessary": 0.0004322091399940208, "management tool": 0.0009888396536561748, "appropriate configurations": 0.0011987628346523357, "temporal floorplanners": 0.0011987628346523357, "are removed from": 0.0007045133897188882, "or hard copies": 0.0006126623291404926, "bitstreams should include": 0.0012603222596472051, "was added however": 0.0012603222596472051, "presenting the challenges": 0.0012603222596472051, "of bitstream": 0.0011987628346523357, "the timing entries": 0.0012603222596472051, "exception of": 0.0010665750599996788, "specified at the": 0.0009453806429418422, "registers": 0.001597303948743566, "designer to specify": 0.0009889892964609049, "x_imag figure 5": 0.0012603222596472051, "device architectures": 0.0011987628346523357, "constraints terminal components": 0.0012603222596472051, "to operate": 0.0015881750861880027, "design techniques presented": 0.0012603222596472051, "static tasks": 0.0059938141732616785, "to cover the": 0.0007497163675713385, "of dcstech to": 0.0012603222596472051, "device architectures will": 0.0012603222596472051, "multiplier as": 0.0010938286999233322, "therefore a vital": 0.0012603222596472051, "task one": 0.0008100038324457161, "circuits to": 0.0008221700716529339, "that all necessary": 0.0012603222596472051, "been changed to": 0.0010504222238299598, "and functional": 0.000654613062310984, "terminal components are": 0.0012603222596472051, "support for any": 0.0011553905383997493, "designs from": 0.0009888396536561748, "cad framework": 0.009590102677218685, "apply a deactivate": 0.0012603222596472051, "x_imag p_real p_imag": 0.0012603222596472051, "its connectivity whereas": 0.0012603222596472051, "during": -0.0006803979383967468, "resources cannot": 0.0011987628346523357, "specific to": 0.000556594338869498, "to gate level": 0.0010939942309009234, "out into an": 0.0012603222596472051, "verification software": 0.0011987628346523357, "alteration": 0.0006824295773853025, "stored": 0.00011737350928972144, "vital vhdl and": 0.0012603222596472051, "x": -0.0004505575012650829, "an overview of": 0.0004740426492155798, "disruption the": 0.0010938286999233322, "ian robertson": 0.0011987628346523357, "designer has the": 0.0011553905383997493, "any column which": 0.0012603222596472051, "static task": 0.00411085035826467, "tools which are": 0.0012603222596472051, "still introduced as": 0.0012603222596472051, "hanging signals changes": 0.0012603222596472051, "architectures will mean": 0.0012603222596472051, "design files": 0.0011987628346523357, "can overwrite each": 0.0012603222596472051, "partial configuration files": 0.003780966778941616, "multiplier to begin": 0.0012603222596472051, "the pipeline": 0.000654613062310984, "still introduced": 0.0011987628346523357, "9 example": 0.0007784208301718861, "1 the product": 0.0010939942309009234, "the conventional": 0.0005112119296244022, "jbits from hdl": 0.0012603222596472051, "conversion of": 0.0013178622017273206, "to replicate": 0.0007522528547641619, "accidentally overwritten": 0.0011987628346523357, "conditions": -5.769554561711101e-05, "this time": 0.000388217581725841, "reconfiguration information reconfiguration": 0.0012603222596472051, "or fpga": 0.0011987628346523357, "without fee": 0.0005164541867420684, "then be recombined": 0.0012603222596472051, "existing work in": 0.0011553905383997493, "to partial configurations": 0.0012603222596472051, "both": -0.0026759525243207506, "the time consumed": 0.0011553905383997493, "nets therefore prevented": 0.0012603222596472051, "can visualise": 0.0011987628346523357, "designer assigns each": 0.0012603222596472051, "circuit is": 0.0006346568887771468, "tools meet": 0.0010938286999233322, "in it": 0.0004843301746378474, "as an error": 0.0009656247980412257, "of hardware": 0.000554329194451452, "the paper begins": 0.0010939942309009234, "conversion hence": 0.0011987628346523357, "configuration bitstream unless": 0.0012603222596472051, "to be": 4.605209076199221e-05, "is altered during": 0.0012603222596472051, "place by": 0.0010324233805955043, "after synthesis a": 0.0012603222596472051, "the dynamic multipliers": 0.0012603222596472051, "files required": 0.0010938286999233322, "terminals this": 0.0011987628346523357, "fig 1 figure": 0.0010504222238299598, "complies": 0.0007603738429994092, "allowing the multiplier": 0.0012603222596472051, "hanging ends of": 0.0012603222596472051, "levels the": 0.0006136575444014032, "challenges of drl": 0.0012603222596472051, "a configuration bitstream": 0.0012603222596472051, "in dynamic link": 0.0012603222596472051, "described": -0.0013781959267154123, "dynamic dynamic": 0.0021876573998466644, "implemented the partial": 0.0011553905383997493, "design for": 0.00048727252546226145, "describes": 0.0002171665248667417, "an advantage in": 0.0009275197049123102, "files were applied": 0.0012603222596472051, "using registers to": 0.0012603222596472051, "to which": 0.0008070263822948931, "have been performed": 0.0006931877588552477, "compromises": 0.0006824295773853025, "logic drl": 0.0023975256693046713, "advantage in": 0.0006504117990663544, "imag": 0.0038018692149970465, "reside on": 0.0007691926383539699, "modelling": 0.0006979053295805091, "reserving areas on": 0.0012603222596472051, "reserving areas of": 0.0012603222596472051, "level vital compliant": 0.0012603222596472051, "representing all": 0.0008353907119635158, "to work": 0.0006773027137110857, "support for drl": 0.0012603222596472051, "into the": 0.000573034780963297, "by instantiating": 0.0007882412093874144, "domain log file": 0.0025206445192944103, "apr the configuration": 0.0012603222596472051, "above the structural": 0.0012603222596472051, "of file": 0.0007987355510232498, "coefficient supported as": 0.0012603222596472051, "carry out": 0.0004771969108056833, "guide": 0.00022969932111923538, "match any design": 0.0012603222596472051, "p_real 10": 0.0023975256693046713, "sdf file a": 0.0012603222596472051, "on which conventional": 0.0012603222596472051, "scale integration vlsi": 0.0007445491715841594, "framework the": 0.001146849069101133, "code combined": 0.0011987628346523357, "in a dynamic": 0.0007550636042614705, "long run times": 0.0011553905383997493, "swappable tasks": 0.0011987628346523357, "are mutually": 0.0024165113684040556, "task but": 0.0007784208301718861, "can be generated": 0.0005644720476902827, "the bounding box": 0.0009275197049123102, "description the": 0.0006775160109280062, "belong": 0.00019899283285137762, "while section 5": 0.0009453806429418422, "set is": 0.0006179695256106702, "copy otherwise or": 0.0008838743428228508, "set in": 0.0003739216070293479, "c are": 0.000789923798519064, "circuit is in": 0.0012603222596472051, "to terminate": 0.0011368620356326821, "modification": 0.0001861633633450314, "composition": 0.00028604328649949897, "conflict": 0.00030414431046607636, "way over time": 0.0012603222596472051, "used": -0.0171194495149844, "requires only": 0.0004902686656763432, "further processed": 0.0009888396536561748, "transforms performed": 0.0011987628346523357, "and routing within": 0.0011553905383997493, "coefficient multipliers need": 0.0012603222596472051, "is unaltered": 0.0011987628346523357, "user": 0.0001554181323246033, "performed when": 0.0007369989002178327, "fpga and deactivate": 0.0012603222596472051, "level indeed most": 0.0012603222596472051, "multiplication by": 0.001326745373775251, "components used": 0.0009888396536561748, "exceed their bounding": 0.0012603222596472051, "obviously": 0.00015304098512533733, "with sufficient test": 0.0012603222596472051, "conventional design": 0.0009888396536561748, "connectivity between the": 0.001016616933266297, "the designer is": 0.0009453806429418422, "relevant timing": 0.0021876573998466644, "the xc6200 and": 0.0012603222596472051, "may be extended": 0.000822294492063293, "16 can": 0.0008498670143238875, "top level": 0.0005413750784394999, "possible to automate": 0.0011553905383997493, "compliant gate level": 0.0012603222596472051, "a reconfiguration": 0.0010938286999233322, "and sdf": 0.0023975256693046713, "shows that": 0.00014778054024688228, "their multiplication factor": 0.0012603222596472051, "rtl and": 0.0009550211543581351, "constraint prohibit": 0.0011987628346523357, "between the": 0.00034579352433134164, "families were outlined": 0.0012603222596472051, "and memory in": 0.0011553905383997493, "the resources": 0.0005455774198013467, "vhdl entity": 0.0010938286999233322, "to optimize the": 0.0006286301923400338, "a select set": 0.0023107810767994987, "fpga the design": 0.0012603222596472051, "generation which are": 0.0012603222596472051, "remaining": 1.8440214464302084e-05, "march": 6.638296938286303e-05, "ccm compilers include": 0.0012603222596472051, "fpga areas can": 0.0012603222596472051, "surrounding environment": 0.0020648467611910086, "accurate estimates of": 0.0009275197049123102, "dynamic tasks tasks": 0.0012603222596472051, "reserving areas": 0.0023975256693046713, "and that copies": 0.0006148461011481964, "tools accurate": 0.0011987628346523357, "stage and": 0.000654613062310984, "domain one": 0.0009040000538791488, "signal": 0.00038628735265030525, "operation therefore": 0.0008658640011481852, "not made": 0.0004948683423213437, "by the coefficients": 0.0010939942309009234, "static and dynamic": 0.0014600304335623724, "euromicro journal v": 0.000734708787567906, "mutex set component": 0.0012603222596472051, "firstly all the": 0.0011553905383997493, "are closely": 0.0005866448398286739, "for simplicity": 0.00030952475513762657, "while the area": 0.0011553905383997493, "some": -0.0034121478869265126, "bitstream generation it": 0.0012603222596472051, "had incomplete connectivity": 0.0012603222596472051, "and after processing": 0.0010939942309009234, "dynamic design representation": 0.0012603222596472051, "describing": 0.00019058459363908493, "conversion of a": 0.001016616933266297, "exceeding": 0.0005128629472108971, "on the timing": 0.0009889892964609049, "coexist with": 0.0009273793629990234, "netlist that matches": 0.0012603222596472051, "run": -6.580529685762795e-05, "bitstream for each": 0.0012603222596472051, "and routing": 0.003953586605181961, "processing": 5.4411862500721185e-05, "platform s supporting": 0.0012603222596472051, "compiler jhdl": 0.0011987628346523357, "many situations": 0.0006775160109280062, "hence the": 0.00022241012273581848, "of the domain": 0.0005942662860051297, "architecture independent and": 0.0011553905383997493, "could simplify this": 0.0012603222596472051, "conflict will": 0.0009888396536561748, "verification approach": 0.0009550211543581351, "be characterized by": 0.0006931877588552477, "added by": 0.0006986409925743289, "like a": 0.00044209229144039097, "simulation": 0.0014555480472634413, "the hierarchy": 0.0022737240712653642, "overview dcstech": 0.0011987628346523357, "of the basic": 0.0005521793629761693, "component connectivity and": 0.0012603222596472051, "block": 8.552402557489568e-05, "are special components": 0.0012603222596472051, "dynamic timing": 0.0023975256693046713, "p_real and": 0.0023975256693046713, "operate correctly however": 0.0012603222596472051, "a complete": 0.0002836951490170681, "describing the": 0.00041887759280617135, "within": -0.002118143767723576, "unconnected circuits being": 0.0012603222596472051, "possibly including": 0.0009550211543581351, "control over hierarchy": 0.0012603222596472051, "the new revision": 0.0012603222596472051, "commercial advantage": 0.0005164541867420684, "the array the": 0.0009656247980412257, "four constant": 0.0011987628346523357, "prevents xact6000 from": 0.0012603222596472051, "within a mutex": 0.0012603222596472051, "in the new": 0.0005830980676087224, "routing to and": 0.0012603222596472051, "placing": 0.00035711601253455216, "each partial circuit": 0.0025206445192944103, "operate at different": 0.0012603222596472051, "those of the": 0.0010036516694248792, "tools cannot cope": 0.0012603222596472051, "standard back": 0.0009550211543581351, "between the inputs": 0.0010939942309009234, "the remaining": 0.0002107885821376783, "however this is": 0.000606287817945539, "checked for conflicts": 0.0012603222596472051, "additional design and": 0.0012603222596472051, "location constraints this": 0.0012603222596472051, "floating connections": 0.0023975256693046713, "speed critical": 0.0011987628346523357, "information this was": 0.0011553905383997493, "static timing analysis": 0.0019779785929218098, "architectures will": 0.0010324233805955043, "design support for": 0.0011553905383997493, "connection using": 0.0009888396536561748, "in the mutex": 0.0012603222596472051, "circuits": 0.005013140291767356, "availability of": 0.00045259138402453176, "prohibiting other logic": 0.0012603222596472051, "particularly in the": 0.0007917797267296338, "similar": -0.0006672623799342165, "the virtex however": 0.0025206445192944103, "written to": 0.0011678215398522917, "a mainstream commercial": 0.0012603222596472051, "the dcstech": 0.0011987628346523357, "and 7 fig": 0.0012603222596472051, "resources that": 0.0006775160109280062, "reconfiguration bitstreams therefore": 0.0012603222596472051, "than one function": 0.0010504222238299598, "to verify": 0.0006158184196120792, "to obtain": 0.0004821730510849992, "is summarized b": 0.0011553905383997493, "through the": 0.0003774191431857083, "of routing": 0.0018610461836576107, "number of changes": 0.0009656247980412257, "input dynamic system": 0.0012603222596472051, "that area": 0.0009550211543581351, "of the solutions": 0.0006968714064467358, "with the dynamic": 0.0018230773586443807, "line connected": 0.0010324233805955043, "mutex sets the": 0.0012603222596472051, "however such a": 0.0008140756888880716, "advantages such": 0.0009550211543581351, "supported the domain": 0.0012603222596472051, "cad tools supporting": 0.0012603222596472051, "and the": 0.0, "backannotated timing simulation": 0.0012603222596472051, "fig 3 after": 0.0011553905383997493, "application": -0.00041310666526373955, "paper concludes with": 0.0008604731180411529, "10 j12 the": 0.0012603222596472051, "task design and": 0.0023107810767994987, "correctly however only": 0.0012603222596472051, "summarized b introduction": 0.0010939942309009234, "evident in": 0.0007103965637748345, "a reconfigure": 0.0011987628346523357, "placement and therefore": 0.0012603222596472051, "granted without fee": 0.000602177610316584, "hierarchy of the": 0.001743449356020292, "reconfiguration two": 0.0011987628346523357, "assigned a": 0.000930172579374793, "seen it used": 0.0012603222596472051, "overlying terminal": 0.0011987628346523357, "dynamic simulation": 0.0008353907119635158, "e": -0.0011040245780776173, "e merging the": 0.0012603222596472051, "both these": 0.0005352714839086144, "before synthesis": 0.0011987628346523357, "are required vasilko": 0.0012603222596472051, "reports on a": 0.0010939942309009234, "requires": -0.0004227949488675992, "to control": 0.00038987958829491955, "as reported in": 0.0008499956261601955, "the tool may": 0.0011553905383997493, "s timing and": 0.0012603222596472051, "be hardwired into": 0.0012603222596472051, "made available for": 0.001016616933266297, "a designer": 0.0007231235426103087, "back annotated timing": 0.0012603222596472051, "these columns must": 0.0012603222596472051, "evaluation of": 0.0002519676188832298, "has therefore": 0.0009888396536561748, "hanging signals to": 0.0025206445192944103, "support a": 0.0005455774198013467, "level of abstraction": 0.005078224653562201, "the major changes": 0.0011553905383997493, "requires four multipliers": 0.0012603222596472051, "can be used": 0.0006104178697475379, "to operate at": 0.0009115386793221903, "instantiating the dynamic": 0.0012603222596472051, "area estimation": 0.0010324233805955043, "special components used": 0.0012603222596472051, "in white indicates": 0.0012603222596472051, "required to obtain": 0.002442227066664215, "placed into a": 0.0009275197049123102, "ruby 9 pebble": 0.0012603222596472051, "the principles behind": 0.0023107810767994987, "implementing dcstech requirements": 0.0012603222596472051, "can be verified": 0.0006262467850755638, "allow control over": 0.0012603222596472051, "no such": 0.00044436938571534493, "p 285": 0.0008100038324457161, "assignments": 0.00030414431046607636, "to it as": 0.000871724678010146, "resources in a": 0.0009453806429418422, "although many": 0.0007444365147266039, "design dcstech has": 0.0012603222596472051, "configurations": 0.002296060496079735, "switches are": 0.0008100038324457161, "the multiplication": 0.0006633726868876255, "a subtractor": 0.0010324233805955043, "in section 2": 0.00025517099732232616, "platform s capabilities": 0.0012603222596472051, "of all": 0.00024243417427610435, "visualise the": 0.0011987628346523357, "there is no": 0.0002200508546060365, "framework partial run": 0.0012603222596472051, "in section 8": 0.0017657499040904282, "in section 9": 0.0007084812014082839, "assignments dcstech": 0.0011987628346523357, "dcsim creates": 0.0011987628346523357, "part and": 0.0006041278421010139, "static conversion as": 0.0012603222596472051, "283 may 2004": 0.0012603222596472051, "look up table": 0.0008499956261601955, "since this compromises": 0.0012603222596472051, "bitstream generation and": 0.0012603222596472051, "using a combination": 0.0008401922098815178, "or buffer": 0.0008658640011481852, "resources care": 0.0011987628346523357, "connected to and": 0.0011553905383997493, "something that is": 0.001016616933266297, "s bounding box": 0.0012603222596472051, "pebble also": 0.0011987628346523357, "signals to a": 0.0032819826927027703, "annotated vital": 0.0011987628346523357, "because designs": 0.0011987628346523357, "place similarly floating": 0.0012603222596472051, "compilers partition the": 0.0012603222596472051, "commercial": 0.0005096336522260872, "11 allow the": 0.0012603222596472051, "includes both": 0.0006463210808722992, "fig 4 the": 0.0006759815185808633, "may enable the": 0.0011553905383997493, "or classroom use": 0.0005962071239738614, "configuration status": 0.0011987628346523357, "necessary connections": 0.0010938286999233322, "one reserved": 0.0011987628346523357, "libraries targeted": 0.0011987628346523357, "original rif": 0.0011987628346523357, "to actually implement": 0.0010939942309009234, "if statement": 0.0007369989002178327, "possible that routing": 0.0012603222596472051, "a backannotated": 0.0011987628346523357, "timing and configuration": 0.0012603222596472051, "commercial fpga the": 0.0012603222596472051, "with the partial": 0.0008499956261601955, "to those of": 0.0005463713500133205, "sections 5 and": 0.0007606039803610919, "used by": 0.0004462650536671882, "level dcstech": 0.0011987628346523357, "a matching": 0.0005980816939704552, "to gate": 0.0009888396536561748, "terminals this is": 0.0012603222596472051, "frame": 0.00024269736268183996, "device therefore": 0.0011987628346523357, "box when": 0.0009273793629990234, "use register": 0.0009888396536561748, "drl design support": 0.0012603222596472051, "remains": 1.8000112412358333e-05, "fpga over": 0.0011987628346523357, "of the two": 0.00029231719691147476, "this file describes": 0.0012603222596472051, "exclusive tasks": 0.0023975256693046713, "found when the": 0.0009453806429418422, "cad framework provides": 0.0012603222596472051, "compilation tools for": 0.0025206445192944103, "intent of the": 0.001016616933266297, "conflicts between circuits": 0.0012603222596472051, "of these requirements": 0.0009889892964609049, "different points in": 0.0009275197049123102, "steps have": 0.0007987355510232498, "original rtl design": 0.0012603222596472051, "stage the terminal": 0.0012603222596472051, "of current research": 0.0009656247980412257, "dcstech handles": 0.0011987628346523357, "hardware tr hardware": 0.0012603222596472051, "throws up": 0.0011987628346523357, "machines ccms for": 0.0012603222596472051, "time of": 0.0002316009013444275, "24 26": 0.0006010756860887834, "useful in": 0.000334295755578521, "meet": 0.000544187339247635, "on all the": 0.0006411258915708362, "vhdl entity of": 0.0012603222596472051, "bitstreams depends on": 0.0012603222596472051, "contribute any": 0.0009550211543581351, "control": -0.000159920834910459, "placed into": 0.0006930828734325128, "is not": 1.7547967211484135e-05, "logic array": 0.007656800899463325, "addition to processing": 0.0011553905383997493, "would allow": 0.0005520958133676088, "concludes with": 0.0006346568887771468, "an example": 0.00014888586973079131, "different target": 0.0009550211543581351, "removed use register": 0.0012603222596472051, "improving performance a": 0.0012603222596472051, "other dynamically reconfigurable": 0.0025206445192944103, "a new dynamic": 0.0011553905383997493, "optimised": 0.0007165201888645228, "both logic": 0.0010938286999233322, "located": 0.00024666481812341283, "mapping this": 0.0009273793629990234, "p_imag after": 0.0011987628346523357, "design the technique": 0.0012603222596472051, "changes required in": 0.0011553905383997493, "for large": 0.0003005399781731212, "is incorrectly designed": 0.0012603222596472051, "constant complex": 0.0032814860997699966, "area the": 0.0006203487278858702, "placed in such": 0.0011553905383997493, "placement and routing": 0.0021008444476599197, "2 in": 0.00016710815860393862, "verify their timing": 0.0012603222596472051, "system involves the": 0.0012603222596472051, "process and": 0.00040108374889126004, "between families for": 0.0012603222596472051, "each dynamic task": 0.010082578077177641, "that the drivers": 0.0012603222596472051, "a configuration": 0.0017052930534490229, "terminal component connectivity": 0.0012603222596472051, "although it": 0.000412106932613606, "design domain": 0.004129693522382017, "automatic configuration": 0.0010938286999233322, "the various": 0.00031837405874870746, "set and can": 0.0010939942309009234, "through the configuration": 0.0012603222596472051, "files represent non": 0.0012603222596472051, "to loading": 0.0010938286999233322, "to be extensible": 0.002187988461801847, "the component": 0.0004625111711329038, "reset input is": 0.0012603222596472051, "on these static": 0.0011553905383997493, "including": -0.0001498545060953135, "not need": 0.00035856686618784904, "physical bounding": 0.0011987628346523357, "although the": 0.0006792314219979205, "named after their": 0.0010939942309009234, "temporal": 0.0009337894404901589, "allow timing": 0.0010938286999233322, "verify timing is": 0.0012603222596472051, "of capabilities most": 0.0012603222596472051, "tools to": 0.0011571614192425167, "to activate": 0.0007691926383539699, "architecture user": 0.0011987628346523357, "the technique has": 0.001016616933266297, "dynamic behavior in": 0.0011553905383997493, "lines or": 0.0007299047590392008, "while accepting location": 0.0012603222596472051, "in one": 0.00021741259765592328, "to overcome": 0.0004409651821559365, "therefore be supported": 0.0012603222596472051, "generation 12 r": 0.0012603222596472051, "circuit containing two": 0.0012603222596472051, "the complex multiplier": 0.0012603222596472051, "were represented": 0.0008658640011481852, "the placement and": 0.0010939942309009234, "run times but": 0.0012603222596472051, "no output connection": 0.0012603222596472051, "operation the two": 0.0012603222596472051, "the application": 0.0007293833326221213, "overwritten while it": 0.0012603222596472051, "attributes associated with": 0.0010504222238299598, "dcsim to": 0.0023975256693046713, "damage the": 0.0010324233805955043, "an area": 0.0005635899853907491, "a method": 0.0008369815204951118, "logic systems new": 0.0012603222596472051, "place and": 0.001326745373775251, "designed clearly the": 0.0012603222596472051, "a wire": 0.0015045057095283238, "as the apis": 0.0012603222596472051, "it could": 0.00043543980613434355, "dcstech dynamic dynamic": 0.0012603222596472051, "the a a": 0.0009275197049123102, "set solves": 0.0010938286999233322, "including vhdl and": 0.0012603222596472051, "similar idea but": 0.0011553905383997493, "constitute": 0.0003287897112331277, "within the drl": 0.0012603222596472051, "incorrectly designed": 0.0011987628346523357, "signals to fixed": 0.0012603222596472051, "of partial": 0.0009745450509245229, "special": -0.00015677295029105788, "file this": 0.0008498670143238875, "xilinx alliance": 0.0011987628346523357, "to this problem": 0.0005177209124457257, "models suitable for": 0.0010939942309009234, "logic journal": 0.0010324233805955043, "challenge is found": 0.0012603222596472051, "therefore requires four": 0.0012603222596472051, "of control over": 0.001016616933266297, "conclusions this": 0.0006203487278858702, "annotation capabilities necessary": 0.0012603222596472051, "over routing": 0.0010938286999233322, "circuits in place": 0.0012603222596472051, "10 j12status": 0.0023975256693046713, "dynamic task and": 0.0012603222596472051, "to indicate that": 0.000590454944479647, "task to": 0.000556594338869498, "to a": 0.00010550288412418767, "completely": 7.378263333511897e-05, "the correct routing": 0.0012603222596472051, "apr layout of": 0.0012603222596472051, "simulation model": 0.0032316054043614964, "vhdl models": 0.0019776793073123496, "similar idea": 0.0008353907119635158, "route": 0.0007313220458725563, "static to dynamic": 0.003780966778941616, "times": -0.0003369768141251649, "the signal": 0.0005164541867420684, "with as much": 0.0009453806429418422, "model further details": 0.0012603222596472051, "to damage": 0.0011987628346523357, "are factors that": 0.0011553905383997493, "coexist with its": 0.0012603222596472051, "clock speed": 0.0008498670143238875, "fpga the dcs": 0.0012603222596472051, "the dynamic tasks": 0.0050412890385888205, "automating": 0.0005312474188851771, "that affect circuit": 0.0012603222596472051, "path and set": 0.0012603222596472051, "240 ns task": 0.0012603222596472051, "across different": 0.0006309550577133789, "task are not": 0.0012603222596472051, "two changes necessary": 0.0012603222596472051, "the best": 0.00017846638389230305, "also taken": 0.0009040000538791488, "prevent static circuit": 0.0012603222596472051, "quality": 0.0001393132265603964, "be thought of": 0.0005478036595985147, "synthesised after": 0.0011987628346523357, "management": 0.00016387482024425609, "to overcome these": 0.0008309810818175975, "virtex platform": 0.0011987628346523357, "system this": 0.0004785990385477084, "vhdl models suitable": 0.0012603222596472051, "and file flow": 0.0012603222596472051, "is no need": 0.0005366890921115634, "design s dynamic": 0.0012603222596472051, "gray indicate": 0.0011987628346523357, "annotated timing analysis": 0.0012603222596472051, "hardware design and": 0.001016616933266297, "abstractions such": 0.0009040000538791488, "of each": 0.00043040473196914427, "vlsi systems": 0.0006504117990663544, "configure": 0.001233748091953319, "remain generic and": 0.0012603222596472051, "format ucf": 0.0011987628346523357, "at a": 0.00038539436413283684, "exactly": -7.225708564557009e-05, "lists": 0.0001564222368055517, "deals with": 0.00043873330503874856, "options dcsim s": 0.0025206445192944103, "from registers": 0.0010324233805955043, "design simulation": 0.0011987628346523357, "since no": 0.0004964308088648288, "pebble a language": 0.0012603222596472051, "out all the": 0.0009115386793221903, "designs from vhdl": 0.0012603222596472051, "architecture s cad": 0.0012603222596472051, "conversion therefore": 0.0011987628346523357, "work 11 conclusions": 0.0012603222596472051, "the two dynamic": 0.0011553905383997493, "tools for": 0.0013613987750924783, "providing": 0.00011635901475610701, "system often changes": 0.0012603222596472051, "mutex set this": 0.0012603222596472051, "california usa to": 0.0012603222596472051, "has the ability": 0.0017677486856457016, "in rtl": 0.0010324233805955043, "also a lot": 0.0012603222596472051, "be placed and": 0.0011553905383997493, "both hanging": 0.0011987628346523357, "unchanged": 0.00025070350103207245, "these can": 0.0005734245345505665, "design such": 0.0009273793629990234, "usually applied to": 0.001016616933266297, "based on": 9.640899109354027e-05, "and verify": 0.001420793127549669, "is presented in": 0.00047867146576298494, "own the": 0.0008498670143238875, "and section 7": 0.0008604731180411529, "that contribute": 0.0007369989002178327, "describe the": 0.00022025575745033014, "to the overall": 0.0007167370533284649, "designed as a": 0.001016616933266297, "be increased": 0.0005951436489729429, "able": -0.00010722772163058455, "5 circuit to": 0.0012603222596472051, "the reserved": 0.0017317280022963704, "therefore may enable": 0.0012603222596472051, "to verify timing": 0.0012603222596472051, "tools are closely": 0.0011553905383997493, "carry out many": 0.0012603222596472051, "incomplete connectivity such": 0.0012603222596472051, "the jbits": 0.0035962885039570068, "dcstech is": 0.0035962885039570068, "problem these are": 0.0012603222596472051, "the 10 task": 0.0012603222596472051, "the back annotation": 0.0012603222596472051, "to be changed": 0.0014251076815369134, "connected": 0.000149427066424465, "task are": 0.0015209777885386883, "the static": 0.008466473519609458, "need be": 0.000654613062310984, "other coefficients the": 0.0012603222596472051, "and specify its": 0.0012603222596472051, "consequences": 0.0003206024009575416, "compilers partition": 0.0011987628346523357, "asserted allowing the": 0.0012603222596472051, "dcsim is": 0.0011987628346523357, "should be readily": 0.0025206445192944103, "dcstech bitstream original": 0.0025206445192944103, "is constraining the": 0.0012603222596472051, "issues that": 0.0005709081028480269, "device but a": 0.0012603222596472051, "and subtractor in": 0.0012603222596472051, "of fpgas": 0.0018547587259980468, "family and": 0.0008837406048378573, "the required implementation": 0.0012603222596472051, "are removed and": 0.0008401922098815178, "may enable": 0.0008658640011481852, "reconfiguration information format": 0.0012603222596472051, "emerging": 0.0004386669308624945, "tasks must": 0.0007987355510232498, "the resulting dynamic": 0.0011553905383997493, "multi architecture support": 0.0012603222596472051, "that routing": 0.0008658640011481852, "period these can": 0.0012603222596472051, "mapping of": 0.0004996013799794955, "generated possibly": 0.0011987628346523357, "final bitstream": 0.0011987628346523357, "routing resources": 0.0032814860997699966, "simplifies the changes": 0.0012603222596472051, "netlist conversion": 0.0023975256693046713, "based": -0.002580143784145477, "different fpga families": 0.0012603222596472051, "and some handcrafting": 0.0012603222596472051, "timing results": 0.0015383852767079397, "ns at": 0.0010938286999233322, "backannotated": 0.001977380112258293, "terminate hanging": 0.0023975256693046713, "area is added": 0.0012603222596472051, "achieve": 7.760032643557352e-05, "customize his": 0.0011987628346523357, "making two changes": 0.0012603222596472051, "placement information on": 0.0012603222596472051, "the designs functionality": 0.0012603222596472051, "conventional simulator although": 0.0012603222596472051, "increases the similarity": 0.0012603222596472051, "overall": 8.742823099539362e-05, "assumed for the": 0.0009453806429418422, "custom computing machines": 0.0011553905383997493, "gray": 0.0004064462738070107, "processes": 0.00011992084355627509, "a second driver": 0.0025206445192944103, "the configuration": 0.0032236817327026238, "to implement": 0.0005275084793955752, "the input": 0.0007027189689194689, "processed": 0.0002387979375059203, "and routed": 0.0038200846174325405, "contain": -2.720593125036061e-05, "5 describes how": 0.0010504222238299598, "must have": 0.0003047173329076945, "and reconfigurable hardware": 0.0012603222596472051, "multiplying": 0.0003287897112331277, "corresponding zone thus": 0.0012603222596472051, "routing has": 0.0008498670143238875, "8 indicate the": 0.0012603222596472051, "operates": 0.0003194607897487132, "computer": -0.00012870664182938903, "zone the generation": 0.0012603222596472051, "situations that most": 0.0012603222596472051, "lut": 0.0016994768828038037, "the concepts": 0.0005129405478989303, "written to be": 0.0011553905383997493, "of our design": 0.0008499956261601955, "of portability": 0.0008837406048378573, "registers adder": 0.0011987628346523357, "circuit disruption": 0.0011987628346523357, "12 r verification": 0.0012603222596472051, "correctly": 0.00015248087367321394, "use their": 0.0007299047590392008, "performed on": 0.0003915574204821085, "b floorplan of": 0.0025206445192944103, "to dynamic domain": 0.0025206445192944103, "static circuits within": 0.0012603222596472051, "into a single": 0.0005040034395356259, "subtle errors in": 0.0011553905383997493, "dynamic link libraries": 0.0012603222596472051, "reference files used": 0.0012603222596472051, "interfere": 0.0004408984703280763, "each block": 0.0005293916953960009, "number multiplier is": 0.0012603222596472051, "be found to": 0.0008970785794624274, "or design": 0.0009888396536561748, "within the bounding": 0.0012603222596472051, "design approach limits": 0.0012603222596472051, "4 automating dynamic": 0.0012603222596472051, "limits": 0.00021456950227500616, "netlist conversion to": 0.0012603222596472051, "manual process": 0.0010324233805955043, "task locations": 0.0011987628346523357, "tasks are": 0.0016179437847504501, "estimation": 0.0002029658354254272, "architecture support and": 0.0012603222596472051, "and should be": 0.0006826361238675621, "are created": 0.0004964308088648288, "both sides": 0.00048727252546226145, "8 bitstream": 0.0011987628346523357, "14 15 which": 0.0011553905383997493, "status of": 0.0005237194163118181, "design and file": 0.0012603222596472051, "reconfigure only": 0.0011987628346523357, "array to be": 0.0009889892964609049, "compiler jroute": 0.0011987628346523357, "addition": -0.0007617922648529177, "any optimisations": 0.0011987628346523357, "other architectures relies": 0.0012603222596472051, "preventing partial circuits": 0.0012603222596472051, "period these": 0.0009550211543581351, "a bidirectional": 0.0007444365147266039, "applied to": 0.0009183848494584474, "need to be": 0.0013531333797219102, "the partitioning process": 0.0010504222238299598, "xilinx virtex family": 0.0011553905383997493, "lut is configured": 0.0012603222596472051, "location ranges": 0.0011987628346523357, "result all": 0.0007987355510232498, "mapping and": 0.000642335163058496, "area requirements of": 0.0011553905383997493, "a result all": 0.000871724678010146, "requirements with": 0.0016443401433058678, "level the": 0.0004409651821559365, "components the": 0.0005044760848841586, "up many": 0.0009550211543581351, "7 luk et": 0.0012603222596472051, "system is captured": 0.0010939942309009234, "of its own": 0.0007550636042614705, "the back": 0.0005866448398286739, "the original design": 0.0039559571858436195, "the system custom": 0.0012603222596472051, "rather than a": 0.0005478036595985147, "tool was written": 0.0012603222596472051, "can be hardwired": 0.0011553905383997493, "of dynamic": 0.000917443508257745, "the virtex": 0.014385154015828027, "of the tool": 0.0008401922098815178, "abstraction therefore": 0.0011987628346523357, "flattening these files": 0.0012603222596472051, "is de asserted": 0.0012603222596472051, "design throws": 0.0011987628346523357, "are the real": 0.0010504222238299598, "consists of several": 0.0007606039803610919, "hardware from": 0.0019776793073123496, "the partial configuration": 0.003466171615199248, "however the": 0.0003980043782987507, "been placed": 0.0016707814239270316, "partition the dynamic": 0.0011553905383997493, "design representation": 0.0020648467611910086, "parts": 0.00035436395832053177, "attribute because": 0.0010324233805955043, "series of": 0.0007020257833002315, "party": 0.00048136680078484897, "netlist level and": 0.0012603222596472051, "synthesised gate level": 0.0012603222596472051, "time it": 0.000368657023211084, "tools along": 0.0010938286999233322, "the array concurrently": 0.0012603222596472051, "rloc constraints terminal": 0.0012603222596472051, "to simulate": 0.0013991669500256845, "or to redistribute": 0.0006126623291404926, "effect": -2.1056971800059067e-05, "figure 8": 0.00023576102557823424, "ctr mahmoud": 0.0011987628346523357, "to redistribute": 0.0005078090529624389, "to operate with": 0.0009656247980412257, "design the resulting": 0.0011553905383997493, "use is granted": 0.000602177610316584, "figure 1": 8.12821849450719e-05, "figure 2": 9.318437074569508e-05, "figure 3": 0.00011234260056323903, "figure 4": 0.00012898762583283418, "figure 5": 0.0001578656082748976, "figure 6": 0.0002060173164238039, "figure 7": 0.00020839171977942545, "way as": 0.0004037746094534512, "which is 42": 0.0011553905383997493, "and lava": 0.0011987628346523357, "i": -0.0005979912126249225, "well": -0.000771390369417722, "it used with": 0.0012603222596472051, "for drl design": 0.0025206445192944103, "computer programming": 0.0005684310178163411, "position in": 0.0009686603492756948, "advantages in": 0.0007691926383539699, "provided that copies": 0.0006105085711489703, "verify the": 0.00045624252938093827, "dcsim s": 0.0035962885039570068, "is partial": 0.0008100038324457161, "effect a gate": 0.0012603222596472051, "for devices": 0.0010324233805955043, "routing api for": 0.0012603222596472051, "user constraints": 0.0010938286999233322, "being produced either": 0.0012603222596472051, "journal of systems": 0.0006193071811522778, "accurate": 0.00020284617940274468, "first page": 0.000558892188443128, "interfaces with several": 0.0012603222596472051, "used it is": 0.0007917797267296338, "to facilitate this": 0.0010504222238299598, "how they": 0.000502834897895664, "the conventional tools": 0.0012603222596472051, "classroom use is": 0.000602177610316584, "by static tasks": 0.0012603222596472051, "of terminals is": 0.0012603222596472051, "appropriate configurations in": 0.0012603222596472051, "i e": 5.5207161822654664e-05, "to produce vital": 0.0012603222596472051, "box loc": 0.0011987628346523357, "capabilities necessary": 0.0011987628346523357, "dcsim 1": 0.0011987628346523357, "adders surrounding": 0.0011987628346523357, "of files": 0.0007691926383539699, "files represent a": 0.0012603222596472051, "the mapping of": 0.0006968714064467358, "partial configuration bitstream": 0.0012603222596472051, "of the static": 0.0022186506194302046, "at different": 0.0008864539791635159, "is activated": 0.0007604888942693442, "routing connectivity": 0.0011987628346523357, "2 and configuration": 0.0012603222596472051, "limits the portability": 0.0012603222596472051, "5 changes": 0.0011987628346523357, "jbits from": 0.0011987628346523357, "and improving": 0.0007369989002178327, "necessary": -0.0006830015736113706, "2 before": 0.0007231235426103087, "exploiting": 0.00021879693901534584, "static circuits are": 0.0012603222596472051, "6 and": 0.00026117434055212505, "after apr on": 0.0012603222596472051, "a simulation model": 0.0009275197049123102, "generation of": 0.00035926930361103064, "logic synthesizing": 0.0011987628346523357, "by locating both": 0.0012603222596472051, "results dynamic": 0.0023975256693046713, "reconfiguration zone": 0.0011987628346523357, "be made": 0.0005515300735042544, "would be": 0.0005338463964000257, "in other mutex": 0.0025206445192944103, "design specification simulation": 0.0012603222596472051, "synthesis a further": 0.0012603222596472051, "library": 0.0002180872980022602, "the p": 0.000406507772713624, "way over": 0.0010938286999233322, "components must": 0.0008221700716529339, "static task if": 0.0012603222596472051, "real _": 0.0011987628346523357, "a language": 0.00044209229144039097, "a xcv50": 0.0011987628346523357, "real a": 0.0019100423087162702, "basic requirements": 0.0010324233805955043, "for the xc6200": 0.0012603222596472051, "or stopped": 0.0010324233805955043, "be used": 0.00017652563745131783, "reconfigurable": 0.014450143631332053, "timing data": 0.0023975256693046713, "tools flatten": 0.0011987628346523357, "presents additional": 0.0010938286999233322, "the 10 j12": 0.0012603222596472051, "further optimization stage": 0.0012603222596472051, "work the dynamic": 0.0012603222596472051, "jbits this": 0.0011987628346523357, "a method for": 0.00047043082031122973, "or when dynamic": 0.0012603222596472051, "one function to": 0.0011553905383997493, "journal": -2.3691634013239886e-05, "most platforms are": 0.0012603222596472051, "generate exactly the": 0.0011553905383997493, "faster circuits and": 0.0012603222596472051, "exceed those of": 0.0010504222238299598, "within each component": 0.0010939942309009234, "of their timing": 0.0012603222596472051, "jhdl": 0.00328098965709227, "the best results": 0.0007167370533284649, "will be able": 0.000638545354899532, "elements instantiated": 0.0011987628346523357, "ends of hanging": 0.0012603222596472051, "to its": 0.00021530163327276004, "virtex synthesis tools": 0.0012603222596472051, "are designed": 0.0005434624427113049, "line switches": 0.0010938286999233322, "above allow most": 0.0012603222596472051, "as the tools": 0.0011553905383997493, "occupied by a": 0.001016616933266297, "accommodate any wayward": 0.0012603222596472051, "february 24 26": 0.0010939942309009234, "up and hold": 0.0012603222596472051, "logic in": 0.0005922594586422242, "11 conclusions": 0.0011987628346523357, "outputs of all": 0.0010939942309009234, "be used the": 0.0007045133897188882, "coming from the": 0.0007917797267296338, "logic ieee": 0.0011987628346523357, "to a mutex": 0.0012603222596472051, "simulation artefacts": 0.0011987628346523357, "instantiating a": 0.0009550211543581351, "remain generic": 0.0011987628346523357, "size to accommodate": 0.0012603222596472051, "designer has": 0.0015764824187748288, "array is": 0.000561223727484322, "environment and": 0.000514687826203332, "additional": -9.365192260305953e-05, "conversion hence there": 0.0012603222596472051, "this means that": 0.00034861506617968763, "task this": 0.0007044067906282968, "merging the": 0.0006346568887771468, "of tools to": 0.0010939942309009234, "array in": 0.0006589311008636603, "to a location": 0.0009275197049123102, "input to": 0.0007814330113821316, "timing extraction the": 0.0012603222596472051, "input dynamic": 0.0010938286999233322, "servers or to": 0.0006105085711489703, "tr hardware": 0.0010938286999233322, "are intended to": 0.0007167370533284649, "specified zone to": 0.0012603222596472051, "circuitry for the": 0.0012603222596472051, "problem of": 0.00016101166781615076, "data do not": 0.001016616933266297, "to be met": 0.0009115386793221903, "flow is partial": 0.0012603222596472051, "prevent large areas": 0.0012603222596472051, "circuit are": 0.0008658640011481852, "xilinx cad tools": 0.0012603222596472051, "technique relies on": 0.0010504222238299598, "converter": 0.0006462233015862368, "the options file": 0.0012603222596472051, "to allow": 0.0005702533186862156, "cells": 0.0003360992481785746, "account of when": 0.0012603222596472051, "granted without": 0.0005393145949168167, "forty eight frames": 0.0012603222596472051, "in any": 0.0006693975805007823, "converted": 0.0015748029677144298, "sdf and vital": 0.0012603222596472051, "with no hierarchy": 0.0012603222596472051, "2 existing": 0.0009888396536561748, "high level synthesis": 0.0007497163675713385, "some weaknesses particularly": 0.0012603222596472051, "interface any": 0.0011987628346523357, "majority of": 0.0012655891551410562, "changes came on": 0.0012603222596472051, "that dcsim creates": 0.0012603222596472051, "number of advantages": 0.0009453806429418422, "logic methods": 0.0011987628346523357, "device damage": 0.0023975256693046713, "designs functionality": 0.0011987628346523357, "techniques will": 0.0007522528547641619, "requirements on xc6200": 0.0012603222596472051, "be reconfigured for": 0.0012603222596472051, "task otherwise it": 0.0012603222596472051, "therefore produces": 0.0011987628346523357, "functions": -0.0007403384235557427, "for devices that": 0.0011553905383997493, "the control": 0.0003649885962354778, "access modify and": 0.0012603222596472051, "dcstech partitions": 0.0011987628346523357, "be mutually": 0.0008353907119635158, "of effort": 0.0006775160109280062, "functions other device": 0.0025206445192944103, "the swappable tasks": 0.0012603222596472051, "the design while": 0.0011553905383997493, "s cad tools": 0.0012603222596472051, "processing with dcstech": 0.0012603222596472051, "improving performance": 0.0006930828734325128, "with remarks on": 0.0010939942309009234, "a series of": 0.0004410319141750279, "imag imag": 0.0011987628346523357, "without fee provided": 0.000602177610316584, "non design files": 0.0012603222596472051, "component placement": 0.0032814860997699966, "mutex sets": 0.0023975256693046713, "as no output": 0.0012603222596472051, "progress so": 0.0010938286999233322, "reported in": 0.00035647562040496436, "6 enhanced": 0.0011987628346523357, "of abstraction at": 0.002187988461801847, "task which includes": 0.0012603222596472051, "came": 0.00046763123348839874, "with the virtex": 0.0012603222596472051, "cad tools": 0.010604887258054287, "rtl design": 0.0010324233805955043, "frames are": 0.0007604888942693442, "be read from": 0.0008309810818175975, "hdl research challenges": 0.0012603222596472051, "number of": 6.363104695820878e-05, "similarity": 0.00027481001599164633, "functions rif vhdl": 0.0025206445192944103, "is open to": 0.001016616933266297, "dynamic": 0.0016435329229664945, "array with": 0.0006930828734325128, "timing verification approach": 0.0012603222596472051, "as jbits this": 0.0012603222596472051, "modular design": 0.0019100423087162702, "page to": 0.0005477207720724747, "consists": -0.00025942147306299776, "is then": 0.0006180519492714117, "used by each": 0.0017209462360823057, "possibly device damage": 0.0012603222596472051, "between the static": 0.001016616933266297, "dynamically reconfigurable": 0.013853824018370963, "this work for": 0.0005923490862842705, "static designs that": 0.0012603222596472051, "the application and": 0.0007167370533284649, "reviewing existing work": 0.0012603222596472051, "presents": 7.19249162957753e-05, "the fpga": 0.00556427617799414, "performed by the": 0.0005923490862842705, "activates the": 0.0008658640011481852, "partitioning the design": 0.0012603222596472051, "figure 5 circuit": 0.0012603222596472051, "environment these": 0.0007882412093874144, "be verified": 0.000502834897895664, "future research into": 0.0012603222596472051, "standard cad tools": 0.003780966778941616, "the area occupied": 0.002187988461801847, "circuits timing": 0.0011987628346523357, "be treated": 0.00046902548330845866, "simulator although the": 0.0011553905383997493, "of j the": 0.0008838743428228508, "affect": 0.000158126388755883, "vital compliant gate": 0.0012603222596472051, "look": 9.55831558543756e-05, "2004 ian": 0.0011987628346523357, "timing of dynamically": 0.0012603222596472051, "tools making two": 0.0012603222596472051, "circuits within each": 0.0012603222596472051, "solution": -0.0002998692457519476, "design abstractions": 0.0023975256693046713, "error range from": 0.0012603222596472051, "component instantiation": 0.0011987628346523357, "static conversion": 0.0023975256693046713, "enhance": 0.00037616909864145854, "dynasty a temporal": 0.0012603222596472051, "on future": 0.0007369989002178327, "vhdl": 0.010724613252537254, "or republish to": 0.0009453806429418422, "the same ideas": 0.0009656247980412257, "and concentrated": 0.0009888396536561748, "in any column": 0.0010939942309009234, "static sub design": 0.0012603222596472051, "has been placed": 0.001016616933266297, "used with the": 0.000734708787567906, "figs 6 and": 0.0012603222596472051, "implemented": -2.5052157789506975e-05, "multiplier circuits therefore": 0.0012603222596472051, "circuits the original": 0.0012603222596472051, "even": -0.00029792784094251416, "by each partial": 0.0012603222596472051, "changes required": 0.0009040000538791488, "file to allow": 0.0012603222596472051, "while": -0.0022362255282409923, "to cover": 0.0005372802887837707, "1 between": 0.0008353907119635158, "sets are unaffected": 0.0012603222596472051, "process by estimating": 0.0012603222596472051, "new": -0.004749162703529611, "easily ported": 0.0009550211543581351, "coefficient": 0.002600548726660758, "on servers or": 0.0006105085711489703, "netlist that": 0.0010938286999233322, "requirements outlined": 0.0011987628346523357, "met": 0.0003287897112331277, "the first multiplication": 0.0012603222596472051, "active": 0.000316252777511766, "line switches the": 0.0012603222596472051, "high level": 0.000662490195815983, "the file": 0.0005922594586422242, "existing drl": 0.0011987628346523357, "has been": 0.0002647175093172639, "apparent therefore the": 0.0012603222596472051, "designs static results": 0.0025206445192944103, "the routing from": 0.0012603222596472051, "task is placed": 0.0012603222596472051, "apr on a": 0.0012603222596472051, "and smaller": 0.0007691926383539699, "drl": 0.020779601161584376, "be assigned": 0.0014110789199349098, "suitable": 0.00035733314765498453, "adapted over time": 0.0012603222596472051, "required to completely": 0.0012603222596472051, "simulation to apply": 0.0012603222596472051, "configurations this": 0.0009550211543581351, "12 n 6": 0.0010939942309009234, "converted to a": 0.0007723241961626769, "advantages in the": 0.0010504222238299598, "components can": 0.0012926421617445985, "parts of": 0.001539546049030198, "v 3 n": 0.0005962071239738614, "dynamic tasks into": 0.0012603222596472051, "deactivate configuration needs": 0.0012603222596472051, "advantage and": 0.0005455774198013467, "netlists have already": 0.0012603222596472051, "along with custom": 0.0012603222596472051, "in place": 0.0012747045391040658, "to which it": 0.0006491344564996076, "the operation": 0.0007618519799675908, "multipliers an": 0.0010938286999233322, "hierarchy changes which": 0.0012603222596472051, "described in": 0.0002480987937463606, "system the various": 0.0012603222596472051, "however only circuitry": 0.0012603222596472051, "robertson": 0.0007043002237915903, "is a simple": 0.0004863594556665643, "file describes the": 0.0012603222596472051, "type": -9.800786450043914e-05, "architecture the euromicro": 0.000734708787567906, "synthesizing rtl": 0.0023975256693046713, "effort would be": 0.0011553905383997493, "disruption": 0.0006824295773853025, "of design": 0.0011732896796573479, "flow is summarized": 0.0012603222596472051, "simulation model as": 0.0012603222596472051, "behave like a": 0.0009453806429418422, "to lists": 0.0005237194163118181, "acm transactions": 0.00026332211099991843, "c in addition": 0.001016616933266297, "and the static": 0.0008970785794624274, "such bitstreams the": 0.0012603222596472051, "activate are configured": 0.0012603222596472051, "fpgas the paper": 0.0012603222596472051, "reconfigurable complex multiplier": 0.0012603222596472051, "adder and": 0.0015568416603437723, "root": 0.0001575573184308867, "logic array is": 0.0012603222596472051, "in columns the": 0.0012603222596472051, "static design being": 0.0012603222596472051, "task c a": 0.002187988461801847, "synthesis or": 0.0009888396536561748, "coefficient values can": 0.0012603222596472051, "challenges drl": 0.0011987628346523357, "of two complex": 0.0011553905383997493, "architecture independent as": 0.0012603222596472051, "the resources in": 0.0009889892964609049, "involve": 0.00016271656768051192, "synthesis of": 0.0009928616177296576, "recombined into a": 0.0012603222596472051, "285 310": 0.0010938286999233322, "ieee transactions": 0.0002548553821466513, "the design can": 0.0009656247980412257, "does the": 0.0008437261034273708, "deactivate configurations": 0.0011987628346523357, "complex functions": 0.0009550211543581351, "research into": 0.0007231235426103087, "aware replacement": 0.0011987628346523357, "ieee transactions on": 0.0003257278279942257, "compile ansi": 0.0011987628346523357, "control mechanism": 0.0006463210808722992, "fpgas should": 0.0011987628346523357, "is specific": 0.0007299047590392008, "blanks": 0.0008497384414019018, "02 february": 0.0010938286999233322, "example in section": 0.0006968714064467358, "which configures": 0.0011987628346523357, "subtle errors": 0.0009888396536561748, "is partitioned after": 0.0012603222596472051, "statement which builds": 0.0012603222596472051, "temporal floorplanners for": 0.0012603222596472051, "libraries new devices": 0.0012603222596472051, "third": -2.4610687710519655e-05, "and reconfigurable": 0.0011987628346523357, "tasks within a": 0.0019779785929218098, "provides a variety": 0.001016616933266297, "removed use": 0.0011987628346523357, "and after": 0.00045997533293262954, "operate": 0.000744814673544909, "validity of its": 0.0011553905383997493, "use the": 6.409659957842966e-05, "resource similarly": 0.0011987628346523357, "this type": 0.00036282270733823134, "at different points": 0.0009453806429418422, "after processing": 0.0007369989002178327, "areas highlighted": 0.0010938286999233322, "methods than": 0.0009550211543581351, "it would": 0.0002544405258435167, "2 4 2": 0.0006238991910956909, "inc permission to": 0.0009656247980412257, "not altered during": 0.0012603222596472051, "registers to": 0.000672656697861042, "are synthesised after": 0.0012603222596472051, "static designs on": 0.0012603222596472051, "before": -0.0012218037476386845, "work dcstech": 0.0011987628346523357, "stopped the mutex": 0.0012603222596472051, "xact6000 the": 0.0011987628346523357, "personal": 0.0002641472689016416, "in fig": 0.003201567629367159, "the bitstreams in": 0.0012603222596472051, "array to": 0.0013861657468650255, "for profit": 0.0005372802887837707, "better": -9.946853255084129e-05, "considerable effort would": 0.0012603222596472051, "vhdl design and": 0.0012603222596472051, "ranging from high": 0.0010939942309009234, "design flow is": 0.0032819826927027703, "of the xc6200": 0.0012603222596472051, "overcome": 0.0002729952337375922, "of such an": 0.0006262467850755638, "tool framework the": 0.0012603222596472051, "combination": 7.751464698562766e-05, "weakness": 0.00044777613681209186, "50 ns": 0.0010938286999233322, "jrtr xilinx alliance": 0.0012603222596472051, "problem this paper": 0.0010504222238299598, "and imaginary": 0.0007882412093874144, "circuit or": 0.0008100038324457161, "conventional hardware": 0.0010324233805955043, "timing is a": 0.0012603222596472051, "the connection": 0.00045379959169749277, "a real real": 0.0012603222596472051, "is configured": 0.0008100038324457161, "large enough": 0.0004102203326989466, "a fixed": 0.0004934042813726007, "290 and 355": 0.0012603222596472051, "added netlist": 0.0011987628346523357, "which tasks activate": 0.0012603222596472051, "area estimation and": 0.0012603222596472051, "higher": -0.0003108362646492066, "where p_real": 0.0011987628346523357, "side": 3.257501144220887e-05, "mean": 5.1354666594109206e-05, "on very": 0.0005200459163880136, "extended now": 0.0011987628346523357, "located terminals": 0.0011987628346523357, "an error range": 0.0012603222596472051, "principles": 0.00038244418738744563, "static task design": 0.0050412890385888205, "behavior in": 0.0004902686656763432, "includes support for": 0.0011553905383997493, "multiple static": 0.0023975256693046713, "we describe how": 0.0006193071811522778, "tasks can also": 0.0012603222596472051, "frame which": 0.0008837406048378573, "presenting the": 0.0012768974747090656, "apr tools produce": 0.0012603222596472051, "bitstream of that": 0.0012603222596472051, "be estimated": 0.0004771969108056833, "however this": 0.00027945920484117806, "paper the": 0.0003380229119569237, "is available to": 0.0007125538407684567, "pipeline between 290": 0.0012603222596472051, "a dcstech": 0.0023975256693046713, "6 and 7": 0.0005849053737983046, "assigned a bounding": 0.0012603222596472051, "synthesisable level": 0.0011987628346523357, "240": 0.0004932460553689742, "instantiation label": 0.0011987628346523357, "the system as": 0.0006895899155347018, "circuit must": 0.0009273793629990234, "this consists": 0.0008837406048378573, "circuitry does": 0.0011987628346523357, "at the netlist": 0.0012603222596472051, "abstraction by": 0.0009040000538791488, "logic array to": 0.0012603222596472051, "xilinx": 0.009864548266664278, "uses": -0.00025324272012082423, "dcsim s crf": 0.0025206445192944103, "s dynasty 8": 0.0012603222596472051, "features": 7.285310120277107e-05, "j340": 0.0010936632190307566, "routing 6 enhanced": 0.0012603222596472051, "to standard synthesis": 0.0012603222596472051, "modular design virtex": 0.0012603222596472051, "specified at": 0.0007522528547641619, "of 1": 0.00022061349294074563, "software in": 0.0007103965637748345, "are synthesised": 0.0011987628346523357, "configurations in addition": 0.0011553905383997493, "annotated": 0.0008240891732657553, "routed subsections": 0.0011987628346523357, "area in the": 0.0008604731180411529, "take account": 0.0007987355510232498, "shown in figs": 0.001016616933266297, "dcstech bitstream": 0.0023975256693046713, "15 j14status n_rst": 0.0012603222596472051, "then further processed": 0.0012603222596472051, "of a": 0.0, "steps firstly": 0.0010938286999233322, "operation therefore requires": 0.0012603222596472051, "of j": 0.00040559192926645655, "locked in": 0.0010938286999233322, "framework the major": 0.0011553905383997493, "techniques presented here": 0.001016616933266297, "problem the": 0.0006062810212443377, "begins": 0.00024112960114427683, "system the technique": 0.0012603222596472051, "while section": 0.00068253283500028, "concentrated on": 0.0012082556842020278, "by dynamically reprogrammable": 0.0012603222596472051, "should be disrupted": 0.0012603222596472051, "the virtex terminal": 0.0012603222596472051, "enables": 0.00021879693901534584, "information such as": 0.0006759815185808633, "prior to loading": 0.0012603222596472051, "logic array and": 0.0012603222596472051, "in such a": 0.00035583765998236646, "modern": 0.0014794896324600098, "a mainstream": 0.0010938286999233322, "at which the": 0.0005250422047637048, "allow the verification": 0.0012603222596472051, "seen": -4.0402841943879765e-05, "figure 4 file": 0.0012603222596472051, "logic or": 0.0008837406048378573, "cad tools available": 0.0012603222596472051, "described in this": 0.0004903428588763548, "most of the": 0.0006413988711650576, "2 before presenting": 0.0012603222596472051, "already been developed": 0.0011553905383997493, "on synthesised gate": 0.0012603222596472051, "meet the routing": 0.0012603222596472051, "constraint allows": 0.0009888396536561748, "operates on": 0.0006136575444014032, "dynamic conversion after": 0.0012603222596472051, "when the": 0.0001277347237325633, "of more than": 0.0005743592175416634, "problem is": 0.0001877625988659535, "exploiting simulation technology": 0.0012603222596472051, "the device": 0.0006930828734325128, "overall system": 0.0006504117990663544, "timing and functional": 0.0011553905383997493, "reconfiguration two clock": 0.0012603222596472051, "and apr": 0.005469143499616661, "profit or commercial": 0.0006262467850755638, "area should": 0.0011987628346523357, "completed partial bitstreams": 0.0012603222596472051, "the concept": 0.0003324594609375427, "is partitioned": 0.0010024202170708276, "process to": 0.0004650862896873965, "tools since": 0.0010938286999233322, "consumed": 0.00037616909864145854, "new revision of": 0.0012603222596472051, "points": -2.903040965357116e-05, "xc6200 allows individual": 0.0012603222596472051, "array reserve constraint": 0.0012603222596472051, "dynamic timing results": 0.0025206445192944103, "another design": 0.0009550211543581351, "extended to": 0.00028801997522155074, "therefore only parts": 0.0012603222596472051, "which the original": 0.0009115386793221903, "for simulating the": 0.0009889892964609049, "the euromicro": 0.000672656697861042, "constant propagation can": 0.0012603222596472051, "preventing partial": 0.0011987628346523357, "capable of mapping": 0.0011553905383997493, "euromicro journal": 0.000672656697861042, "dynamic task s": 0.0012603222596472051, "needs to": 0.00024077576413814605, "resources used by": 0.0018550394098246204, "the offending": 0.0009888396536561748, "is written as": 0.0014509213295892003, "results at": 0.0007444365147266039, "is altered": 0.0009040000538791488, "coefficients": 0.0007140778468954672, "routing such": 0.0010324233805955043, "that lock the": 0.0012603222596472051, "drl recent work": 0.0012603222596472051, "apply a": 0.0005255880520084362, "logic hardware": 0.0010938286999233322, "entries for": 0.0006384487373545328, "and sdf since": 0.0012603222596472051, "of floating connections": 0.0012603222596472051, "an example in": 0.0006604974899064941, "all members of": 0.0007550636042614705, "of the 10": 0.001661962163635195, "described in sections": 0.0007988564250473151, "column 17": 0.0011987628346523357, "been performed on": 0.0008309810818175975, "routing resources care": 0.0012603222596472051, "the course of": 0.0005492489346869647, "approach that evaluates": 0.0012603222596472051, "tools can provide": 0.0012603222596472051, "registers adder and": 0.0012603222596472051, "of portability and": 0.0011553905383997493, "using registers": 0.0009888396536561748, "post on": 0.0005200459163880136, "16": -0.00022821664052104988, "of when configuration": 0.0012603222596472051, "new hdl research": 0.0012603222596472051, "tasks surrounding environment": 0.0012603222596472051, "the complex product": 0.0012603222596472051, "architecture": 0.0009128078073123512, "component used": 0.0010324233805955043, "this component": 0.0006679451991797713, "commercial fpga": 0.0011987628346523357, "partitioning any optimisations": 0.0012603222596472051, "must reside": 0.0010324233805955043, "designs on": 0.0009888396536561748, "reference": 0.00010684103814331285, "as constant propagation": 0.0011553905383997493, "alterations": 0.0007986147135722628, "addition of a": 0.000633509014238697, "zones": 0.0007043002237915903, "cad tools this": 0.0011553905383997493, "sufficient test": 0.0010938286999233322, "are needed": 0.00034182562014105903, "that the configuration": 0.001016616933266297, "02": 0.00022674316861521644, "the portability of": 0.0008970785794624274, "unconfigured fpga if": 0.0012603222596472051, "the fpga over": 0.0012603222596472051, "circuit the static": 0.0012603222596472051, "future": -2.6313249686396023e-05, "independent as possible": 0.0023107810767994987, "file is": 0.0019767933025909806, "other device dependent": 0.0025206445192944103, "dynamic tasks": 0.0167826796851327, "this problem is": 0.00045185910297677233, "visualise": 0.0009886900561291464, "dcstech tool was": 0.0012603222596472051, "ian robertson james": 0.0012603222596472051, "be easily": 0.0002885061966949357, "to processing": 0.0008353907119635158, "configuration needs": 0.0010938286999233322, "the capabilities of": 0.0007606039803610919, "configuration bitstreams may": 0.0012603222596472051, "absolute control over": 0.0012603222596472051, "dependent functions": 0.007226963664168529, "based cad framework": 0.0012603222596472051, "information format": 0.0010938286999233322, "placement of": 0.000554329194451452, "coefficients 10": 0.0011987628346523357, "example include processors": 0.0012603222596472051, "needs to contain": 0.0012603222596472051, "the same area": 0.0018907612858836845, "two advantages": 0.0007882412093874144, "designing the associated": 0.0012603222596472051, "therefore the": 0.0006089896378402514, "to the terminal": 0.0011553905383997493, "access to its": 0.0009275197049123102, "conversion process as": 0.0011553905383997493, "circuitry for": 0.0009273793629990234, "xc6200 on": 0.0011987628346523357, "static domain firstly": 0.0012603222596472051, "with directly for": 0.0012603222596472051, "contain any": 0.000514687826203332, "to customize his": 0.0012603222596472051, "a result": 0.0006459048998182801, "largest task dcstech": 0.0012603222596472051, "component set tools": 0.0012603222596472051, "the sdf": 0.004129693522382017, "loaded": 0.0007032674291128078, "multiplying the": 0.0006010756860887834, "of drl": 0.0011987628346523357, "by different": 0.0005218722049992118, "by multiplying": 0.0006072405131469267, "puts": 0.0004408984703280763, "to estimate": 0.000345054817330977, "it allows": 0.0008437261034273708, "how they are": 0.0007550636042614705, "dynamic tasks in": 0.0025206445192944103, "dcstech s operation": 0.0012603222596472051, "replicate": 0.00053519050486415, "simple change of": 0.0011553905383997493, "would blank": 0.0011987628346523357, "basic": -8.457586595210097e-05, "circuits can exceed": 0.0012603222596472051, "were represented in": 0.0011553905383997493, "as a tool": 0.0007606039803610919, "output connection": 0.0010938286999233322, "of configuration bitstream": 0.0012603222596472051, "design hierarchy": 0.0010324233805955043, "that standard tools": 0.0012603222596472051, "access support": 0.0010938286999233322, "load sections": 0.0011987628346523357, "shows that some": 0.0009453806429418422, "used as well": 0.0009275197049123102, "controller production": 0.0011987628346523357, "file options": 0.0023975256693046713, "thought of as": 0.0005353524874624746, "alterations in": 0.0010938286999233322, "exception": 0.00046388191206377485, "of the partitioning": 0.0008970785794624274, "their sdf files": 0.0012603222596472051, "situations that": 0.0007784208301718861, "the problem this": 0.0008970785794624274, "visualise the layout": 0.0012603222596472051, "into multiple static": 0.0025206445192944103, "of the registers": 0.0008838743428228508, "future research": 0.0004828785480496115, "possible that the": 0.0006895899155347018, "unpredictable names": 0.0011987628346523357, "dcstech tool 7": 0.0012603222596472051, "critical path": 0.0005413750784394999, "4 the shaded": 0.0012603222596472051, "changed": 0.000618908646228984, "dynamic intent": 0.0011987628346523357, "mutually exclusive tasks": 0.0025206445192944103, "surrounding array": 0.0011987628346523357, "is": 0, "it": 0, "such as no": 0.0012603222596472051, "the appropriate": 0.0002748515971712487, "were applied": 0.00068253283500028, "in": 0, "found in": 0.000191251027283327, "to help the": 0.0007785386299343213, "resulting dynamic circuit": 0.0012603222596472051, "if": -0.007909520449033172, "not shared by": 0.0009889892964609049, "dynamic system simulation": 0.0012603222596472051, "after partitioning any": 0.0012603222596472051, "make": -0.00037483861723956426, "in designing a": 0.0008838743428228508, "by each dynamic": 0.0012603222596472051, "potentially": 0.00016914226543497898, "specific knowledge": 0.0007691926383539699, "tool support for": 0.0008970785794624274, "of current": 0.0005372802887837707, "is based on": 0.0002370723680390917, "four constant coefficient": 0.0012603222596472051, "x_imag and is": 0.0012603222596472051, "is available a": 0.0009453806429418422, "of each partial": 0.0012603222596472051, "into a software": 0.0011553905383997493, "at all such": 0.0011553905383997493, "result displayed on": 0.0012603222596472051, "tasks must be": 0.0009275197049123102, "for the extended": 0.0009453806429418422, "results tools": 0.0011987628346523357, "loaded onto the": 0.0010939942309009234, "how the": 0.00040134249920672837, "designs have": 0.0008658640011481852, "be altered": 0.0006930828734325128, "and concentrated on": 0.0011553905383997493, "each device are": 0.0012603222596472051, "be removed during": 0.0010939942309009234, "before and after": 0.0006634730762167551, "concept of": 0.00032295499814752565, "and invade": 0.0011987628346523357, "to lists requires": 0.0006105085711489703, "deactivate are removed": 0.0012603222596472051, "the constant coefficient": 0.001016616933266297, "resulting circuit description": 0.0012603222596472051, "dll the": 0.0011987628346523357, "original rif file": 0.0012603222596472051, "producing partial": 0.0011987628346523357, "designs dynamic static": 0.0025206445192944103, "the rt": 0.0009040000538791488, "them and": 0.000485794752561028, "assigned": 0.0003477973824552685, "the terminal component": 0.0012603222596472051, "correct system operation": 0.0012603222596472051, "transforms": 0.0003411348240430296, "performance such as": 0.0011553905383997493, "multiplier is": 0.0008100038324457161, "also apply": 0.0006679451991797713, "tools allow control": 0.0012603222596472051, "the original rif": 0.0012603222596472051, "at xilinx": 0.0011987628346523357, "when it is": 0.00045026895504113654, "3 in": 0.0002463021837934211, "fig 5 the": 0.000734708787567906, "processed by dcsim": 0.0012603222596472051, "hooks the extensibility": 0.0012603222596472051, "onto a": 0.0009928616177296576, "as terminal": 0.0021876573998466644, "number is": 0.00044551959134005756, "reuse": 0.0003240684578882758, "same mutex set": 0.0012603222596472051, "an hdl": 0.0020648467611910086, "split into": 0.0005044760848841586, "bbox": 0.002187326438061513, "is placed": 0.000485794752561028, "the designer absolute": 0.0012603222596472051, "12 although": 0.0010324233805955043, "cad techniques": 0.0011987628346523357, "10 created the": 0.0012603222596472051, "isolation switch": 0.0011987628346523357, "and routed as": 0.0011553905383997493, "performing": 0.00011585270260210543, "manual": 0.0003116525651774182, "to implement the": 0.0005177209124457257, "box for each": 0.0012603222596472051, "technique will need": 0.0012603222596472051, "that copies": 0.0010665750599996788, "on a": 0.00015344115820273085, "j12 the": 0.0011987628346523357, "switch locations dcsim": 0.0012603222596472051, "or buffer mapped": 0.0012603222596472051, "specified with the": 0.0009656247980412257, "to verify the": 0.000562882478706567, "this component replaces": 0.0012603222596472051, "dynamic reconfiguration is": 0.0011553905383997493, "configuration bitstreams to": 0.0012603222596472051, "x on": 0.0005839107699261458, "routing exceeding": 0.0011987628346523357, "flow for": 0.0022109967006534977, "to a number": 0.0006968714064467358, "loading partial configuration": 0.0012603222596472051, "static tasks or": 0.0012603222596472051, "in a structural": 0.0010939942309009234, "box must be": 0.0012603222596472051, "area the apr": 0.0012603222596472051, "required in": 0.0012167757877993696, "such stray routing": 0.0012603222596472051, "a different": 0.00022349454183909212, "all dynamic tasks": 0.0012603222596472051, "switches are still": 0.0012603222596472051, "the coefficients 10": 0.0012603222596472051, "displayed on the": 0.0018550394098246204, "static to": 0.0035962885039570068, "will cause": 0.0005434624427113049, "unit of": 0.0004917875559888301, "from subtle": 0.0011987628346523357, "mutually exclusive for": 0.0012603222596472051, "dynamic task which": 0.0012603222596472051, "be evaluated": 0.0004587217541288725, "terminal components the": 0.0012603222596472051, "mahmoud meribout masato": 0.0025206445192944103, "10 p": 0.0004717046421253644, "unconfigured": 0.0010936632190307566, "de asserted allowing": 0.0012603222596472051, "its mutex set": 0.0012603222596472051, "it may": 0.00021251472250132121, "circuit to multiply": 0.0012603222596472051, "place the connection": 0.0012603222596472051, "technique involves the": 0.0011553905383997493, "these files must": 0.0012603222596472051, "floorplan of dynamic": 0.0025206445192944103, "made the routing": 0.0012603222596472051, "been designed": 0.0005734245345505665, "tasks allowing multiplication": 0.0012603222596472051, "therefore any": 0.0007044067906282968, "assured so long": 0.0012603222596472051, "of weakness is": 0.0012603222596472051, "columns must be": 0.0010939942309009234, "of the same": 0.00031029401449618644, "extended to produce": 0.0010939942309009234, "research the": 0.0006504117990663544, "dcstech which is": 0.0012603222596472051, "are useful to": 0.0010504222238299598, "numbers consist of": 0.0011553905383997493, "variety of tools": 0.0011553905383997493, "reported in section": 0.0008062766599257841, "challenges of": 0.0007882412093874144, "form": -0.00026764251020851667, "to isolation": 0.0010938286999233322, "array prior": 0.0011987628346523357, "the new version": 0.0008970785794624274, "retarget": 0.001977380112258293, "take into account": 0.00048247051149398707, "matching the": 0.0005635899853907491, "12 n": 0.0004933206878482251, "evaluation of the": 0.0004893378901079504, "zones although the": 0.0012603222596472051, "system to": 0.001037122318820036, "builds": 0.00033734552184515684, "is added": 0.0007463200232337261, "prevents": 0.0003450026153918951, "assured so": 0.0011987628346523357, "as no": 0.0006633726868876255, "15 which provides": 0.0012603222596472051, "the xc6200 architecture": 0.0012603222596472051, "stages": 0.0002216563330367053, "as discussed in": 0.0004834341471551042, "coefficient is": 0.0007604888942693442, "complex coefficient": 0.0023975256693046713, "to one": 0.00022349454183909212, "as routing": 0.0009040000538791488, "and the netlist": 0.0012603222596472051, "extensible to": 0.0026512218145135717, "files to": 0.0007369989002178327, "increase the": 0.000277603951270251, "to ensure": 0.0005155630204807326, "6 enhanced backannotated": 0.0012603222596472051, "floating": 0.0006366517864660234, "the associated": 0.000345054817330977, "configuration file is": 0.0011553905383997493, "required to port": 0.0011553905383997493, "operate with": 0.0008100038324457161, "capabilities as": 0.0010938286999233322, "motomura efficient metrics": 0.0012603222596472051, "dynamic task components": 0.0012603222596472051, "routing the designer": 0.0012603222596472051, "generally": 5.633274836918495e-05, "of fig 8": 0.0009889892964609049, "3 to": 0.00032065091092893787, "digital": 0.00017752652764517395, "prediction of": 0.000554329194451452, "file describes": 0.0010938286999233322, "software available for": 0.0012603222596472051, "a variety": 0.0006073294513197971, "structural design approach": 0.0012603222596472051, "details of": 0.0003073736302759079, "vhdl dynamic design": 0.0025206445192944103, "accept the mapping": 0.0012603222596472051, "algorithmic reasons": 0.0011987628346523357, "results e": 0.0009040000538791488, "xilinx alliance 3": 0.0012603222596472051, "this work verifies": 0.0012603222596472051, "aware": 0.0005282945378032833, "unaffected the correct": 0.0012603222596472051, "including deactivate configurations": 0.0012603222596472051, "only circuitry": 0.0011987628346523357, "the array by": 0.0011553905383997493, "blank out": 0.0011987628346523357, "in a reconfiguration": 0.0012603222596472051, "locations dcsim the": 0.0012603222596472051, "that lock": 0.0009888396536561748, "highlighted in gray": 0.0012603222596472051, "circuits will": 0.0010938286999233322, "different dcstech versions": 0.0012603222596472051, "processing by": 0.0008100038324457161, "can be seen": 0.0003512904471555367, "luk et al": 0.0012603222596472051, "is presented complex": 0.0012603222596472051, "a mixture": 0.0006010756860887834, "occur during the": 0.0007988564250473151, "system the configuration": 0.0012603222596472051, "time this presents": 0.0011553905383997493, "are aimed at": 0.0009115386793221903, "were all that": 0.0012603222596472051, "11 allow": 0.0011987628346523357, "june 2004": 0.0005313278013059496, "philosophy described": 0.0011987628346523357, "device independent as": 0.0012603222596472051, "format or": 0.0011987628346523357, "effect a": 0.0007369989002178327, "technique": -0.00042598834953350243, "was created": 0.0006309550577133789, "the timing verification": 0.0011553905383997493, "achieving a": 0.0006775160109280062, "design domain log": 0.0025206445192944103, "provides simulation": 0.0011987628346523357, "must": -0.005201097453321516, "the required layouts": 0.0012603222596472051, "sdf information into": 0.0012603222596472051, "produced at an": 0.0012603222596472051, "1 that": 0.00034054944138326663, "a dcstech special": 0.0025206445192944103, "runtime of the": 0.0009115386793221903, "to target": 0.0007604888942693442, "hanging nets to": 0.0012603222596472051, "hardware modules that": 0.0012603222596472051, "copies of all": 0.000638545354899532, "routed as shown": 0.0012603222596472051, "that no task": 0.0011553905383997493, "is accidentally": 0.0010938286999233322, "with a coefficient": 0.0010504222238299598, "presented complex": 0.0011987628346523357, "accidentally": 0.0006929780197451553, "the bounding": 0.000654613062310984, "analysis to be": 0.0009453806429418422, "x_real": 0.005468316095153784, "dcstech requires": 0.0011987628346523357, "instantiation hence": 0.0011987628346523357, "abstractions such as": 0.0009656247980412257, "look up": 0.0006589311008636603, "and route par": 0.0012603222596472051, "needed to simulate": 0.0010939942309009234, "model that dcsim": 0.0012603222596472051, "designs suitable for": 0.0012603222596472051, "isolation switches": 0.004795051338609343, "the simulation of": 0.0006634730762167551, "itself dynamic tasks": 0.0012603222596472051, "set can": 0.0005434624427113049, "the cad": 0.0009550211543581351, "static circuit s": 0.0012603222596472051, "routing and": 0.0005866448398286739, "discusses the enhanced": 0.0012603222596472051, "connections to the": 0.0009656247980412257, "to be assigned": 0.0007663520781161351, "firstly the": 0.0006877178531528569, "allow most": 0.0011987628346523357, "netlist exists": 0.0011987628346523357, "named dcstech which": 0.0012603222596472051, "acts as a": 0.0006727584921555125, "with those of": 0.0006634730762167551, "data to": 0.0003801340027199448, "10 j12 is": 0.0012603222596472051, "in the final": 0.0005521793629761693, "by a": 4.7409288864093235e-05, "are capable of": 0.0014090267794377763, "devices can therefore": 0.0012603222596472051, "ideas behind partial": 0.0012603222596472051, "framework provides simulation": 0.0012603222596472051, "box": 0.00295377849622215, "line during the": 0.0012603222596472051, "process via": 0.0010324233805955043, "formed by multiplying": 0.0012603222596472051, "step": -0.00029056964227076816, "architectures and cad": 0.0012603222596472051, "synthesis and apr": 0.006301611298236026, "the verification of": 0.0006792730583735078, "his circuitry": 0.0011987628346523357, "tools available for": 0.0011553905383997493, "not usually": 0.0007103965637748345, "jbits": 0.008749305752246053, "designs if": 0.0010938286999233322, "useful": -0.00024663746698112815, "designs in": 0.00068253283500028, "is that": 6.0893734831495926e-05, "contribute timing data": 0.0012603222596472051, "to automate the": 0.001644588984126586, "user the options": 0.0012603222596472051, "connection even": 0.0010324233805955043, "not interfere": 0.0006504117990663544, "task will": 0.0007444365147266039, "a deactivate configuration": 0.0012603222596472051, "configuration which": 0.0009273793629990234, "associated with": 0.0006428974014466656, "registers and": 0.0006104161958166735, "came on": 0.0010938286999233322, "behavioral abstraction": 0.0010938286999233322, "option not to": 0.0012603222596472051, "datapath or fpga": 0.0012603222596472051, "models suitable": 0.0010324233805955043, "help alleviate": 0.0009040000538791488, "array concurrently the": 0.0012603222596472051, "reserved zones although": 0.0012603222596472051, "extending existing": 0.0009888396536561748, "design tool": 0.0017317280022963704, "series a": 0.0008100038324457161, "tools and techniques": 0.0009656247980412257, "being removed from": 0.0011553905383997493, "the cells must": 0.0012603222596472051, "timing verification of": 0.0012603222596472051, "when implemented": 0.0007691926383539699, "level version of": 0.0010939942309009234, "effort": 0.0004305381223297037, "by each": 0.0015462843162203257, "assigned preventing": 0.0011987628346523357, "usually achieve optimum": 0.0012603222596472051, "mechanism exists": 0.0010938286999233322, "back annotation dcstech": 0.0012603222596472051, "timing dcstech": 0.0011987628346523357, "logic systems using": 0.0025206445192944103, "configuration for each": 0.0011553905383997493, "task will use": 0.0012603222596472051, "to static": 0.0013861657468650255, "from placing logic": 0.0012603222596472051, "changed either to": 0.0012603222596472051, "configuration representing": 0.0010938286999233322, "making": 7.31468252731993e-05, "can provide": 0.0004502008253762794, "do not interfere": 0.0007785386299343213, "a column forty": 0.0012603222596472051, "two dynamic tasks": 0.003780966778941616, "be met": 0.0006384487373545328, "no functionality and": 0.0012603222596472051, "technique has been": 0.0008401922098815178, "by dynamically": 0.0007444365147266039, "be met by": 0.0009889892964609049, "a select": 0.0015764824187748288, "to the original": 0.0004740426492155798, "be obtained": 0.00024194873736014554, "published in 2": 0.0012603222596472051, "for personal or": 0.0005962071239738614, "timing simulation to": 0.0025206445192944103, "not require": 0.00033865135685554287, "this domain conversion": 0.0025206445192944103, "the array can": 0.0010504222238299598, "vasilko": 0.0010936632190307566, "modify the": 0.00036571635067465563, "described above only": 0.0011553905383997493, "a lower": 0.0002799256131566093, "of modern dynamically": 0.0012603222596472051, "bitstreams at all": 0.0012603222596472051, "inputs": 0.000395363610636974, "designer": 0.006000813263685506, "subset of": 0.00020366476955393416, "may": -0.004256901980149306, "is used to": 0.0008129385783348053, "not replicated": 0.0010324233805955043, "t timing": 0.0010938286999233322, "these tools are": 0.0008838743428228508, "generation and automatic": 0.0011553905383997493, "of connections to": 0.0011553905383997493, "an easily portable": 0.0012603222596472051, "designed": 0.00043712642656029954, "used after the": 0.0011553905383997493, "changes which occurred": 0.0012603222596472051, "each be changed": 0.0012603222596472051, "other researchers": 0.0006136575444014032, "a single": 0.00015692619345381847, "by synthesis tools": 0.0011553905383997493, "of the signal": 0.0007606039803610919, "flow 3": 0.0010324233805955043, "the actual timing": 0.0012603222596472051, "switch": 0.00027030199202292103, "useful to": 0.0003993126538985109, "of translating dynamic": 0.0012603222596472051, "used to store": 0.0007125538407684567, "ccms for example": 0.0012603222596472051, "stage and the": 0.0009115386793221903, "same line": 0.0007987355510232498, "reserved area": 0.0035962885039570068, "set this": 0.0005684310178163411, "reconfiguration schedule is": 0.0012603222596472051, "developed a": 0.0004130580217338533, "typically involve": 0.0009040000538791488, "version this": 0.0015974711020464996, "made or distributed": 0.0005795443478950314, "entity": 0.00041395175159892683, "sdf and": 0.0021876573998466644, "system into a": 0.0009453806429418422, "and software settings": 0.0012603222596472051, "verification problems to": 0.0012603222596472051, "when dynamic": 0.0010324233805955043, "have been designed": 0.0007663520781161351, "handcrafting": 0.0009272390635492503, "exploited to": 0.0006136575444014032, "two parts the": 0.0007210370702780139, "main": -0.00011737350928972144, "domain virtex": 0.0023975256693046713, "a testbench": 0.0011987628346523357, "assigned a zone": 0.0011553905383997493, "to connections simply": 0.0012603222596472051, "buffer mapped": 0.0011987628346523357, "level dcstech requires": 0.0012603222596472051, "drl design targeted": 0.0012603222596472051, "drl is based": 0.0012603222596472051, "facilitate this extensibility": 0.0012603222596472051, "the final": 0.000939996386719036, "v 48": 0.0005894271457176746, "the terminals": 0.0009888396536561748, "dynamic domain conversion": 0.0025206445192944103, "and component placement": 0.0011553905383997493, "during synthesis": 0.0009888396536561748, "does not work": 0.0006575778707645514, "be set using": 0.0012603222596472051, "route par": 0.0011987628346523357, "a fixed position": 0.002033233866532594, "will not port": 0.0012603222596472051, "the drl design": 0.003780966778941616, "common across different": 0.0012603222596472051, "is produced": 0.000554329194451452, "stages of the": 0.0006696011531202743, "and routing the": 0.0012603222596472051, "tools as": 0.0007784208301718861, "white indicates": 0.0011987628346523357, "description": -1.3155381191458293e-06, "toolsets within the": 0.0012603222596472051, "place the": 0.0005078090529624389, "a wire once": 0.0012603222596472051, "the level of": 0.0005130181720738545, "shows how the": 0.0006215863329687419, "tools inadequacies": 0.0011987628346523357, "therefore added netlist": 0.0012603222596472051, "but this would": 0.0007988564250473151, "by 10 j12": 0.0025206445192944103, "standard hdl designs": 0.0012603222596472051, "user constraints format": 0.0012603222596472051, "of device": 0.0009550211543581351, "several steps firstly": 0.0011553905383997493, "correct": 7.047853485033967e-05, "set and the": 0.0006634730762167551, "conventional computer": 0.0011987628346523357, "a suitable component": 0.0012603222596472051, "test vectors and": 0.001016616933266297, "information mapped": 0.0011987628346523357, "which does": 0.00041497608913934175, "california": 0.00017151340521624506, "support for most": 0.0012603222596472051, "multiplication factors of": 0.0012603222596472051, "dynamic domains fig": 0.0012603222596472051, "removed this technique": 0.0012603222596472051, "files all": 0.0010938286999233322, "and compilers": 0.0008100038324457161, "matching the result": 0.0012603222596472051, "language": 0.00017485057062411978, "circuit configurations need": 0.0012603222596472051, "the more complex": 0.0007550636042614705, "real imag": 0.0011987628346523357, "jbits this is": 0.0012603222596472051, "work for large": 0.0011553905383997493, "within that": 0.0013008235981327087, "first": -0.0010784660084130835, "that is": 3.457794036184348e-05, "some iteration": 0.0016200076648914322, "that it": 8.057613802233584e-05, "this would not": 0.0008499956261601955, "was required": 0.0007103965637748345, "reconfigured for each": 0.0012603222596472051, "carry": 0.00023194095603188742, "during this domain": 0.0012603222596472051, "of dcstech supported": 0.0012603222596472051, "the paper": 0.0003237504385286931, "those components that": 0.0011553905383997493, "little": 7.517950251215184e-05, "higher levels of": 0.0007606039803610919, "8 are": 0.0005922594586422242, "tool and operates": 0.0012603222596472051, "portability and": 0.0008100038324457161, "can be provided": 0.0007550636042614705, "a imag": 0.0023975256693046713, "ns is assumed": 0.0012603222596472051, "this allows": 0.000364263754623941, "1i": 0.0005921698581189801, "languages that have": 0.001016616933266297, "to ensure the": 0.0006411258915708362, "read from": 0.0005520958133676088, "dynamic task b": 0.0025206445192944103, "dynamic task c": 0.0025206445192944103, "into an": 0.00034900546440665506, "however reconfiguration": 0.0011987628346523357, "exceeding the dynamic": 0.0012603222596472051, "provided it complies": 0.0012603222596472051, "b floorplan": 0.0023975256693046713, "11": -0.0008240891732657553, "10": -0.005326825925264276, "13": -0.0003264144844376067, "12": -0.0010840150001212275, "15": -0.001140334094764659, "14": -0.00030839958727541195, "17": -0.0002029658354254272, "routing to": 0.0008221700716529339, "however as": 0.0003857535437926421, "18": -0.00015698927002872072, "connections simply by": 0.0012603222596472051, "have no": 0.0003463623647204535, "servers or": 0.0005274786320149591, "other architectures this": 0.0012603222596472051, "tasks are termed": 0.0012603222596472051, "is uncertain during": 0.0012603222596472051, "were": -0.0013085237880135613, "example the": 0.00016043729794176017, "p of complex": 0.0012603222596472051, "area occupied by": 0.0031512666714898795, "of sta": 0.0010324233805955043, "optimizations at the": 0.0011553905383997493, "merging": 0.0003105622284930203, "rloc and": 0.0011987628346523357, "added however": 0.0010324233805955043, "apr this": 0.0011987628346523357, "how the tool": 0.0011553905383997493, "the area requirements": 0.0012603222596472051, "one temporal logic": 0.0012603222596472051, "tool named dcstech": 0.0025206445192944103, "onto a bidirectional": 0.0012603222596472051, "a run time": 0.0007125538407684567, "occupied": 0.0018600637147013633, "by each mutex": 0.0012603222596472051, "surrounding array to": 0.0012603222596472051, "efficient": -0.0001844166872233042, "a dynamically reconfigurable": 0.001016616933266297, "multipliers are": 0.0008498670143238875, "level and": 0.0004478438892915612, "within individual": 0.0009040000538791488, "abstraction this": 0.0009273793629990234, "lock the ends": 0.0050412890385888205, "performance": -0.00026513529504560893, "from vhdl into": 0.0012603222596472051, "in jbits": 0.0011987628346523357, "of timing information": 0.0012603222596472051, "switching": 0.0003275983957100273, "200": 0.00022747876324022358, "dcsim creates allowing": 0.0012603222596472051, "waveform for the": 0.0025206445192944103, "which suffices for": 0.0010939942309009234, "options file": 0.0010938286999233322, "other logic from": 0.0012603222596472051, "routing that overlaps": 0.0012603222596472051, "no task": 0.0008837406048378573, "a partial reconfiguration": 0.0012603222596472051, "which was created": 0.0010504222238299598, "virtex configurations in": 0.0012603222596472051, "circuit placement": 0.0011987628346523357, "also taken place": 0.0012603222596472051, "system the": 0.0009000717641975919, "replicated at this": 0.0012603222596472051, "of performing final": 0.0012603222596472051, "cad tools dcstech": 0.0012603222596472051, "has to guarantee": 0.0012603222596472051, "estimate so": 0.0010938286999233322, "design dcstech": 0.0011987628346523357, "original design": 0.00339946805729555, "to completely configure": 0.0012603222596472051, "california usa": 0.000502834897895664, "2 domain": 0.0010324233805955043, "six years": 0.0011987628346523357, "partial circuits from": 0.0025206445192944103, "over time are": 0.0012603222596472051, "zone of": 0.0008353907119635158, "temporal floorplanning based": 0.0012603222596472051, "circuits timing can": 0.0012603222596472051, "zone on": 0.0011987628346523357, "recent work": 0.0004730606763300367, "combination of an": 0.001016616933266297, "range from subtle": 0.0012603222596472051, "dynamic reconfiguration": 0.0008658640011481852, "routed by": 0.0008837406048378573, "behind": 0.0008666965880215009, "addition to those": 0.0009453806429418422, "black": 0.00028700756200996687, "sta to the": 0.0012603222596472051, "time it acts": 0.0012603222596472051, "5 describes": 0.0006203487278858702, "more convenient methods": 0.0012603222596472051, "partitioning": 0.0008091977442765007, "when configuration bitstreams": 0.0012603222596472051, "further complication": 0.0010938286999233322, "multipliers shown": 0.0011987628346523357, "dcstech to": 0.0035962885039570068, "configuring a": 0.0009888396536561748, "to target the": 0.001016616933266297, "directly for": 0.0007231235426103087, "as much of": 0.0009453806429418422, "process not only": 0.0011553905383997493, "verification tools to": 0.0012603222596472051, "and from the": 0.0011487184350833267, "are currently": 0.000415943195115728, "across": 0.0001098240549747256, "estimate so some": 0.0012603222596472051, "of timing simulation": 0.0012603222596472051, "5 the": 0.00017999456300103444, "the surrounding array": 0.0012603222596472051, "a drl design": 0.0012603222596472051, "sdf file": 0.0035962885039570068, "begins by reviewing": 0.0012603222596472051, "only does": 0.0007299047590392008, "compliant gate": 0.0011987628346523357, "model therefore puts": 0.0012603222596472051, "composition of their": 0.0010939942309009234, "design it may": 0.0010939942309009234, "seas": 0.0009886900561291464, "of a dynamic": 0.004837659959554705, "current version has": 0.0011553905383997493, "must meet": 0.0008837406048378573, "hardware design lava": 0.0012603222596472051, "unaltered": 0.0007043002237915903, "pebble": 0.0031944588542890512, "made to dcstech": 0.0025206445192944103, "it used": 0.0008221700716529339, "the names of": 0.0006634730762167551, "reconfigurable logic systems": 0.003780966778941616, "sdf since": 0.0011987628346523357, "providing an": 0.0006679451991797713, "label": 0.00023957252675403646, "enough": -6.139981863098083e-06, "cad environment and": 0.0012603222596472051, "requirements the fpga": 0.0012603222596472051, "modular design tools": 0.0012603222596472051, "evidence of": 0.0006203487278858702, "of connections": 0.0007299047590392008, "reason drl design": 0.0012603222596472051, "j14status n_rst": 0.0011987628346523357, "connection between the": 0.0006860739305086384, "it as with": 0.0010939942309009234, "cover the conventional": 0.0012603222596472051, "hdl for": 0.0023975256693046713, "by x_real": 0.0011987628346523357, "tool framework": 0.0011987628346523357, "taken place into": 0.0012603222596472051, "are still introduced": 0.0012603222596472051, "provide an": 0.0003809259899837954, "occupy the": 0.0007784208301718861, "configuring": 0.0006545140285647947, "level hardware": 0.0019776793073123496, "and techniques": 0.0005951436489729429, "partial circuits": 0.004795051338609343, "drl recent": 0.0011987628346523357, "generate a": 0.00035856686618784904, "in the cad": 0.0010939942309009234, "constant coefficient": 0.002506172135890547, "be extended": 0.0003161237082555321, "bidirectional routing": 0.0020648467611910086, "accessing configuration": 0.0011987628346523357, "with other": 0.0003116997209597117, "the following requirements": 0.0008309810818175975, "of implementing dcstech": 0.0012603222596472051, "15 9 example": 0.0012603222596472051, "components can be": 0.0014791004129534697, "355 ns": 0.0011987628346523357, "is displayed": 0.0006136575444014032, "circuitry and specify": 0.0012603222596472051, "provides multi architecture": 0.0012603222596472051, "or when": 0.0004902686656763432, "the mutex": 0.004129693522382017, "process not": 0.0009040000538791488, "4 the relevant": 0.0012603222596472051, "capable": 0.0008523846684038816, "for example": 0.00010137138395233789, "specify component placement": 0.0012603222596472051, "own expertise to": 0.0012603222596472051, "course of": 0.00046638898334189487, "by terminal": 0.0011987628346523357, "provides multi": 0.0011987628346523357, "this process to": 0.0009656247980412257, "other but": 0.0007522528547641619, "extensibility hooks the": 0.0012603222596472051, "might produce": 0.0009888396536561748, "describes how": 0.001146849069101133, "problem the designer": 0.0012603222596472051, "not interfere with": 0.0007445491715841594, "design towards": 0.0010938286999233322, "find the terminal": 0.0012603222596472051, "different logic functions": 0.0012603222596472051, "the runtime of": 0.0009115386793221903, "the designer therefore": 0.0012603222596472051, "systems ctr": 0.0007369989002178327, "those": -0.0011786267912606279, "interface for reconfigurable": 0.0012603222596472051, "which they are": 0.0006286301923400338, "inadequacies": 0.0008497384414019018, "as maximum clock": 0.0012603222596472051, "designs pebble also": 0.0012603222596472051, "compile": 0.0003275983957100273, "information mapped to": 0.0012603222596472051, "abstract level dcstech": 0.0012603222596472051, "four multipliers an": 0.0012603222596472051, "the euromicro journal": 0.000734708787567906, "hdl": 0.0036489716735931, "the reconfiguration two": 0.0012603222596472051, "circuit must be": 0.0010939942309009234, "of abstraction this": 0.0010939942309009234, "used to simulate": 0.0008499956261601955, "then": -0.005015641322051659, "coefficient of": 0.0012082556842020278, "original sdf conversion": 0.0012603222596472051, "taken not to": 0.0011553905383997493, "an accurate": 0.0005078090529624389, "static circuits": 0.004795051338609343, "better results": 0.0005477207720724747, "dcstech produces both": 0.0012603222596472051, "of partitioning": 0.0007044067906282968, "readily extensible": 0.0023975256693046713, "conversion to": 0.0007691926383539699, "by extending": 0.0005734245345505665, "reconfigurable hardware design": 0.0012603222596472051, "17 as a": 0.0010504222238299598, "configuration files their": 0.0012603222596472051, "file format": 0.0009550211543581351, "different": -0.002548168261130436, "files has been": 0.0012603222596472051, "it therefore may": 0.0012603222596472051, "more complex functions": 0.0011553905383997493, "simulation technology": 0.0011987628346523357, "lava": 0.00328098965709227, "netlist for the": 0.0011553905383997493, "to isolation switches": 0.0012603222596472051, "by connecting the": 0.0009453806429418422, "results sub design": 0.0012603222596472051, "resources used": 0.0015568416603437723, "design challenge is": 0.0012603222596472051, "is caused by": 0.0006491344564996076, "extended": -0.00013630571670320812, "section 8": 0.0013506024761288382, "section 9": 0.0005759816144303707, "section 4": 0.00027738793246363786, "section 5": 0.0002616466370853452, "section 6": 0.00020199743784722954, "section 7": 0.0003189407591164124, "component placement using": 0.0012603222596472051, "section 2": 0.00011259359823879334, "section 3": 0.00017059947508619687, "to access": 0.00045624252938093827, "at higher levels": 0.0008838743428228508, "so some iteration": 0.0012603222596472051, "shares resources": 0.0011987628346523357, "vhdl into placed": 0.0012603222596472051, "the references to": 0.0009275197049123102, "process and this": 0.0011553905383997493, "hanging signals": 0.0035962885039570068, "design processing": 0.0010938286999233322, "pebble modelling": 0.0011987628346523357, "there is": 3.2801797510154154e-05, "v 3": 0.0004625111711329038, "no mechanism for": 0.0010504222238299598, "of circuitry": 0.0010938286999233322, "design input": 0.0011987628346523357, "or routing that": 0.0012603222596472051, "by the": 1.0525948961342922e-05, "gates": 0.0004238185515953833, "for input to": 0.001016616933266297, "of the reserved": 0.0010939942309009234, "complex multiplier n_rst": 0.0012603222596472051, "logic for": 0.0006041278421010139, "dynamic circuit the": 0.0012603222596472051, "exception of bitstream": 0.0012603222596472051, "partial configuration bitstreams": 0.003780966778941616, "the usual": 0.0003300384681479465, "ns thereafter": 0.0011987628346523357, "weaknesses particularly in": 0.0012603222596472051, "ns is": 0.0008837406048378573, "lower levels of": 0.0008970785794624274, "4": 0, "model making": 0.0011987628346523357, "work with": 0.0007986253077970218, "hardware software": 0.0032316054043614964, "static domain one": 0.0012603222596472051, "design was": 0.0007784208301718861, "designer to overcome": 0.0012603222596472051, "the strategy used": 0.0008604731180411529, "assigns a bounding": 0.0012603222596472051, "dynamic system involves": 0.0012603222596472051, "synthesis the": 0.0007444365147266039, "replaces the rpfds": 0.0012603222596472051, "design similarly the": 0.0012603222596472051, "inputs and outputs": 0.001499432735142677, "200 ns at": 0.0012603222596472051, "to post": 0.000514687826203332, "via jrtr": 0.0011987628346523357, "of higher design": 0.0012603222596472051, "either": -0.0005046793500397551, "by extending an": 0.0011553905383997493, "to activate and": 0.0011553905383997493, "of dcstech": 0.0071925770079140135, "fulfil": 0.0007986147135722628, "most modern apr": 0.0012603222596472051, "toolsets implementation": 0.0011987628346523357, "the loc attribute": 0.0012603222596472051, "the conversion of": 0.0008970785794624274, "more productively": 0.0011987628346523357, "partitioned after synthesis": 0.0012603222596472051, "specified": 0.0001230933052639339, "locating both hanging": 0.0012603222596472051, "this paper introduces": 0.000822294492063293, "course of a": 0.0008062766599257841, "matching": 0.0003574886379648645, "to accommodate": 0.000971589505122056, "suitable component": 0.0010938286999233322, "virtex fpga series": 0.0012603222596472051, "work for personal": 0.000602177610316584, "a vital compliant": 0.0025206445192944103, "reconfigurations": 0.0025492153242057058, "fpga device": 0.0011987628346523357, "task design floorplan": 0.0025206445192944103, "logic methods of": 0.0012603222596472051, "critical": 0.00011941009205842361, "dcstech conventional cad": 0.0012603222596472051, "expressing": 0.00034630996496784824, "architectures relies": 0.0011987628346523357, "interval the exact": 0.0011553905383997493, "cannot cope with": 0.0010939942309009234, "been developed this": 0.0011553905383997493, "changes necessary in": 0.0012603222596472051, "seconds": 0.0002097268322420409, "each": -0.019543984152243746, "command line switches": 0.0011553905383997493, "bitstream conversion as": 0.0012603222596472051, "of routing are": 0.0012603222596472051, "be necessary to": 0.0006148461011481964, "while the": 0.00026745294677159336, "for parameterised and": 0.0012603222596472051, "blanks out existing": 0.0012603222596472051, "conversion leaving bitstream": 0.0012603222596472051, "the size of": 0.00023938647154421593, "logic drl the": 0.0012603222596472051, "configurations which reconfigure": 0.0012603222596472051, "static circuitry": 0.0035962885039570068, "and x_imag and": 0.0012603222596472051, "points in time": 0.000871724678010146, "graphically": 0.0004624411997000546, "s isolation": 0.0011987628346523357, "this process via": 0.0012603222596472051, "typically involve the": 0.0012603222596472051, "the routing conflict": 0.0012603222596472051, "area requirements for": 0.0011553905383997493, "references": 0.00018741930861978213, "the consequences": 0.0006136575444014032, "changes made": 0.0007604888942693442, "sta within the": 0.0012603222596472051, "those of": 0.0008539451458295616, "expertise to optimize": 0.0012603222596472051, "hardware tr": 0.0009888396536561748, "design support": 0.0010938286999233322, "thus allow": 0.0010324233805955043, "to ccm design": 0.0012603222596472051, "james irvine a": 0.0012603222596472051, "models components": 0.0011987628346523357, "activate and deactivate": 0.0010939942309009234, "compliant": 0.0025534085961731357, "accidentally overwritten while": 0.0012603222596472051, "can be estimated": 0.000590454944479647, "the capabilities dcstech": 0.0012603222596472051, "while it is": 0.0005693385646879066, "and from this": 0.0008499956261601955, "apis": 0.0015566061321046882, "xc6200": 0.010875590617420612, "particular signal": 0.0010938286999233322, "a look": 0.0006679451991797713, "with only minor": 0.001016616933266297, "bottom of fig": 0.0011553905383997493, "them to a": 0.0007785386299343213, "systems v": 0.00031950912698426305, "port them to": 0.0011553905383997493, "as reported": 0.0006986409925743289, "an existing drl": 0.0012603222596472051, "and timing extraction": 0.0012603222596472051, "hooks the": 0.0010938286999233322, "a necessary": 0.000514687826203332, "with terminal components": 0.0012603222596472051, "drivers are scheduled": 0.0012603222596472051, "new version of": 0.0008309810818175975, "task must have": 0.0011553905383997493, "required": -0.0021740766485663556, "we provide": 0.0003671807026330877, "before synthesis the": 0.0012603222596472051, "its largest": 0.0007691926383539699, "terminals these overlying": 0.0012603222596472051, "citation": 0.00041783065809376433, "the garp chip": 0.0012603222596472051, "example to demonstrate": 0.0009656247980412257, "cad environment": 0.0011987628346523357, "multipliers need to": 0.0012603222596472051, "partitions the": 0.0005980816939704552, "to dcsim": 0.0011987628346523357, "file": 0.006476060945396748, "dynamically reconfigurable logic": 0.012603222596472051, "after apr": 0.004795051338609343, "with custom": 0.0009550211543581351, "cross reference": 0.0009888396536561748, "drivers": 0.0010952758192517352, "simulation model could": 0.0012603222596472051, "mechanism used to": 0.0009115386793221903, "this problem these": 0.001016616933266297, "information conventional cad": 0.0025206445192944103, "made these": 0.0009040000538791488, "cad tool": 0.0030972701417865127, "it complies with": 0.0012603222596472051, "for the timing": 0.0010504222238299598, "made or": 0.0005078090529624389, "the xilinx cad": 0.0012603222596472051, "devices can": 0.0008353907119635158, "of mapping": 0.00068253283500028, "p_real p_imag": 0.0023975256693046713, "results dynamic timing": 0.0025206445192944103, "ansi": 0.0006103238484345529, "damage may": 0.0010938286999233322, "original version": 0.002817627162513187, "but static logic": 0.0012603222596472051, "necessary to": 0.0002282511717119292, "particular location": 0.0018080001077582977, "reconfigurable complex": 0.0011987628346523357, "a number": 0.0008621679825241376, "timing and": 0.0014462470852206174, "alternative languages": 0.0011987628346523357, "must be applied": 0.0008499956261601955, "bitstreams may": 0.0011987628346523357, "annotated vital vhdl": 0.0012603222596472051, "using more": 0.000672656697861042, "represent": -7.314682527319929e-05, "user guide jroute": 0.0012603222596472051, "floorplanning approach": 0.0011987628346523357, "be overwritten": 0.0008658640011481852, "synthesis tools generally": 0.0012603222596472051, "applied to it": 0.0009656247980412257, "disrupted when": 0.0010938286999233322, "alleviate this problem": 0.0008604731180411529, "these requirements": 0.001254678012931695, "meribout masato": 0.0023975256693046713, "their instantiation label": 0.0012603222596472051, "also be valuable": 0.0011553905383997493, "is no": 0.00011259359823879334, "because designs were": 0.0012603222596472051, "configurations the": 0.0007103965637748345, "logic synthesizing rtl": 0.0012603222596472051, "requirements for each": 0.0009656247980412257, "place a": 0.0006775160109280062, "much of": 0.0003907165056910658, "bitstream access although": 0.0012603222596472051, "timing analysis to": 0.0011553905383997493, "configurations the xc6200": 0.0012603222596472051, "and isolation": 0.0010938286999233322, "abstraction at which": 0.0012603222596472051, "correct routing connectivity": 0.0012603222596472051, "backannotated timing": 0.0011987628346523357, "ensures that": 0.0003330695779791433, "supported with the": 0.0010504222238299598, "describe how partial": 0.0012603222596472051, "coefficients are": 0.0006041278421010139, "guide jroute": 0.0011987628346523357, "with its supporting": 0.0011553905383997493, "be disrupted": 0.0010324233805955043, "a bbox": 0.0011987628346523357, "software settings lock": 0.0012603222596472051, "functions occupy": 0.0011987628346523357, "problem this": 0.000554329194451452, "n 2 p": 0.00026480599187346255, "bear this notice": 0.000638545354899532, "as part of": 0.0018640965127637505, "5 surrounded": 0.0011987628346523357, "the input number": 0.0012603222596472051, "level of the": 0.0005314082080555419, "portable": 0.0003700895330802149, "set up": 0.0004466777203871613, "partial reconfiguration is": 0.0012603222596472051, "tools available": 0.0010938286999233322, "02 february 24": 0.0012603222596472051, "level version": 0.0009888396536561748, "drl the": 0.0011987628346523357, "further": -0.0010350044293624904, "in xact6000": 0.0011987628346523357, "this notice": 0.0005372802887837707, "the existing circuitry": 0.0012603222596472051, "those described in": 0.000822294492063293, "out manually": 0.0010938286999233322, "virtex table": 0.0011987628346523357, "not require alteration": 0.0012603222596472051, "s operation the": 0.0010939942309009234, "design the": 0.0014662912317378648, "were all": 0.0006589311008636603, "generation steps": 0.0011987628346523357, "metrics for logic": 0.0012603222596472051, "controller synthesis": 0.0009550211543581351, "tools as summarized": 0.0012603222596472051, "describes the": 0.00030366472565989853, "and the ability": 0.0007497163675713385, "type of": 0.00020034075537035404, "compilation": 0.0009757136180521794, "component": 0.00027048916000707904, "array the": 0.0006309550577133789, "ranges": 0.000506324621671034, "be hardwired": 0.0010938286999233322, "the dynamic to": 0.0012603222596472051, "partial circuit configurations": 0.0012603222596472051, "hardware pebble a": 0.0012603222596472051, "merging the routing": 0.0012603222596472051, "partition the": 0.0008185694016305796, "used on the": 0.0007663520781161351, "provide a configuration": 0.0012603222596472051, "published": 0.0002999785320011036, "between successive configurations": 0.0012603222596472051, "productively at a": 0.0012603222596472051, "level synthesis for": 0.001016616933266297, "options file can": 0.0012603222596472051, "and from registers": 0.0012603222596472051, "1 methods of": 0.0012603222596472051, "their own": 0.00044322698958175797, "2 domain transforms": 0.0012603222596472051, "readily": 0.0005958556818850283, "two": 0, "simulation dcsim 1": 0.0012603222596472051, "shared by": 0.0004887637439126216, "describe its connectivity": 0.0012603222596472051, "translation from vhdl": 0.0012603222596472051, "simulation to which": 0.0012603222596472051, "achieving": 0.00024907926713064413, "extended dcstech": 0.0035962885039570068, "values can be": 0.0006464188897525766, "provides access": 0.0009273793629990234, "into account": 0.00028656821069856467, "tasks on": 0.0007044067906282968, "tools generally have": 0.0012603222596472051, "the static circuitry": 0.0012603222596472051, "algorithmic reasons a": 0.0012603222596472051, "tasks or": 0.0008498670143238875, "the timing issues": 0.0011553905383997493, "particular": -0.0009834629366339827, "and tasks in": 0.0012603222596472051, "be reconfigured to": 0.0011553905383997493, "being removed use": 0.0012603222596472051, "software co": 0.0023962066530697494, "tools along with": 0.0011553905383997493, "section 5 it": 0.0009115386793221903, "be determined and": 0.0010939942309009234, "hdl to": 0.0011987628346523357, "would increase": 0.0007044067906282968, "of static task": 0.0025206445192944103, "remain": 0.00011333033467371958, "the design techniques": 0.0012603222596472051, "on the multiplication": 0.0012603222596472051, "are generic": 0.0007784208301718861, "overcome these problems": 0.001016616933266297, "dynamic designs were": 0.0012603222596472051, "the hierarchy above": 0.0012603222596472051, "including the routes": 0.0012603222596472051, "share": 0.00017032546548113363, "a second": 0.0005487927261025819, "numbers": -1.1840439977744865e-05, "leaving bitstream": 0.0011987628346523357, "removed during": 0.0009550211543581351, "that no such": 0.0008838743428228508, "needs": 1.7120134614234316e-05, "acts": 0.00033363118996710826, "configuration of": 0.0010705429678172288, "is active": 0.0006010756860887834, "mimic the design": 0.0011553905383997493, "can read": 0.0006986409925743289, "begin operation the": 0.0012603222596472051, "6 figure 6": 0.0010939942309009234, "of modern": 0.0006633726868876255, "hold times": 0.0010324233805955043, "are all": 0.0002904627600014791, "majority of these": 0.0010504222238299598, "consumed by": 0.0005866448398286739, "connectivity": 0.0018210432332145432, "for sdf files": 0.0012603222596472051, "system and": 0.00031389915480141135, "coming": 0.00038898776986536203, "array locations terminal": 0.0012603222596472051, "back to": 0.0003015761164510682, "conversion process the": 0.003466171615199248, "is adapted": 0.0007369989002178327, "properties in": 0.0004996013799794955, "because registers could": 0.0012603222596472051, "if a": 0.00010859510233645173, "been performed": 0.0005393145949168167, "of functions": 0.000415943195115728, "the terminal components": 0.0050412890385888205, "tool is": 0.000654613062310984, "through": -0.00036982620841680375, "same": -0.004989683334051831, "an rloc and": 0.0012603222596472051, "24": -8.174099490627804e-05, "26": -5.4519183936468756e-05, "it could be": 0.0006126623291404926, "deactivate tasks could": 0.0012603222596472051, "must ensure that": 0.0007445491715841594, "that evaluates the": 0.0009275197049123102, "may not match": 0.0010939942309009234, "fig 6 figure": 0.0010939942309009234, "efficient metrics": 0.0011987628346523357, "file crf file": 0.0025206445192944103, "any design hierarchy": 0.0012603222596472051, "contain bidirectional routing": 0.0012603222596472051, "timing dcstech s": 0.0012603222596472051, "last six years": 0.0012603222596472051, "was written to": 0.001016616933266297, "jbits sdk provides": 0.0012603222596472051, "and refinement may": 0.0012603222596472051, "9 before": 0.0011987628346523357, "software in one": 0.0012603222596472051, "tasks into the": 0.0011553905383997493, "easily": -0.0003175534218346788, "fpga families were": 0.0012603222596472051, "generated by": 0.00023537974869721943, "ns thereafter the": 0.0012603222596472051, "dcstech was designed": 0.0012603222596472051, "are required to": 0.0005340269288539547, "the sdf file": 0.0012603222596472051, "they will be": 0.0006792730583735078, "an adder and": 0.0011553905383997493, "can be exploited": 0.0006310505412269554, "out": -0.0013648725794413415, "ports": 0.00042179922976940185, "tool could": 0.0009273793629990234, "require alteration in": 0.0012603222596472051, "result bitstream": 0.0011987628346523357, "hard": 7.938927860964785e-05, "fig 5 surrounded": 0.0012603222596472051, "idea": -8.772656225468894e-06, "n_rst x_real x_imag": 0.0025206445192944103, "be provided including": 0.0012603222596472051, "then be determined": 0.0009656247980412257, "connect": 0.00033734552184515684, "virtex fpga": 0.0035962885039570068, "the square root": 0.0007084812014082839, "hardware software codesign": 0.0015835594534592675, "to modification via": 0.0012603222596472051, "circuit the": 0.0006877178531528569, "architectures this work": 0.0012603222596472051, "this reason": 0.00044551959134005756, "is found": 0.0003496721837937475, "broad similarities figure": 0.0012603222596472051, "connect the": 0.0006679451991797713, "alteration in any": 0.0012603222596472051, "hierarchy above": 0.0011987628346523357, "constraint prohibit constraint": 0.0012603222596472051, "all since this": 0.0012603222596472051, "evaluation": 1.5361031651955038e-05, "any static logic": 0.0025206445192944103, "on the p": 0.0009453806429418422, "the design flow": 0.0021008444476599197, "produce new whole": 0.0012603222596472051, "standard synthesis and": 0.0012603222596472051, "something that": 0.0007369989002178327, "are common across": 0.0011553905383997493, "terminals": 0.0034868119588263766, "the system this": 0.0007210370702780139, "and jbits": 0.0011987628346523357, "members": 0.0002803506513227427, "reconfigurable constant": 0.0011987628346523357, "8 after": 0.0008498670143238875, "circuits produced by": 0.0010939942309009234, "1 methods": 0.0009888396536561748, "efficient metrics and": 0.0012603222596472051, "drl design tool": 0.0012603222596472051, "domain conversion process": 0.0050412890385888205, "from circuits can": 0.0012603222596472051, "is unknown": 0.0005274786320149591, "seen emerging from": 0.0012603222596472051, "x by": 0.0004502008253762794, "removed this": 0.0007691926383539699, "altering the": 0.0006463210808722992, "with only": 0.0003907165056910658, "the real and": 0.000822294492063293, "toolsets implementation of": 0.0012603222596472051, "level then sdf": 0.0012603222596472051, "supported the": 0.0015568416603437723, "multipliers in": 0.0008498670143238875, "implement the dynamic": 0.0012603222596472051, "configuration which blanks": 0.0012603222596472051, "in order": 0.0003035623766184781, "zone a further": 0.0012603222596472051, "to enable designers": 0.0012603222596472051, "therefore the design": 0.0011553905383997493, "be generated": 0.0003915574204821085, "only does the": 0.0009115386793221903, "tasks allowing": 0.0011987628346523357, "their relevant timing": 0.0012603222596472051, "mechanism for accessing": 0.0010939942309009234, "unconfigured fpga": 0.0011987628346523357, "and c are": 0.0011698107475966093, "of cut signals": 0.0025206445192944103, "have no functionality": 0.0012603222596472051, "variety of file": 0.0012603222596472051, "entity of each": 0.0012603222596472051, "of 10 j12": 0.0012603222596472051, "out manually as": 0.0012603222596472051, "statement": 0.0001387754077616795, "as shown": 0.00040134249920672837, "into a vital": 0.0012603222596472051, "8 a backannotated": 0.0012603222596472051, "tasks into": 0.0009888396536561748, "long as": 0.0002739421123459438, "are predictable": 0.0010324233805955043, "major similarities": 0.0010938286999233322, "part": -0.002360264525025068, "the apis in": 0.0012603222596472051, "with the simulation": 0.0008970785794624274, "modern cad techniques": 0.0012603222596472051, "attribute assigns a": 0.0012603222596472051, "logic array at": 0.0012603222596472051, "b": 0, "most platforms": 0.0011987628346523357, "over routing placement": 0.0012603222596472051, "conversion as part": 0.0012603222596472051, "in section 3": 0.0004511809106696744, "classroom use": 0.0005332875299998394, "in section 4": 0.000729099731915518, "static and": 0.0011368620356326821, "treated": 0.00017390376640915263, "in section 5": 0.00027519727529921753, "to be reconfigured": 0.0012603222596472051, "routed circuits": 0.0011987628346523357, "tasks are added": 0.0012603222596472051, "x_imag p_real": 0.0011987628346523357, "a temporal": 0.0006104161958166735, "the bitstreams must": 0.0012603222596472051, "paths": 0.00013027820148246217, "the input dynamic": 0.0012603222596472051, "would increase the": 0.0008604731180411529, "either by": 0.0004625111711329038, "euromicro": 0.0005659064128097618, "members of": 0.0004466777203871613, "the relevant": 0.0004140143861505382, "majority": 0.0008162810088714525, "if partial": 0.0010324233805955043, "build": 0.00016098730901617855, "files all require": 0.0012603222596472051, "to dcsim s": 0.0012603222596472051, "is then further": 0.0010939942309009234, "a new": 0.0002473825718953124, "domain conversion of": 0.0012603222596472051, "would be required": 0.0007497163675713385, "attribute from": 0.0010324233805955043, "portable cad framework": 0.0012603222596472051, "most": -0.00374292241886212, "indeed most vendors": 0.0012603222596472051, "for reconfigurable": 0.0027120001616374465, "capabilities as a": 0.0012603222596472051, "same area of": 0.0023107810767994987, "bitstream unless": 0.0011987628346523357, "static design": 0.005469143499616661, "open file format": 0.0012603222596472051, "partitioning process": 0.0009273793629990234, "which matching the": 0.0012603222596472051, "creates allowing timing": 0.0012603222596472051, "rtl design such": 0.0012603222596472051, "be extensible to": 0.0010504222238299598, "and the swappable": 0.0012603222596472051, "particularly": 0.00011992084355627509, "a matching sdf": 0.0012603222596472051, "possible that": 0.0008437261034273708, "were outlined however": 0.0012603222596472051, "a imag real": 0.0012603222596472051, "reduces the size": 0.000822294492063293, "find": -0.00010044480012309818, "behind partial bitstream": 0.0012603222596472051, "conflict will cause": 0.0012603222596472051, "on embedded": 0.0005951436489729429, "both logic and": 0.0011553905383997493, "distributed": -3.5239267425169824e-05, "sdf timing information": 0.0012603222596472051, "p 603": 0.0009273793629990234, "introduction in dynamically": 0.0012603222596472051, "so far": 0.0003144529121911473, "8": -0.005137395592360588, "therefore includes all": 0.0012603222596472051, "machines ccms": 0.0011987628346523357, "permission": 0.0007032674291128078, "by different dcstech": 0.0012603222596472051, "7 layout": 0.0010938286999233322, "constraints this": 0.000654613062310984, "vhdl place": 0.0011987628346523357, "minor alterations in": 0.0012603222596472051, "capabilities of the": 0.0007445491715841594, "annotation support has": 0.0012603222596472051, "2 which was": 0.0010939942309009234, "new design": 0.0007522528547641619, "on the array": 0.0018230773586443807, "mainstream commercial fpga": 0.0012603222596472051, "reconfigurable systems": 0.0019100423087162702, "include such": 0.0008221700716529339, "p_imag": 0.00656197931418454, "bitstreams at": 0.0011987628346523357, "remove": 0.00016387482024425609, "the constraints described": 0.0010504222238299598, "of the principles": 0.001016616933266297, "common": -5.860536046518443e-05, "flow the dynamic": 0.0012603222596472051, "all the logic": 0.0012603222596472051, "be as": 0.0003841297147431659, "required in addition": 0.001016616933266297, "of one": 0.00020635516493718807, "locating": 0.000877333861724989, "domain firstly the": 0.0012603222596472051, "bidirectional routing resource": 0.0012603222596472051, "be found": 0.0003895700749161618, "status of the": 0.0006696011531202743, "individual": 0.00013276593876572606, "bitstreams the final": 0.0012603222596472051, "time they are": 0.0008499956261601955, "in dynamically": 0.0008353907119635158, "is displayed on": 0.0010504222238299598, "on the outputs": 0.0010504222238299598, "slow process": 0.0010938286999233322, "smallest": 0.00012145701821869553, "are typically written": 0.001016616933266297, "sub designs": 0.0035962885039570068, "in seconds modelling": 0.0012603222596472051, "on hanging": 0.0011987628346523357, "interfaces": 0.0002720936696238175, "reconfiguration bitstreams if": 0.0012603222596472051, "schedule is": 0.0005759816144303707, "these are special": 0.0010939942309009234, "both these files": 0.0012603222596472051, "initially task": 0.0011987628346523357, "interface the broad": 0.0012603222596472051, "apr tools flatten": 0.0012603222596472051, "by dcstech s": 0.0012603222596472051, "configuration controllers": 0.0023975256693046713, "functionality and therefore": 0.0011553905383997493, "files used to": 0.0011553905383997493, "complete new dynamic": 0.0012603222596472051, "that contain": 0.0004814396358280908, "during this period": 0.0009115386793221903, "to one temporal": 0.0012603222596472051, "the static circuit": 0.0012603222596472051, "set of mutually": 0.0009115386793221903, "bitstream generation conventional": 0.0012603222596472051, "considered a valid": 0.0010939942309009234, "removed and their": 0.0011553905383997493, "problem these": 0.0007299047590392008, "simple": -0.0005740151240199337, "partial circuit": 0.004795051338609343, "them to": 0.0006356180291927122, "because registers": 0.0010324233805955043, "simulator require long": 0.0012603222596472051, "simply": -6.776421393049051e-05, "above them in": 0.0012603222596472051, "asserted": 0.0005659064128097618, "box must": 0.0010938286999233322, "most industry": 0.0011987628346523357, "ensures": 0.00016914226543497898, "simulate the": 0.0009835751119776602, "circuitry and": 0.0010938286999233322, "achieve better results": 0.001016616933266297, "circuit description the": 0.0012603222596472051, "create": 0.00012197039715263481, "routing are apparent": 0.0012603222596472051, "in a": 1.9736710518752448e-05, "set is assigned": 0.0011553905383997493, "to produce these": 0.0011553905383997493, "system dcstech": 0.0011987628346523357, "multipliers in place": 0.0012603222596472051, "level indeed": 0.0010324233805955043, "conventional tools inadequacies": 0.0012603222596472051, "active at the": 0.0008604731180411529, "occurred during": 0.0008498670143238875, "registers was considered": 0.0012603222596472051, "of bitstream access": 0.0012603222596472051, "support an": 0.0007691926383539699, "also a": 0.00029594269845848587, "into constant coefficient": 0.0012603222596472051, "design techniques": 0.0008100038324457161, "loc attribute because": 0.0012603222596472051, "configuration bitstream of": 0.0012603222596472051, "methodology outlined": 0.0010324233805955043, "10 and": 0.00032295499814752565, "replaces": 0.00035851262006588407, "floorplan": 0.0073984111999982095, "in 2": 0.0005898704498959926, "in 7": 0.00036210645122532485, "instantiated into the": 0.0012603222596472051, "rt level rather": 0.0012603222596472051, "taken not": 0.0009550211543581351, "simulation model therefore": 0.0012603222596472051, "not usually achieve": 0.0012603222596472051, "cad toolsets within": 0.0012603222596472051, "task activates for": 0.0012603222596472051, "lava and jbits": 0.0012603222596472051, "is another": 0.00044436938571534493, "flow can": 0.0008837406048378573, "x_imag p_imag p_real": 0.0025206445192944103, "itself": -2.6327194247996913e-05, "cad tools timing": 0.0025206445192944103, "be able to": 0.0006436964032644093, "ends of floating": 0.0012603222596472051, "work with lava": 0.0012603222596472051, "for different fpga": 0.0012603222596472051, "reconfiguration information conventional": 0.0025206445192944103, "monterey california usa": 0.0008062766599257841, "highlighted in white": 0.0012603222596472051, "security as": 0.0010324233805955043, "conversion process thereby": 0.0012603222596472051, "difficult to": 0.0002399971121209285, "the array in": 0.0009275197049123102, "is produced at": 0.0010504222238299598, "tools are capable": 0.0023107810767994987, "by the lack": 0.0009656247980412257, "placement of routing": 0.0012603222596472051, "and vhdl": 0.0010938286999233322, "is captured": 0.0005812232573723295, "with the addition": 0.0007167370533284649, "cope with directly": 0.0012603222596472051, "for the affected": 0.0012603222596472051, "been automated by": 0.0012603222596472051, "of fig": 0.000554329194451452, "tasks before": 0.0009888396536561748, "compile ansi c": 0.0012603222596472051, "part of": 0.0009085406638538601, "task": 0.0029006191161675067, "de asserted": 0.0011987628346523357, "dcstech now": 0.0011987628346523357, "by re": 0.00068253283500028, "problem the xilinx": 0.0012603222596472051, "read a variety": 0.0012603222596472051, "research into the": 0.0010504222238299598, "alterations in addition": 0.0012603222596472051, "drl systems": 0.0011987628346523357, "component any synthesisable": 0.0012603222596472051, "that different": 0.0005922594586422242, "occur during": 0.0006384487373545328, "and adders surrounding": 0.0012603222596472051, "large systems the": 0.0010504222238299598, "whereas before terminal": 0.0012603222596472051, "virtex synthesis": 0.0023975256693046713, "while each": 0.000672656697861042, "alternative": 8.832387551022754e-05, "capabilities most modern": 0.0012603222596472051, "described a": 0.0005237194163118181, "but at a": 0.0008970785794624274, "cut": 0.0005877765889863093, "must each be": 0.0012603222596472051, "designs deals": 0.0011987628346523357, "not cause": 0.000561223727484322, "hanging nets therefore": 0.0012603222596472051, "be assigned a": 0.0007988564250473151, "within the underlying": 0.0011553905383997493, "that was": 0.000368657023211084, "task which": 0.0006930828734325128, "the ends": 0.0037221825736330197, "that all": 0.00015616272401604186, "the last six": 0.0010939942309009234, "produced vital compliant": 0.0012603222596472051, "connectivity such as": 0.0012603222596472051, "was considered": 0.0006504117990663544, "drivers for a": 0.0012603222596472051, "in it to": 0.0011553905383997493, "system is shown": 0.0007917797267296338, "cad framework uses": 0.0012603222596472051, "routing from": 0.0009550211543581351, "four multiplier circuits": 0.0012603222596472051, "follows": -0.0003183258932330117, "design and verification": 0.0025205766296445536, "existing drl design": 0.0012603222596472051, "for each mutex": 0.0012603222596472051, "fixed array locations": 0.0012603222596472051, "large scale": 0.00034767919719191833, "availability of the": 0.0007917797267296338, "made the": 0.0005352714839086144, "dynamic design processing": 0.0012603222596472051, "into valid": 0.0010938286999233322, "is granted without": 0.000602177610316584, "such bitstreams": 0.0011987628346523357, "components with loc": 0.0012603222596472051, "estimating area": 0.0010324233805955043, "actual timing": 0.0011987628346523357, "often": -9.028987467798988e-05, "one of": 5.747694895924796e-05, "routing in a": 0.0018550394098246204, "in seconds": 0.0004996013799794955, "back": 0.0003640525286617265, "support for sdf": 0.0012603222596472051, "them in": 0.0007088160049773357, "register as": 0.0007691926383539699, "level vital": 0.0011987628346523357, "tools accurate estimates": 0.0012603222596472051, "jrtr xilinx": 0.0011987628346523357, "b the operation": 0.0012603222596472051, "scale": 8.315665008808692e-05, "file a": 0.0015974711020464996, "addition it allows": 0.0011553905383997493, "specify designs": 0.0011987628346523357, "two advantages in": 0.0010939942309009234, "integration": 0.00019572739912228303, "are intended for": 0.0010939942309009234, "family and to": 0.0012603222596472051, "task and": 0.0010786291898336334, "checked for": 0.0006384487373545328, "virtex synthesis and": 0.0012603222596472051, "connecting": 0.00028128859610277547, "the xilinx modular": 0.0012603222596472051, "reconfigured to": 0.0009888396536561748, "a place and": 0.0012603222596472051, "as much": 0.0003890466271463222, "by reconfigurations": 0.0011987628346523357, "includes both logic": 0.0012603222596472051, "than the": 7.379379729840165e-05, "mutually exclusive": 0.0036624971749000413, "support other coefficients": 0.0012603222596472051, "effect the dynamic": 0.0012603222596472051, "j14status n_rst x_real": 0.0012603222596472051, "extensions made to": 0.0011553905383997493, "attribute in xact6000": 0.0012603222596472051, "optimize": 0.00027481001599164633, "fpga series": 0.0011987628346523357, "j14status": 0.002187326438061513, "sdf information cannot": 0.0012603222596472051, "constraint": 0.0005716872948270929, "to operate correctly": 0.001016616933266297, "bitstreams to load": 0.0012603222596472051, "to lock the": 0.004375976923603694, "extensions": 0.00032543313536102385, "extended now at": 0.0012603222596472051, "is a timing": 0.0012603222596472051, "hierarchy is": 0.0006238047896444736, "families were": 0.0010324233805955043, "focus of future": 0.0012603222596472051, "number of files": 0.0010504222238299598, "number x by": 0.0011553905383997493, "compromises design": 0.0011987628346523357, "frames": 0.00037159022525874583, "increased in size": 0.0012603222596472051, "constitute its static": 0.0012603222596472051, "tools dcstechdcstech conventional": 0.0012603222596472051, "designer to apply": 0.0012603222596472051, "terminals is used": 0.0012603222596472051, "the deactivate configuration": 0.0012603222596472051, "capabilities supported": 0.0011987628346523357, "redistribute to lists": 0.000590454944479647, "used with": 0.00043984555489033725, "in the domain": 0.0006262467850755638, "as the designs": 0.0012603222596472051, "the use of": 0.0011701123421407292, "range from": 0.00048727252546226145, "method used": 0.000556594338869498, "the sections of": 0.0009656247980412257, "any synthesisable level": 0.0012603222596472051, "sdf": 0.012330685333330349, "enhanced backannotated": 0.0011987628346523357, "modify and verify": 0.0012603222596472051, "to the design": 0.0013209949798129882, "designs that can": 0.0010504222238299598, "supporting tools": 0.0010938286999233322, "sdk": 0.0026508207219546435, "dcstechdcstech conventional": 0.0011987628346523357, "would be necessary": 0.0007917797267296338, "of tools": 0.0013178622017273206, "from java": 0.0018080001077582977, "flow 2 existing": 0.0012603222596472051, "multiplication is therefore": 0.0012603222596472051, "of the circuit": 0.0007210370702780139, "p_real 10 j12status": 0.0025206445192944103, "reconfigurations the original": 0.0012603222596472051, "they are": 0.00047677883968264326, "the dcs cad": 0.003780966778941616, "to coexist with": 0.0011553905383997493, "constant": -0.000585405258707286, "blanks out": 0.0011987628346523357, "flow": 0.001372049507585023, "containing two dynamic": 0.0012603222596472051, "single": -0.0004291390045500123, "hdl designs": 0.0011987628346523357, "throws up many": 0.0012603222596472051, "emerging from the": 0.001016616933266297, "8 are currently": 0.0012603222596472051, "the dynamic circuit": 0.0012603222596472051, "10 p 285": 0.0012603222596472051, "circuit disruption the": 0.0012603222596472051, "functionality": 0.0014998926600055182, "with the problem": 0.0006547121260310673, "this the area": 0.0012603222596472051, "corresponding zone": 0.0011987628346523357, "partial configurations which": 0.0012603222596472051, "route them": 0.0011987628346523357, "a frame": 0.0005951436489729429, "a timing verification": 0.0012603222596472051, "and high level": 0.000822294492063293, "libraries targeted to": 0.0012603222596472051, "functional verification after": 0.0012603222596472051, "to encourage": 0.0008658640011481852, "at achieving": 0.0010324233805955043, "remarks on": 0.0006633726868876255, "2002": 3.34625176389484e-05, "changed to match": 0.0011553905383997493, "third party": 0.0007444365147266039, "presenting": 0.0006848303721152085, "2004": 2.5448568190426737e-05, "of static designs": 0.0012603222596472051, "take advantage": 0.0004259264633195526, "designer to": 0.004226440743769781, "terminals are": 0.0009550211543581351, "the two overlapping": 0.0012603222596472051, "static circuit": 0.0023975256693046713, "white indicates the": 0.0012603222596472051, "encapsulating the": 0.0009550211543581351, "critical path and": 0.0008499956261601955, "files it": 0.0009040000538791488, "with all": 0.000344404479730149, "circuit s routing": 0.0012603222596472051, "xc6200 and": 0.0023975256693046713, "activates for simplicity": 0.0012603222596472051, "tr hardware software": 0.0012603222596472051, "tool might produce": 0.0012603222596472051, "the multiplier": 0.0006986409925743289, "designs are synthesised": 0.0012603222596472051, "may be obtained": 0.0007550636042614705, "copies are": 0.0004814396358280908, "represent a configuration": 0.0012603222596472051, "lut is": 0.0011987628346523357, "connecting the": 0.0005734245345505665, "and timing": 0.0012926421617445985, "physical resources cannot": 0.0012603222596472051, "and p_imag are": 0.0012603222596472051, "of four": 0.0003993126538985109, "signals to": 0.0027945639702973155, "verification partial": 0.0011987628346523357, "configuration bitstreams are": 0.0012603222596472051, "model as reported": 0.0012603222596472051, "standard hardware design": 0.0012603222596472051, "them in the": 0.0012982689129992153, "the first page": 0.0006215863329687419, "similarly floating": 0.0011987628346523357, "includes functions that": 0.0012603222596472051, "tools cannot handle": 0.0012603222596472051, "simulating the": 0.0006072405131469267, "will be placed": 0.0009656247980412257, "achieve better": 0.0007044067906282968, "resources cannot be": 0.0012603222596472051, "will not accept": 0.0012603222596472051, "solutions": 4.326648335459508e-05, "advantage and that": 0.0006126623291404926, "of files are": 0.0012603222596472051, "create a": 0.00038739241212923956, "the rif file": 0.0012603222596472051, "layout and": 0.0007044067906282968, "devices that contain": 0.0012603222596472051, "and circuit": 0.0007691926383539699, "altered in": 0.0008837406048378573, "figure 8 a": 0.0006215863329687419, "be valuable": 0.0008353907119635158, "indicate that": 0.0003015761164510682, "ability to control": 0.0010504222238299598, "replicated": 0.00039749920036957195, "to access modify": 0.0012603222596472051, "two dynamic": 0.0028650634630744054, "involves the conversion": 0.0011553905383997493, "placing logic": 0.0011987628346523357, "array locations": 0.0009550211543581351, "dcstech can partition": 0.0012603222596472051, "access": 0.00037589751256075917, "circuit without": 0.0010324233805955043, "packages fulfil these": 0.0012603222596472051, "the system into": 0.0009453806429418422, "mapping the sdf": 0.0012603222596472051, "nimble": 0.0009886900561291464, "be provided": 0.0004948683423213437, "their placement": 0.0010938286999233322, "modelling and synthesis": 0.0025206445192944103, "a mutex set": 0.003780966778941616, "back annotation support": 0.0012603222596472051, "tools dcstech conventional": 0.0012603222596472051, "design translation from": 0.0012603222596472051, "the product p": 0.0010504222238299598, "the lut is": 0.0012603222596472051, "on the logic": 0.0038624991921649026, "situations": 0.00015926762241633694, "implement": 0.0002537275978563029, "and functional verification": 0.0012603222596472051, "to achieve better": 0.0008604731180411529, "used to activate": 0.0010504222238299598, "named": 0.0008968516734762485, "such as verification": 0.0012603222596472051, "location on the": 0.0026516230284685527, "design tools synthesis": 0.0012603222596472051, "s routing has": 0.0012603222596472051, "the structural level": 0.0011553905383997493, "with all the": 0.0006411258915708362, "components were": 0.0009273793629990234, "processors fpgas": 0.0011987628346523357, "the architecture s": 0.0009889892964609049, "framework provides": 0.0008100038324457161, "names": 0.0005197130097047906, "changes necessary": 0.0010938286999233322, "48 n 8": 0.0012603222596472051, "tasks floorplan of": 0.0025206445192944103, "must be evaluated": 0.0008970785794624274, "is unaltered providing": 0.0012603222596472051, "drl a": 0.0011987628346523357, "not shared": 0.0007691926383539699, "logic drl a": 0.0012603222596472051, "apr and timing": 0.0012603222596472051, "flat": 0.00038246275667975924, "work more": 0.0009040000538791488, "up the": 0.0003089847628053351, "in relevant dynamic": 0.0025206445192944103, "part of dcstech": 0.0012603222596472051, "of the product": 0.0006437498990350139, "structural level": 0.0020648467611910086, "information on the": 0.000577797014750386, "crf files": 0.0011987628346523357, "hierarchy flattening": 0.0011987628346523357, "tool capabilities available": 0.0012603222596472051, "systems ccm": 0.0011987628346523357, "designer driven temporal": 0.0012603222596472051, "part which": 0.0008353907119635158, "that the designer": 0.0008970785794624274, "in rtl behavioural": 0.0012603222596472051, "tools this": 0.0008100038324457161, "not something that": 0.0011553905383997493, "account": 0.00012451056658521238, "set this mutex": 0.0012603222596472051, "no such netlist": 0.0012603222596472051, "assigns each dynamic": 0.0012603222596472051, "version has": 0.0007882412093874144, "jbits carry out": 0.0012603222596472051, "allowing the designer": 0.002187988461801847, "to virtex": 0.0011987628346523357, "ns task activates": 0.0012603222596472051, "actual timing information": 0.0012603222596472051, "over time this": 0.0009656247980412257, "reserved": 0.0031021195490197983, "introduction in": 0.0004332792045322545, "analysis regardless": 0.0011987628346523357, "platform independent as": 0.0012603222596472051, "temporal logic": 0.0006104161958166735, "they are applied": 0.000871724678010146, "levels the tools": 0.0012603222596472051, "the system with": 0.0006968714064467358, "their component": 0.0020648467611910086, "allow us": 0.00041116105662715663, "location constraints": 0.0010324233805955043, "in 7 luk": 0.0012603222596472051, "in figs 6": 0.0011553905383997493, "the four": 0.0009706060926798398, "target systems can": 0.0012603222596472051, "modern apr": 0.0011987628346523357, "simulation technology for": 0.0012603222596472051, "hanging ends": 0.0011987628346523357, "logic for the": 0.0009889892964609049, "would allow the": 0.0008309810818175975, "necessary for design": 0.0012603222596472051, "its bitstream": 0.0011987628346523357, "such as static": 0.0010504222238299598, "7 fig 6": 0.0012603222596472051, "presented here should": 0.0012603222596472051, "philosophy": 0.0005094244826000717, "graphically temporal floorplanners": 0.0012603222596472051, "of its extensibility": 0.0012603222596472051, "box mutex set": 0.0012603222596472051, "captured in a": 0.0008970785794624274, "multiplication": 0.0013740500799582318, "introduces extensions": 0.0011987628346523357, "file to the": 0.0010504222238299598, "logic ieee transactions": 0.0012603222596472051, "a and": 0.00047018801364867964, "of timing": 0.001420793127549669, "design methodology outlined": 0.0012603222596472051, "a simple example": 0.000562882478706567, "lines": 5.633274836918495e-05, "information associated with": 0.0008499956261601955, "if it is": 0.0003169188771471581, "monterey california": 0.0005709081028480269, "further details": 0.0005759816144303707, "loaded onto": 0.0010324233805955043, "10 future": 0.0010938286999233322, "fee fpga 02": 0.0012603222596472051, "of floating": 0.0006589311008636603, "six": 0.000197681805318487, "are unaffected": 0.0007784208301718861, "factors that": 0.0005839107699261458, "array reserve": 0.0011987628346523357, "circuitry to": 0.0009888396536561748, "his circuitry and": 0.0012603222596472051, "whereas before": 0.0011987628346523357, "enough to": 0.000277603951270251, "are aimed": 0.0008353907119635158, "was originally designed": 0.0009453806429418422, "set provided it": 0.0012603222596472051, "designed as": 0.0008221700716529339, "of exploiting": 0.0007166286046897406, "has seen it": 0.0011553905383997493, "must ensure": 0.0006775160109280062, "s back": 0.0009550211543581351, "domains figure 2": 0.0012603222596472051, "environment another": 0.0010938286999233322, "attribute from a": 0.0012603222596472051, "paper introduces": 0.0007522528547641619, "is written": 0.0008580776191681243, "signal at": 0.0007882412093874144, "this paper shows": 0.0007606039803610919, "design environments": 0.0011987628346523357, "systems tecs v": 0.000734708787567906, "february": 0.00014914021097167402, "logic and tasks": 0.0012603222596472051, "republish": 0.00039576355862746757, "reconfigurations it": 0.0011987628346523357, "concentrated on the": 0.0008062766599257841, "the availability of": 0.0005613086584358179, "1 the input": 0.0008970785794624274, "the layout of": 0.0015212079607221838, "existing vhdl design": 0.0012603222596472051, "that describe the": 0.0007850160117797753, "routes to both": 0.0012603222596472051, "constraints": 0.0002051555087732232, "complex multiplier with": 0.0012603222596472051, "activate": 0.0010952758192517352, "static results dynamic": 0.0025206445192944103, "nets has": 0.0010938286999233322, "signals changes to": 0.0012603222596472051, "levels of abstraction": 0.0015700320235595506, "completed partial": 0.0010938286999233322, "new whole or": 0.0012603222596472051, "coefficient values": 0.0009888396536561748, "and coverage": 0.0008221700716529339, "290 and": 0.0011987628346523357, "therefore puts": 0.0011987628346523357, "design reuse and": 0.0012603222596472051, "based on a": 0.0003214645172320478, "automate the": 0.0014332572093794813, "timing results reconfiguration": 0.0012603222596472051, "indicated instantiating": 0.0011987628346523357, "designer faces": 0.0011987628346523357, "components have": 0.0007784208301718861, "met by the": 0.0010939942309009234, "fpga is dynamically": 0.0012603222596472051, "select set of": 0.0023107810767994987, "model could": 0.0007369989002178327, "crf files are": 0.0012603222596472051, "as a domain": 0.0010939942309009234, "could cause": 0.0006930828734325128, "with an": 0.00014366763547750167, "rtl hardware": 0.0023975256693046713, "operation to damage": 0.0012603222596472051, "format ucf file": 0.0012603222596472051, "dynamic task one": 0.0012603222596472051, "this sort of": 0.000822294492063293, "similarly the dynamic": 0.0012603222596472051, "circuits can": 0.0008658640011481852, "xact6000 from placing": 0.0012603222596472051, "facilitate": 0.0002831773338731605, "with as": 0.0005635899853907491, "each mutex": 0.0032814860997699966, "stage of": 0.000930172579374793, "the xilinx foundation": 0.0012603222596472051, "jroute pebble": 0.0011987628346523357, "annotation side": 0.0011987628346523357, "via jrtr 15": 0.0012603222596472051, "since the new": 0.0009275197049123102, "synthesizing": 0.0010188489652001435, "circuits in": 0.0006463210808722992, "framework for": 0.000832811853810753, "provides convenient": 0.0011987628346523357, "series configuration architecture": 0.0012603222596472051, "column which makes": 0.0012603222596472051, "designer to produce": 0.0011553905383997493, "to describe": 0.00032943801826319335, "which it": 0.00032295499814752565, "a cad": 0.0009888396536561748, "which is": 7.384323457400587e-05, "virtex platform s": 0.0012603222596472051, "represented in the": 0.0006238991910956909, "intended to connect": 0.0012603222596472051, "reconfigurable logic ieee": 0.0012603222596472051, "j12 the multipliers": 0.0012603222596472051, "completed": 0.00021667414700537522, "2002 monterey california": 0.0008499956261601955, "circuit to be": 0.0009656247980412257, "seen it": 0.0008221700716529339, "2002 monterey": 0.0007784208301718861, "circuit containing": 0.0009888396536561748, "task c": 0.0018080001077582977, "task b": 0.0017317280022963704, "is added to": 0.001012421222296807, "solutions developed": 0.0010938286999233322, "converted to partial": 0.0012603222596472051, "a dynamic simulation": 0.0011553905383997493, "set component encapsulating": 0.0012603222596472051, "timing extraction": 0.0011987628346523357, "the constant": 0.0007129512408099287, "generation it": 0.0008498670143238875, "2 existing work": 0.0012603222596472051, "device or": 0.0008658640011481852, "control over": 0.0016303873281339144, "results at this": 0.0010939942309009234, "can overwrite": 0.0010324233805955043, "and control circuit": 0.0012603222596472051, "however one area": 0.0011553905383997493, "illustrated with": 0.0007444365147266039, "environment based": 0.0009040000538791488, "represented by": 0.0002423410725681441, "specified with": 0.0006930828734325128, "_ _ _": 0.004201688895319839, "have": 0, "the ends of": 0.004070378444440358, "must each": 0.0009550211543581351, "from high level": 0.0008499956261601955, "8 after apr": 0.0012603222596472051, "interface for": 0.0005455774198013467, "dcstech dynamic": 0.0011987628346523357, "design being optimised": 0.0012603222596472051, "are generic and": 0.0012603222596472051, "in expressing aspects": 0.0012603222596472051, "is a single": 0.0005353524874624746, "structural within each": 0.0012603222596472051, "circuits are connected": 0.0012603222596472051, "unless": 0.00012351455558346085, "otherwise or": 0.0008221700716529339, "single dynamic": 0.0010938286999233322, "it may not": 0.0006105085711489703, "configuration bitstreams should": 0.0012603222596472051, "of mutually": 0.0007522528547641619, "eight": 0.0002641472689016416, "as a": 0.0001237263682217479, "netlist for": 0.0009888396536561748, "if the design": 0.0010939942309009234, "therefore any static": 0.0012603222596472051, "and routing stage": 0.0012603222596472051, "will use": 0.0003252870840432192, "and create": 0.000672656697861042, "the log": 0.0005332875299998394, "on the virtex": 0.0012603222596472051, "way the": 0.0003613930070510574, "the loc": 0.0010324233805955043, "this compromises": 0.0011987628346523357, "set solves this": 0.0012603222596472051, "is represented": 0.0006378815182328248, "at the": 0.00022519836212178248, "and this": 0.00026768300688126726, "supported": -0.00012526078894753488, "used to encourage": 0.0012603222596472051, "the registers": 0.0012926421617445985, "memory in their": 0.0012603222596472051, "years researchers have": 0.0012603222596472051, "resources that make": 0.0012603222596472051, "knowledge": 4.775161115255234e-05, "is part": 0.0004771969108056833, "areas can": 0.0010938286999233322, "weakness is constraining": 0.0012603222596472051, "the circuitry to": 0.0012603222596472051, "constant coefficient multipliers": 0.0025206445192944103, "outlined in": 0.0015388216436967909, "control circuit placement": 0.0012603222596472051, "a vital vhdl": 0.0012603222596472051, "of conventional": 0.000672656697861042, "clock speed critical": 0.0012603222596472051, "has an": 0.0002646211064453424, "configuration architecture user": 0.0012603222596472051, "during the reconfigurations": 0.0012603222596472051, "is a slow": 0.0012603222596472051, "bear": 0.0004064462738070107, "the top level": 0.0006575778707645514, "and configuration": 0.0016443401433058678, "changed to a": 0.0009656247980412257, "in command": 0.0009273793629990234, "timing": 0.010807530649960588, "routing and component": 0.0011553905383997493, "areas": 0.001270744754181855, "enhance its": 0.0009040000538791488, "the final bitstream": 0.0012603222596472051, "following requirements": 0.0007604888942693442, "compilers to structural": 0.0012603222596472051, "xc6200 allows": 0.0011987628346523357, "process is platform": 0.0012603222596472051, "one dynamic": 0.0009888396536561748, "physical bounding box": 0.0012603222596472051, "used on": 0.0005434624427113049, "fixed": -0.0001297994500637852, "transforms performed by": 0.0012603222596472051, "extraction the final": 0.0012603222596472051, "tool may be": 0.0012603222596472051, "the same mutex": 0.0011553905383997493, "tools it": 0.0008498670143238875, "on design at": 0.0012603222596472051, "exists": -0.00012268233225663067, "rt level": 0.0017317280022963704, "lists requires prior": 0.0006126623291404926, "of hanging nets": 0.0012603222596472051, "these tools can": 0.0010504222238299598, "be required to": 0.002678404612481097, "exceed their": 0.0010938286999233322, "they do not": 0.00042530683234407195, "enhanced": 0.0008727325102105664, "the dynamic": 0.010512728197845498, "exploited": 0.00026070788375686933, "provide an overview": 0.0008970785794624274, "the area highlighted": 0.0012603222596472051, "design approach": 0.001699734028647775, "their own expertise": 0.0012603222596472051, "discussed in": 0.0002073714038994345, "as they are": 0.0005693385646879066, "as terminal component": 0.0025206445192944103, "limits the": 0.0005012101085354138, "routing": 0.008610226860299008, "describes the conditions": 0.0010939942309009234, "progress": 0.00024907926713064413, "logic and routing": 0.0050412890385888205, "on the rif": 0.0012603222596472051, "to describe its": 0.0010939942309009234, "acts as": 0.0005393145949168167, "reconfigurable systems synthesizing": 0.0012603222596472051, "produces a": 0.00037856051841080355, "to dynamic conversion": 0.0012603222596472051, "implementing": 0.0001598397995079308, "is part of": 0.0005421498762928812, "components have no": 0.0012603222596472051, "termed dynamic tasks": 0.0012603222596472051, "locations can": 0.0009888396536561748, "lava has seen": 0.0012603222596472051, "the conversion": 0.001326745373775251, "are termed": 0.0007987355510232498, "1 overview": 0.0006273390064658475, "minor alterations": 0.0010938286999233322, "switches while": 0.0010938286999233322, "a bbox attribute": 0.0012603222596472051, "the configuration status": 0.0012603222596472051, "architectures can be": 0.0010504222238299598, "place in": 0.0005164541867420684, "design virtex series": 0.0012603222596472051, "attributes": 0.00028128859610277547, "and deactivate tasks": 0.0012603222596472051, "for accessing configuration": 0.0012603222596472051, "otherwise": -0.0003900878303572072, "as jhdl 5": 0.0012603222596472051, "relevant": 0.0004412928227139563, "jroute a run": 0.0012603222596472051, "to reassemble the": 0.0012603222596472051, "dynamic domains": 0.0021876573998466644, "portability and circuit": 0.0012603222596472051, "steps outlined": 0.0010324233805955043, "use is": 0.00042799503030279334, "the drl": 0.0035962885039570068, "however one": 0.0006041278421010139, "the static circuits": 0.003780966778941616, "design methods typically": 0.0012603222596472051, "by x_real and": 0.0012603222596472051, "copies": 0.0006149262765349437, "label and": 0.0007044067906282968, "current research": 0.00068253283500028, "standard tools": 0.0032814860997699966, "in table 1": 0.00038745103688894435, "enhanced backannotated the": 0.0012603222596472051, "may 2004": 0.0005313278013059496, "representing all the": 0.0009656247980412257, "if statement which": 0.0012603222596472051, "file was": 0.0009273793629990234, "4 2 design": 0.0011553905383997493, "10 j12status 15": 0.0025206445192944103, "tool could simplify": 0.0012603222596472051, "device dependent functions": 0.003780966778941616, "file dcstech dependent": 0.0012603222596472051, "box need": 0.0011987628346523357, "design challenge": 0.0011987628346523357, "single fpga": 0.0010324233805955043, "the partial reconfiguration": 0.0012603222596472051, "annotation dcstech": 0.0011987628346523357, "graphically temporal": 0.0011987628346523357, "an abstract": 0.0009380509666169173, "systems architecture the": 0.000734708787567906, "multi": 4.685298078913099e-05, "produce these": 0.0010324233805955043, "however only": 0.0006589311008636603, "using jrtr verification": 0.0012603222596472051, "are capable": 0.0012768974747090656, "converted into valid": 0.0012603222596472051, "stopped the": 0.0009040000538791488, "designs in rtl": 0.0012603222596472051, "are currently carried": 0.0012603222596472051, "requirements with the": 0.0021008444476599197, "task outputs": 0.0011987628346523357, "lack of control": 0.0010939942309009234, "et al": 0.00019381659032562633, "is de": 0.0007231235426103087, "which reconfigure only": 0.0012603222596472051, "manually": 0.00034241518605760427, "the routing paths": 0.0010939942309009234, "of the original": 0.0003767991767280769, "the multipliers": 0.001699734028647775, "connectivity and": 0.0006986409925743289, "configuration file and": 0.0011553905383997493, "a component": 0.0005218722049992118, "design while each": 0.0012603222596472051, "tools produce": 0.0010938286999233322, "access although": 0.0010938286999233322, "is assumed for": 0.0009453806429418422, "the changes described": 0.0012603222596472051, "reserved area for": 0.0012603222596472051, "11 conclusions this": 0.0012603222596472051, "real part": 0.0006877178531528569, "fpgas it allows": 0.0012603222596472051, "to simulate them": 0.0012603222596472051, "reserved area is": 0.0012603222596472051, "systems can": 0.0005498932938761612, "with virtex": 0.0011987628346523357, "parts of the": 0.0021829829543551986, "that matches": 0.000654613062310984, "shown in fig": 0.0027107493814644053, "apis in jbits": 0.0012603222596472051, "task components are": 0.0012603222596472051, "of static circuits": 0.0012603222596472051, "since the hierarchy": 0.0012603222596472051, "the original version": 0.0015977128500946302, "rpfds and fdcs": 0.0012603222596472051, "abstract level": 0.0015764824187748288, "thought": 0.00027848737583897995, "on the back": 0.0010504222238299598, "these bitstreams depends": 0.0012603222596472051, "sets": -0.0001950439151786036, "position": 0.0001844166872233042, "optimised away the": 0.0012603222596472051, "usual": 0.00014858671056910435, "contain any static": 0.0012603222596472051, "configuration interface": 0.0023975256693046713, "it is incorrectly": 0.0010939942309009234, "in the specified": 0.0009275197049123102, "underlying": 8.174099490627802e-05, "testbed": 0.0004963557058680262, "sta is a": 0.0012603222596472051, "n_rst x_real": 0.0023975256693046713, "ensure that no": 0.0007850160117797753, "capabilities of": 0.0005393145949168167, "mapped to": 0.000881930364311873, "reducing the runtime": 0.0011553905383997493, "particular logic resource": 0.0012603222596472051, "access to the": 0.0005177209124457257, "of the design": 0.001864758998906226, "activate and": 0.0009888396536561748, "paper shows how": 0.0009453806429418422, "of implementing": 0.0005951436489729429, "be reconfigured": 0.0018547587259980468, "283": 0.0005921698581189801, "285": 0.0005094244826000717, "match": 0.0005307587025280131, "should be indicated": 0.0011553905383997493, "optimizations": 0.00028508352369116475, "and written": 0.0007444365147266039, "the original sdf": 0.0012603222596472051, "can be assigned": 0.0013094242520621346, "they will": 0.0004365305299554896, "instantiated into": 0.0011987628346523357, "with the loc": 0.0012603222596472051, "e merging": 0.0010938286999233322, "like": -0.00017813477512563226, "timing information mapped": 0.0012603222596472051, "before they are": 0.000822294492063293, "switches the design": 0.0012603222596472051, "performed when design": 0.0012603222596472051, "be indicated": 0.0008353907119635158, "changed p_real p_imag": 0.0012603222596472051, "tools generally": 0.0010324233805955043, "dcstech special": 0.0023975256693046713, "for partially": 0.0008100038324457161, "the fpga they": 0.0012603222596472051, "overall dynamic system": 0.0012603222596472051, "functionality each": 0.0010938286999233322, "use to": 0.000467701990219143, "design of dynamically": 0.0011553905383997493, "tools dcstech": 0.0011987628346523357, "then configured onto": 0.0012603222596472051, "final problem": 0.0009888396536561748, "conventional hardware design": 0.0012603222596472051, "more difficult": 0.000394961899259532, "of tools and": 0.0010504222238299598, "domain firstly": 0.0011987628346523357, "netlist level": 0.0011987628346523357, "before presenting": 0.000672656697861042, "weakness is": 0.0008498670143238875, "tasks could cause": 0.0012603222596472051, "tasks is": 0.0007044067906282968, "while this would": 0.0012603222596472051, "ideas behind": 0.0008221700716529339, "considered in": 0.00032943801826319335, "exclusive for algorithmic": 0.0012603222596472051, "although": -0.0008718317229058089, "onto the array": 0.0025206445192944103, "builds in support": 0.0012603222596472051, "tasks in": 0.002717312213556524, "dcs": 0.003534427629272858, "terminals used to": 0.0025206445192944103, "api for fpga": 0.0012603222596472051, "actual": 1.624044602981667e-05, "carried out manually": 0.0011553905383997493, "introduces": 0.0001861633633450314, "and therefore do": 0.0010939942309009234, "the affected fpga": 0.0012603222596472051, "that some": 0.0003324594609375427, "introduced": -2.240486700734524e-05, "all such as": 0.0012603222596472051, "at an abstract": 0.0019779785929218098, "found in 2": 0.0008604731180411529, "fpgas and": 0.0018547587259980468, "ns the n_rst": 0.0012603222596472051, "seas of": 0.0010938286999233322, "tasks tasks that": 0.0012603222596472051, "functional": 0.0001662045822493358, "registers could": 0.0010938286999233322, "domain conversion hence": 0.0012603222596472051, "fpga families": 0.0011987628346523357, "faces is": 0.0009040000538791488, "circuit configurations": 0.0011987628346523357, "n_rst reset input": 0.0012603222596472051, "set tools": 0.0011987628346523357, "a library based": 0.0012603222596472051, "produces both these": 0.0012603222596472051, "the real part": 0.0008401922098815178, "modules that": 0.0007784208301718861, "since no mechanism": 0.0012603222596472051, "estimated approximately therefore": 0.0012603222596472051, "and therefore a": 0.0007663520781161351, "work dcstech bitstream": 0.0012603222596472051, "prevent unconnected circuits": 0.0012603222596472051, "p 257": 0.0007044067906282968, "the ideas": 0.00048727252546226145, "but": -0.004416017221632987, "result those components": 0.0012603222596472051, "order to retarget": 0.0012603222596472051, "area occupied": 0.0029665189609685244, "logic and": 0.0026093610249960588, "for dynamically reconfigurable": 0.004621562153598997, "partially": 0.00016329514776705325, "the shaded": 0.0006169673844614495, "changes allow": 0.0011987628346523357, "process the changes": 0.0012603222596472051, "relies on a": 0.0007663520781161351, "sections of circuitry": 0.0012603222596472051, "of other modern": 0.0012603222596472051, "j": -0.00024666481812341283, "any way over": 0.0012603222596472051, "a lower level": 0.0008062766599257841, "rif file this": 0.0012603222596472051, "array areas of": 0.0012603222596472051, "written to through": 0.0012603222596472051, "the reconfigurable": 0.0008837406048378573, "four multiplier": 0.0011987628346523357, "cover the": 0.0005393145949168167, "accepting location": 0.0011987628346523357, "conventional design tools": 0.0012603222596472051, "of that": 0.00025320061652636824, "such as ease": 0.0012603222596472051, "drivers are": 0.0009273793629990234, "timing verification": 0.00278213808899707, "for simulating": 0.0006633726868876255, "instantiating the": 0.0007882412093874144, "they belong": 0.0007231235426103087, "families": 0.000771390369417722, "by loading partial": 0.0012603222596472051, "fig 8 indicate": 0.0012603222596472051, "produced vital": 0.0011987628346523357, "48": 0.0001925016239174089, "fpga and": 0.0020648467611910086, "42": 0.00016973327704001794, "specialisation by": 0.0011987628346523357, "these requirements with": 0.0025206445192944103, "constraint allows ranges": 0.0012603222596472051, "unconnected logic which": 0.0012603222596472051, "form of": 0.0001843179663062328, "sub designs have": 0.0012603222596472051, "best results at": 0.0012603222596472051, "routing resources used": 0.0025206445192944103, "technique does": 0.0007231235426103087, "bitstream unless the": 0.0012603222596472051, "tool set": 0.0007522528547641619, "fpga if these": 0.0012603222596472051, "displayed on": 0.0015568416603437723, "reports for the": 0.0010939942309009234, "be placed": 0.0015336357888732065, "philosophy described in": 0.0012603222596472051, "applied to dcsim": 0.0012603222596472051, "obtain a suitable": 0.0011553905383997493, "forms a": 0.0004758066116326835, "tools meet the": 0.0012603222596472051, "dcstech tool framework": 0.0012603222596472051, "command line": 0.0007784208301718861, "task is accidentally": 0.0012603222596472051, "in time": 0.0002919426345893844, "area of the": 0.0012572603846800676, "are factors": 0.0010324233805955043, "timing information this": 0.0023107810767994987, "be necessary": 0.0004409651821559365, "retarget the": 0.0023975256693046713, "circuits produced": 0.0009888396536561748, "problems it can": 0.0010939942309009234, "be loaded should": 0.0012603222596472051, "dynasty": 0.00328098965709227, "to configure a": 0.0011553905383997493, "the circuitry": 0.0009888396536561748, "to mimic": 0.0007369989002178327, "partial circuit must": 0.0012603222596472051, "the last": 0.00012768188547560716, "ranging from": 0.00045259138402453176, "vital vhdl models": 0.0025206445192944103, "by each block": 0.0011553905383997493, "multiplication by the": 0.0009275197049123102, "into placed": 0.0011987628346523357, "under": -0.00020836019304420916, "the production": 0.000642335163058496, "circuitry based on": 0.0012603222596472051, "these problems": 0.00037856051841080355, "any line connected": 0.0012603222596472051, "support different architectures": 0.0012603222596472051, "solution virtex solution": 0.0012603222596472051, "of this work": 0.0004017389210467899, "usual use of": 0.0012603222596472051, "verifies the validity": 0.0011553905383997493, "and composition": 0.0007784208301718861, "party cad": 0.0011987628346523357, "dynamic task but": 0.0012603222596472051, "a new rif": 0.0025206445192944103, "be converted into": 0.000734708787567906, "cause": 0.0002766250308349563, "real and": 0.0005434624427113049, "routing as": 0.0008353907119635158, "the dynamic task": 0.011342900336824845, "design targeted at": 0.0011553905383997493, "presented here": 0.000412106932613606, "into a figure": 0.0011553905383997493, "meribout masato motomura": 0.0025206445192944103, "10 j12 dynamic": 0.0012603222596472051, "estimates": 0.0003466086901331597, "device but": 0.0010324233805955043, "surrounding": 0.0016635210750498312, "reprogrammable hardware pebble": 0.0012603222596472051, "estimated": 0.0001886810224897387, "set of resources": 0.0009275197049123102, "generally have unpredictable": 0.0012603222596472051, "other architectures and": 0.0012603222596472051, "terminal component": 0.0035962885039570068, "dcstechdcstech": 0.002187326438061513, "locations terminal components": 0.0012603222596472051, "conventional tools": 0.0011987628346523357, "specification": 0.00016914226543497898, "include such stray": 0.0012603222596472051, "for the terminals": 0.0012603222596472051, "these assignments": 0.0008658640011481852, "v 48 n": 0.0006518982781570267, "fpga device or": 0.0012603222596472051, "time consumed by": 0.0010939942309009234, "adapted over": 0.0011987628346523357, "partially reconfigurable": 0.0011987628346523357, "accurate estimates": 0.0007882412093874144, "compilers": 0.001291624558400603, "dcstech tool": 0.004795051338609343, "target drl systems": 0.0012603222596472051, "is specific to": 0.000822294492063293, "approximately therefore some": 0.0012603222596472051, "and can be": 0.00035219093607512367, "floorplanners for": 0.0011987628346523357, "top level of": 0.000871724678010146, "represented": -2.631067027681978e-06, "path": 7.31468252731993e-05, "formats including vhdl": 0.0012603222596472051, "consists of the": 0.00046954005402034067, "help the designer": 0.0010939942309009234, "to allow timing": 0.0012603222596472051, "partial configurations": 0.0030972701417865127, "xilinx foundation": 0.0011987628346523357, "prohibit constraint which": 0.0012603222596472051, "_ _": 0.005195184006889111, "faced with the": 0.0009115386793221903, "partial run": 0.0023975256693046713, "size of the": 0.0002630743109065461, "constraint which prevents": 0.0012603222596472051, "generation stage": 0.0010324233805955043, "foundation tools support": 0.0012603222596472051, "constraints reserving": 0.0011987628346523357, "changes": 0.00016413564869257208, "this automated support": 0.0012603222596472051, "then be checked": 0.0011553905383997493, "stray": 0.0008220456888886898, "overlying": 0.0009886900561291464, "8 10": 0.0005520958133676088, "irvine a": 0.0011987628346523357, "with most modern": 0.0012603222596472051, "designs dynasty": 0.0011987628346523357, "dynamic domain in": 0.0012603222596472051, "component set": 0.0030972701417865127, "would": -0.002458617031762148, "by identically": 0.0011987628346523357, "dcstech dependent": 0.0023975256693046713, "performance such": 0.0009273793629990234, "which prevents": 0.0008498670143238875, "26 2002": 0.0006679451991797713, "shaded": 0.00037616909864145854, "the tool": 0.002244894909937288, "result all the": 0.0010504222238299598, "encourage design": 0.0011987628346523357, "to a connection": 0.0011553905383997493, "is presented": 0.0006147472605518158, "operation and possibly": 0.0012603222596472051, "dynamic task outputs": 0.0012603222596472051, "size of": 0.00013266812609958359, "multiplier as a": 0.0012603222596472051, "intended for the": 0.0009275197049123102, "some handcrafting to": 0.0012603222596472051, "in the appropriate": 0.000734708787567906, "will not": 0.0004154221077020168, "can be loaded": 0.0009275197049123102, "design security as": 0.0012603222596472051, "be used as": 0.00044178259606573, "during this": 0.0015234271588873167, "of tasks on": 0.0009889892964609049, "although some": 0.0006104161958166735, "architecture considerable": 0.0011987628346523357, "be specified": 0.0004502008253762794, "different fpga architectures": 0.0012603222596472051, "efficient prediction": 0.0011987628346523357, "tool supported the": 0.0012603222596472051, "reconfigurable logic synthesizing": 0.0012603222596472051, "by configuring": 0.0009550211543581351, "has been extended": 0.0007497163675713385, "on an otherwise": 0.0010939942309009234, "4 the": 0.0002786686117609988, "guarantee": 0.00012922976368034047, "prevent unconnected": 0.0011987628346523357, "end": -0.00023254394095688298, "to virtex synthesis": 0.0012603222596472051, "synthesis of configuration": 0.0025206445192944103, "problems if": 0.0007444365147266039, "easily portable cad": 0.0012603222596472051, "same place the": 0.0011553905383997493, "information graphically temporal": 0.0012603222596472051, "available with this": 0.0012603222596472051, "dcstech to target": 0.0012603222596472051, "problems it": 0.0005922594586422242, "gate": 0.0016713226323750573, "assigned preventing partial": 0.0012603222596472051, "be generated possibly": 0.0012603222596472051, "converted back": 0.0010324233805955043, "and verification problems": 0.0012603222596472051, "compilers for the": 0.0011553905383997493, "the solutions": 0.00045139183862366264, "terminals these": 0.0011987628346523357, "nets has been": 0.0011553905383997493, "the sdf information": 0.0012603222596472051, "of 50": 0.0006104161958166735, "treated as": 0.00041887759280617135, "a and b": 0.00034905828000356885, "to fixed": 0.0008837406048378573, "iteration may": 0.0008221700716529339, "switches while the": 0.0012603222596472051, "no hierarchy": 0.0010938286999233322, "the shaded files": 0.0012603222596472051, "routing conflict": 0.0011987628346523357, "being placed within": 0.0012603222596472051, "is not something": 0.0011553905383997493, "routed subsections of": 0.0012603222596472051, "by reconfigurations it": 0.0012603222596472051, "s static circuitry": 0.0012603222596472051, "crf file dcstech": 0.0012603222596472051, "at the rtl": 0.0010939942309009234, "that have useful": 0.0012603222596472051, "existing work over": 0.0012603222596472051, "of the process": 0.0005551646689805244, "designs dynasty a": 0.0012603222596472051, "can help alleviate": 0.001016616933266297, "support different": 0.0009273793629990234, "over": -0.0021815679562419274, "the drivers": 0.0009888396536561748, "able to find": 0.0006931877588552477, "capabilities available": 0.0010938286999233322, "possible solution": 0.00068253283500028, "each dynamic circuit": 0.0012603222596472051, "hardware from java": 0.0025206445192944103, "many situations that": 0.0012603222596472051, "the existing": 0.00038987958829491955, "tools include": 0.0010938286999233322, "or classroom": 0.0005332875299998394, "writing": 0.00023648968198646973, "tasks are all": 0.0011553905383997493, "of partial bitstreams": 0.0012603222596472051, "and verification software": 0.0012603222596472051, "fpgas should be": 0.0012603222596472051, "c compiler jhdl": 0.0012603222596472051, "prevented": 0.00045494775714315094, "steps firstly all": 0.0012603222596472051, "target drl": 0.0011987628346523357, "being optimised": 0.0011987628346523357, "production many": 0.0011987628346523357, "completely configure a": 0.0012603222596472051, "xc6200 configuration file": 0.0012603222596472051, "suitable component can": 0.0012603222596472051, "therefore forms a": 0.0011553905383997493, "621 june": 0.0011987628346523357, "such netlist": 0.0011987628346523357, "and architecture independent": 0.0012603222596472051, "the challenges": 0.0007987355510232498, "processing sdf timing": 0.0012603222596472051, "step the routing": 0.0012603222596472051, "contribute any functionality": 0.0012603222596472051, "interval to": 0.0006775160109280062, "flow for the": 0.0009275197049123102, "multipliers an adder": 0.0012603222596472051, "a real": 0.0006168925017069067, "ideas as": 0.0008658640011481852, "prohibit": 0.0012206476968691059, "al described": 0.0010324233805955043, "or to": 0.0005819097082253336, "conversion as": 0.0019776793073123496, "ease of area": 0.0012603222596472051, "with the": 2.7630698243064243e-05, "cad tools dcstechdcstech": 0.0012603222596472051, "the static tasks": 0.0012603222596472051, "combining": 9.65515979619734e-05, "layouts however": 0.0011987628346523357, "and deactivate": 0.0020648467611910086, "synthesis means": 0.0011987628346523357, "capable of": 0.0012334831698814698, "able to provide": 0.0007988564250473151, "system dcstech is": 0.0012603222596472051, "can provide a": 0.000734708787567906, "architecture support": 0.0011987628346523357, "times but also": 0.0010939942309009234, "of the partial": 0.0013519630371617267, "hence there": 0.0005044760848841586, "use of timing": 0.0012603222596472051, "is configured to": 0.0009889892964609049, "simulation synthesis apr": 0.0012603222596472051, "to actually": 0.0006384487373545328, "array at different": 0.0012603222596472051, "does not": 6.590195635247294e-05, "or apis such": 0.0012603222596472051, "complies with the": 0.0009453806429418422, "addition to prevent": 0.0012603222596472051, "tool support": 0.0007604888942693442, "their timing": 0.0019100423087162702, "the placed and": 0.0012603222596472051, "logic level design": 0.0012603222596472051, "real and imaginary": 0.0008604731180411529, "synthesis apr and": 0.0012603222596472051, "conversion process": 0.006685148080506946, "tools flatten the": 0.0012603222596472051, "within its": 0.00068253283500028, "is usually applied": 0.0010939942309009234, "onto": 0.0010290804312974703, "within the corresponding": 0.001016616933266297, "already": -5.3613860815292274e-05, "faces is that": 0.0012603222596472051, "dcstech is shown": 0.0012603222596472051, "before the": 0.00022677747685679846, "designs were specified": 0.0012603222596472051, "format or apis": 0.0012603222596472051, "of the overall": 0.0005981722027013829, "have concentrated": 0.0007604888942693442, "design abstractions above": 0.0012603222596472051, "typically written": 0.0009550211543581351, "design into multiple": 0.0025206445192944103, "a software executable": 0.0012603222596472051, "automate the process": 0.002033233866532594, "must take": 0.0005759816144303707, "top": 7.985886378530142e-05, "an option not": 0.0012603222596472051, "handle at all": 0.0012603222596472051, "ports in": 0.0008353907119635158, "mapped to isolation": 0.0012603222596472051, "although it can": 0.0009115386793221903, "paper reports on": 0.0018230773586443807, "verify virtex configurations": 0.0012603222596472051, "virtex device therefore": 0.0012603222596472051, "routing within": 0.0010324233805955043, "tool": 0.0019858177022128035, "from and": 0.0005951436489729429, "set fig": 0.0009550211543581351, "output connection using": 0.0012603222596472051, "locations can be": 0.0010504222238299598, "from this automated": 0.0012603222596472051, "architectures the garp": 0.0025206445192944103, "a many": 0.0006633726868876255, "refinement may": 0.0010324233805955043, "device are required": 0.0012603222596472051, "a dynamic task": 0.009243124307197995, "final": 0.00016509346900152644, "from a reserve": 0.0012603222596472051, "provides simulation dcsim": 0.0012603222596472051, "and their": 0.0003895700749161618, "circuitry that": 0.0009888396536561748, "this type of": 0.00048247051149398707, "can be thought": 0.0005813112148870649, "this process by": 0.0009889892964609049, "only apply to": 0.0009115386793221903, "the progress so": 0.0012603222596472051, "numbers consist": 0.0010938286999233322, "static reserved figure": 0.0012603222596472051, "component encapsulating": 0.0010938286999233322, "unaffected": 0.0005312474188851771, "this is added": 0.0012603222596472051, "easily ported to": 0.0010939942309009234, "3 n": 0.00043873330503874856, "scheduled to operate": 0.0012603222596472051, "conversion to the": 0.0010504222238299598, "of vhdl files": 0.0012603222596472051, "j12 dynamic": 0.0011987628346523357, "approach in": 0.000388217581725841, "required to generate": 0.0008838743428228508, "paths configured": 0.0011987628346523357, "a zone on": 0.0012603222596472051, "made to": 0.0008003919073417897, "bitstreams": 0.01359581506243043, "embedded computing systems": 0.0007300152167811862, "all require": 0.0009273793629990234, "at lower": 0.0006877178531528569, "conversion therefore produces": 0.0012603222596472051, "are surrounded": 0.0009888396536561748, "functions are stored": 0.0012603222596472051, "of dcstech produces": 0.0012603222596472051, "its connectivity": 0.0009273793629990234, "custom tools and": 0.0012603222596472051, "allow most of": 0.0012603222596472051, "within individual devices": 0.0012603222596472051, "for reconfigurable computing": 0.0010939942309009234, "netlist conversion process": 0.0012603222596472051, "towards dynamic reconfigurable": 0.0012603222596472051, "of resources": 0.0005413750784394999, "lock hanging": 0.0011987628346523357, "multiplier with two": 0.0012603222596472051, "them and verify": 0.0012603222596472051, "alter logic and": 0.0012603222596472051, "the domain conversion": 0.0050412890385888205, "603 621 june": 0.0012603222596472051, "partition": 0.0002818632992450661, "the sub": 0.0009149550699124198, "configuration representing all": 0.0012603222596472051, "dcstech to a": 0.0012603222596472051, "do not need": 0.0005153524489125895, "to make": 0.00015986398467959188, "designs jhdl an": 0.0012603222596472051, "ends of cut": 0.0025206445192944103, "has a": 7.239979469254869e-05, "10 and lava": 0.0012603222596472051, "register had": 0.0011987628346523357, "design 1 that": 0.0012603222596472051, "component on": 0.0008837406048378573, "presented in fig": 0.0008604731180411529, "configuration controller": 0.0021876573998466644, "the basic requirements": 0.0011553905383997493, "system since": 0.000642335163058496, "the array with": 0.0011553905383997493, "often changes if": 0.0012603222596472051, "inputs and": 0.000999202759958991, "in table": 0.00022061349294074563, "java byte": 0.0019776793073123496, "to estimate so": 0.0012603222596472051, "many to one": 0.0008970785794624274, "added to the": 0.0012384086090733272, "availability": 0.00028128859610277547, "partial bitstreams for": 0.0025206445192944103, "section 8 are": 0.0012603222596472051, "vital compliant vhdl": 0.0012603222596472051, "to take advantage": 0.000602177610316584, "the current": 0.00015587979448989397, "simulation to": 0.001882017019397542, "mutex set": 0.017981442519785035, "of cut": 0.0016200076648914322, "the tool supported": 0.0011553905383997493, "possible and section": 0.0012603222596472051, "available for the": 0.0014334741066569297, "design of static": 0.0011553905383997493, "dynamic design simulation": 0.0012603222596472051, "configurations in effect": 0.0012603222596472051, "work in section": 0.0006792730583735078, "open to modification": 0.0012603222596472051, "s crf": 0.0023975256693046713, "mixture": 0.00042179922976940185, "copies of": 0.0003793455234927164, "task bounding": 0.004795051338609343, "flat seas": 0.0011987628346523357, "the new rif": 0.0012603222596472051, "has also": 0.00040468089289067983, "altered in any": 0.0012603222596472051, "are apparent": 0.0009550211543581351, "the problem": 0.00018636874149139017, "is applied within": 0.0012603222596472051, "step to": 0.0005164541867420684, "altered therefore": 0.0011987628346523357, "to simulate the": 0.0013392023062405486, "remove unconnected": 0.0011987628346523357, "extending an": 0.0010324233805955043, "to implement an": 0.0007988564250473151, "hierarchy of": 0.0010224238592488044, "terminal components were": 0.0012603222596472051, "automatic": 0.00014803413018364973, "been enhanced": 0.0008837406048378573, "adder and a": 0.0010939942309009234, "model timing": 0.007226963664168529, "even when the": 0.0005507074189470475, "approach in which": 0.0007988564250473151, "changes described above": 0.0011553905383997493, "x_imag": 0.005468316095153784, "when it": 0.0002757650367521272, "which provides": 0.0010587833907920018, "performed by different": 0.0010939942309009234, "the smallest unit": 0.0010504222238299598, "mahmoud": 0.0016994768828038037, "each other": 0.00025278885424040237, "cad framework chaste": 0.0012603222596472051, "to generate exactly": 0.0012603222596472051, "the n_rst": 0.0011987628346523357, "individual parts of": 0.001016616933266297, "of a dll": 0.0012603222596472051, "p_real": 0.00656197931418454, "placement this allows": 0.0012603222596472051, "made available": 0.0005922594586422242, "to it": 0.0003411864407511615, "back annotation": 0.004795051338609343, "approach": -0.0014744530269903988, "part and the": 0.0009115386793221903, "surrounding environment these": 0.0012603222596472051, "time tasks": 0.0007299047590392008, "multiply by 10": 0.0012603222596472051, "produce a dynamic": 0.0011553905383997493, "the technique relies": 0.0011553905383997493, "however": -0.0045848203434006455, "taken place": 0.0008221700716529339, "enables back": 0.0011987628346523357, "have developed": 0.0004332792045322545, "dcstechdcstech conventional cad": 0.0012603222596472051, "generation conventional cad": 0.0012603222596472051, "log file": 0.0025975920034445555, "level of": 0.0021204468265872065, "extensibility the device": 0.0012603222596472051, "standard cad tool": 0.0012603222596472051, "faced": 0.0004501327163255416, "that routing in": 0.0012603222596472051, "6 8 bitstream": 0.0012603222596472051, "static circuitry after": 0.0012603222596472051, "in the static": 0.003399982504640782, "are not made": 0.000577797014750386, "cad tools which": 0.0012603222596472051, "configuration file": 0.0018080001077582977, "task must": 0.0016200076648914322, "faces": 0.0003873338051077374, "design translation": 0.0011987628346523357, "estimating area requirements": 0.0012603222596472051, "routing the constraints": 0.0012603222596472051, "guarantee that all": 0.0008970785794624274, "profit or": 0.0005413750784394999, "such as terminal": 0.0012603222596472051, "therefore prevented partial": 0.0012603222596472051, "other dynamically": 0.0023975256693046713, "tools it was": 0.0011553905383997493, "reconfiguration otherwise": 0.0011987628346523357, "and fdcs": 0.0011987628346523357, "verification problems": 0.0009888396536561748, "resulting dynamic": 0.0010938286999233322, "circuitry the": 0.0008837406048378573, "march mahmoud meribout": 0.0012603222596472051, "applied within individual": 0.0012603222596472051, "occur one": 0.0010324233805955043, "been": -0.004650159286753408, "on a xcv50": 0.0012603222596472051, "using more convenient": 0.0012603222596472051, "describes how the": 0.0008309810818175975, "noted in": 0.0005477207720724747, "version of the": 0.0006330897051066848, "does the simulator": 0.0012603222596472051, "in place similarly": 0.0012603222596472051, "across different fpga": 0.0012603222596472051, "to both sides": 0.0009275197049123102, "functionality and timing": 0.0012603222596472051, "to prevent unconnected": 0.0012603222596472051, "that dynamic": 0.0014739978004356653, "by the standard": 0.0007723241961626769, "but also": 0.000270789459226042, "vectors these tools": 0.0012603222596472051, "the main": 0.00014339520431088558, "design flow 2": 0.0012603222596472051, "part of the": 0.0012008152126507029, "they do": 0.0003336816713092126, "be considered": 0.00026203089130726005, "be disrupted when": 0.0012603222596472051, "information such": 0.0006072405131469267, "the connectivity between": 0.0011553905383997493, "zone is uncertain": 0.0012603222596472051, "for such": 0.00031334696726136594, "n": -0.0019150564471298519, "one environment another": 0.0012603222596472051, "virtex": 0.024717251403228665, "are still": 0.00038252062666866533, "to enhance its": 0.0010939942309009234, "this mutex set": 0.0012603222596472051, "and their relevant": 0.0012603222596472051, "behave like": 0.0007369989002178327, "root of": 0.0003915574204821085, "on an": 0.00021216854105250298, "times 4 automating": 0.0012603222596472051, "masato motomura new": 0.0012603222596472051, "conversion was added": 0.0012603222596472051, "jhdl 5 6": 0.0012603222596472051, "need": -0.0017513908066577077, "the conditions under": 0.0007723241961626769, "predictable within the": 0.0012603222596472051, "requirements the": 0.0005839107699261458, "containing": 2.4169322161402087e-05, "devices that": 0.0008498670143238875, "flow presented": 0.0011987628346523357, "common across": 0.0009888396536561748, "information must": 0.0007522528547641619, "complex": 0.00010263461289219565, "therefore a new": 0.0010939942309009234, "the netlists are": 0.0012603222596472051, "are usually named": 0.0012603222596472051, "verification software available": 0.0012603222596472051, "several": -0.00042496514402760416, "devices this sort": 0.0012603222596472051, "was written": 0.0006238047896444736, "gate level vital": 0.0012603222596472051, "fpga the": 0.0032814860997699966, "lut i e": 0.0012603222596472051, "fpga hardware": 0.0010938286999233322, "hardwired into constant": 0.0012603222596472051, "conversion leaving": 0.0011987628346523357, "the full citation": 0.0006126623291404926, "by dcstech": 0.0023975256693046713, "be considered in": 0.000638545354899532, "to and from": 0.0021019352899115298, "should include": 0.0007987355510232498, "and refinement": 0.0007522528547641619, "box should be": 0.0012603222596472051, "8 10 p": 0.0012603222596472051, "use of attributes": 0.0011553905383997493, "four multipliers shown": 0.0012603222596472051, "this period": 0.0007369989002178327, "device therefore consists": 0.0012603222596472051, "validity of": 0.0004843301746378474, "to demonstrate": 0.000394961899259532, "take into": 0.0003993126538985109, "apis such": 0.0010324233805955043, "connection can be": 0.0009275197049123102, "are locked": 0.0009550211543581351, "context of the": 0.0005536650245659999, "produces both": 0.0011987628346523357, "be obtained from": 0.0005353524874624746, "virtex terminal components": 0.0012603222596472051, "cad tool named": 0.0012603222596472051, "p_imag p_real": 0.0023975256693046713, "process as": 0.0005352714839086144, "7 describes how": 0.0012603222596472051, "the xc6200 allows": 0.0012603222596472051, "of the performance": 0.0005795443478950314, "method used to": 0.0008309810818175975, "verify virtex": 0.0011987628346523357, "bounding box that": 0.0011553905383997493, "fig 8 the": 0.0007785386299343213, "bitstreams if": 0.0011987628346523357, "bitstreams in": 0.0023975256693046713, "into an sdf": 0.0012603222596472051, "such as jhdl": 0.0012603222596472051, "is a": 5.262930262665379e-06, "bbox attribute": 0.0023975256693046713, "of this process": 0.000734708787567906, "tool since the": 0.0012603222596472051, "bitstreams in order": 0.0012603222596472051, "static sub designs": 0.0012603222596472051, "locking the": 0.0008100038324457161, "fpga the terminal": 0.0012603222596472051, "a a": 0.0008376646419938882, "independent as": 0.00278213808899707, "50": 7.47135332122325e-05, "specific": -5.1360403842702954e-05, "to the isolation": 0.0012603222596472051, "end tools": 0.0010938286999233322, "from the array": 0.0009656247980412257, "the configuration file": 0.0011553905383997493, "extending an existing": 0.0012603222596472051, "multi architecture": 0.0011987628346523357, "model making use": 0.0012603222596472051, "modern cad packages": 0.0012603222596472051, "concurrently the physical": 0.0012603222596472051, "multiple static designs": 0.0025206445192944103, "could simplify": 0.0011987628346523357, "timing model further": 0.0012603222596472051, "9 pebble": 0.0011987628346523357, "dynamic to static": 0.0025206445192944103, "targeted to": 0.0007882412093874144, "the dynamic domain": 0.0025206445192944103, "line as routing": 0.0012603222596472051, "capabilities with those": 0.0012603222596472051, "work for": 0.0007666466927672566, "reprogrammable": 0.0009886900561291464, "design processing with": 0.0012603222596472051, "xc6200 family": 0.0011987628346523357, "the device dependent": 0.0012603222596472051, "estimates are typically": 0.0011553905383997493, "flatten the": 0.0009888396536561748, "s static": 0.0008498670143238875, "surrounded by": 0.0014332572093794813, "conversion support": 0.0011987628346523357, "reconfigurable fpgas in": 0.0012603222596472051, "technology mapping and": 0.0012603222596472051, "level model of": 0.0009453806429418422, "outputs of": 0.0011519632288607413, "algorithmic": 0.00026501575410202053, "allow evaluation of": 0.0012603222596472051, "solves this problem": 0.000871724678010146, "available a suitable": 0.0012603222596472051, "cause problems": 0.0007604888942693442, "in order to": 0.0007062762520646641, "components that contribute": 0.0012603222596472051, "used as an": 0.0006286301923400338, "tasks in the": 0.0014791004129534697, "provide drl design": 0.0012603222596472051, "constraining the placement": 0.0012603222596472051, "structural level hardware": 0.0012603222596472051, "verification aspects": 0.0011987628346523357, "configured to": 0.0007299047590392008, "drl design in": 0.0012603222596472051, "the xc6200 allowing": 0.0012603222596472051, "x_imag p_imag": 0.0023975256693046713, "in operation and": 0.0012603222596472051, "technology mapping": 0.0009040000538791488, "notice and": 0.0005635899853907491, "a look up": 0.0009115386793221903, "ensure": 0.00022134790000535694, "the dynamically reconfigurable": 0.0012603222596472051, "position in the": 0.0012386143623045556, "target systems ccm": 0.0012603222596472051, "runtime": 0.0002918984677762846, "box for": 0.0008353907119635158, "that ensures": 0.00068253283500028, "is shown in": 0.0008839352979963597, "production of": 0.0007299047590392008, "the focus": 0.0004730606763300367, "when design abstractions": 0.0012603222596472051, "analysis sta within": 0.0012603222596472051, "accommodate": 0.0006648183289973432, "designer therefore has": 0.0012603222596472051, "support has": 0.0010938286999233322, "array by loading": 0.0012603222596472051, "dependent functions are": 0.0012603222596472051, "in this paper": 0.00029175405675600866, "ns the": 0.0009888396536561748, "one area": 0.0008498670143238875, "useful to verify": 0.0012603222596472051, "s capabilities with": 0.0012603222596472051, "for vhdl domain": 0.0012603222596472051, "chaste 13 which": 0.0012603222596472051, "found to lock": 0.0012603222596472051, "vhdl domain": 0.0011987628346523357, "a hardware": 0.0005498932938761612, "synthesis": 0.005035299327938391, "which occurred": 0.0010324233805955043, "bear this": 0.0005759816144303707, "placement exactly": 0.0011987628346523357, "input number": 0.0010324233805955043, "as dcstech": 0.0011987628346523357, "removed": 0.0012741409793306955, "j12": 0.004374652876123026, "the offending lines": 0.0012603222596472051, "the user constraints": 0.0012603222596472051, "dynamic system dcstech": 0.0012603222596472051, "clock edges occur": 0.0012603222596472051, "for different": 0.0003411864407511615, "set of four": 0.0008499956261601955, "versions": 0.00014583289009407753, "dcstech s dynamic": 0.0012603222596472051, "but at": 0.0005313278013059496, "during the static": 0.0012603222596472051, "the apr tools": 0.0012603222596472051, "box constraining": 0.0011987628346523357, "zone bbox attribute": 0.0012603222596472051, "dll the file": 0.0012603222596472051, "this paper reports": 0.001743449356020292, "supported as": 0.0008100038324457161, "to match the": 0.000633509014238697, "area for their": 0.0012603222596472051, "the static and": 0.0008604731180411529, "dynamic tasks initially": 0.0012603222596472051, "factor and thus": 0.0012603222596472051, "dcsconfig": 0.0010936632190307566, "java based interface": 0.0012603222596472051, "back end tools": 0.0011553905383997493, "any functionality while": 0.0012603222596472051, "to enable": 0.00045379959169749277, "presented in": 0.0003538926740011264, "time are": 0.0005684310178163411, "whereas": 8.032882527408284e-05, "when": -0.003927971755613795, "mutex set fig": 0.0012603222596472051, "but structural": 0.0011987628346523357, "posed by dynamically": 0.0012603222596472051, "jbits includes": 0.0011987628346523357, "file dynamic": 0.0011987628346523357, "ns": 0.0021933346543124726, "section 8 after": 0.0012603222596472051, "converter between": 0.0011987628346523357, "other but static": 0.0012603222596472051, "this paper": 0.0001146204261199494, "and the imaginary": 0.001016616933266297, "configuration bitstreams": 0.007656800899463325, "is platform independent": 0.0012603222596472051, "dynamic designs from": 0.0012603222596472051, "would be treated": 0.0011553905383997493, "for run": 0.0016443401433058678, "the lut i": 0.0012603222596472051, "it to": 0.00022641047399930687, "standard tools cannot": 0.0025206445192944103, "virtex fpga the": 0.0025206445192944103, "to be converted": 0.0009275197049123102, "faster": 0.00012454738898654412, "a subtractor in": 0.0012603222596472051, "dcstech s back": 0.0012603222596472051, "device specific": 0.0010324233805955043, "required in the": 0.0006238991910956909, "the design philosophy": 0.0010939942309009234, "one configuration representing": 0.0012603222596472051, "the tool is": 0.0009115386793221903, "to be removed": 0.0007497163675713385, "to the user": 0.0005551646689805244, "switches simulation": 0.0011987628346523357, "reported cad tool": 0.0012603222596472051, "c compilation ccm": 0.0012603222596472051, "configure a second": 0.0012603222596472051, "time are described": 0.0012603222596472051, "alleviate this": 0.0007522528547641619, "from subtle errors": 0.0012603222596472051, "up part": 0.0011987628346523357, "reconfigure if": 0.0011987628346523357, "focus": 6.82252440987883e-05, "components that are": 0.0008604731180411529, "behind the": 0.0009600264148766033, "have ports": 0.0011987628346523357, "for accessing": 0.0006679451991797713, "prevent static": 0.0011987628346523357, "crf file": 0.004795051338609343, "routing that": 0.0010324233805955043, "task if the": 0.0010504222238299598, "not contribute any": 0.0010504222238299598, "to make digital": 0.000588583301363476, "any static": 0.0017674812096757145, "environment": 0.00039225613182159087, "run times": 0.0006986409925743289, "level rather": 0.0009273793629990234, "to ns the": 0.0012603222596472051, "reassemble": 0.0008497384414019018, "potentially saving area": 0.0012603222596472051, "reconfiguration schedule": 0.0011987628346523357, "be as architecture": 0.0012603222596472051, "advantage": 3.817285228564011e-05, "resource the": 0.0008100038324457161, "modification via an": 0.0012603222596472051, "rtl hardware from": 0.0025206445192944103, "with a number": 0.000734708787567906, "be mutually exclusive": 0.001016616933266297, "partitions": 0.0002831773338731605, "the validity of": 0.0005709944993526952, "only a little": 0.0009656247980412257, "level": -0.0028963175650526356, "table 1": 0.0004073295391078683, "design such as": 0.0011553905383997493, "means that no": 0.000871724678010146, "be performed": 0.0005760399504431015, "the problem of": 0.00026480599187346255, "adder and subtractor": 0.0012603222596472051, "may be": 0.0003331153271586719, "4 remains": 0.0011987628346523357, "apr layout": 0.0011987628346523357, "time reconfiguration": 0.0020648467611910086, "is partitioned at": 0.0012603222596472051, "circuit this": 0.0008221700716529339, "task one dynamic": 0.0012603222596472051, "all necessary": 0.0007784208301718861, "verified dcstech": 0.0011987628346523357, "of routing exceeding": 0.0012603222596472051, "port": 0.0007431804505174917, "last six": 0.0010324233805955043, "testbed for the": 0.0011553905383997493, "these changes": 0.0006463210808722992, "are required": 0.0006836512402821181, "numbers a": 0.00068253283500028, "the extensions made": 0.0012603222596472051, "timing can": 0.0021876573998466644, "specialisation by the": 0.0012603222596472051, "2 p 257": 0.0010939942309009234, "but also a": 0.0008604731180411529, "is partial bitstream": 0.0012603222596472051, "the corresponding": 0.00011108981900485103, "nets therefore": 0.0011987628346523357, "alternative to": 0.0004771969108056833, "r verification of": 0.0011553905383997493, "performing final": 0.0011987628346523357, "the placed": 0.0010938286999233322, "hence the top": 0.0012603222596472051, "with loc": 0.0011987628346523357, "the correct": 0.0006413018218578757, "or system": 0.0007987355510232498, "garp chip 4": 0.0012603222596472051, "design testbed for": 0.0012603222596472051, "that is specific": 0.0010504222238299598, "issues that affect": 0.0011553905383997493, "methods of exploiting": 0.0012603222596472051, "the inputs and": 0.0015977128500946302, "non design": 0.0011987628346523357, "logic within the": 0.0011553905383997493, "which suffices": 0.0009550211543581351, "or republish": 0.0008837406048378573, "then sdf": 0.0011987628346523357, "it was": 0.00024670214068630035, "42 j340": 0.0011987628346523357, "found to": 0.0004140143861505382, "floorplan of a": 0.006301611298236026, "task is represented": 0.0011553905383997493, "such as maximum": 0.0010504222238299598, "capabilities supported by": 0.0012603222596472051, "regardless of the": 0.0005062106111484035, "target device configuration": 0.0012603222596472051, "programming they": 0.0011987628346523357, "demonstrate the": 0.0003746864524278258, "research has also": 0.0012603222596472051, "can use": 0.00026332211099991843, "exists to": 0.0007784208301718861, "which configures a": 0.0012603222596472051, "complex multiplier s": 0.0012603222596472051, "files are produced": 0.0012603222596472051, "complex number": 0.002364723628162243, "the design however": 0.0012603222596472051, "handles": 0.0003252378726840598, "a reserve": 0.0010938286999233322, "otherwise it": 0.00044551959134005756, "memory": 5.0452588272779885e-05, "this has": 0.00039240237445635804, "of effort is": 0.0010939942309009234, "paper the designer": 0.0012603222596472051, "outputs": 0.0009802778894410864, "this step the": 0.0009115386793221903, "reconfigurable hardware": 0.001699734028647775, "capabilities dcstech": 0.0011987628346523357, "signals at the": 0.0010939942309009234, "the original static": 0.0010939942309009234, "level model": 0.0007522528547641619, "while this": 0.00043114577822995977, "gray indicate terminal": 0.0012603222596472051, "generation conventional": 0.0011987628346523357, "level designs this": 0.0012603222596472051, "if synthesis": 0.0010938286999233322, "a static": 0.00045624252938093827, "before they": 0.0006309550577133789, "mapping of more": 0.0012603222596472051, "for simplicity a": 0.0009889892964609049, "capable of producing": 0.0010939942309009234, "is open": 0.0006346568887771468, "dynamic task locations": 0.0012603222596472051, "physical resources": 0.0009888396536561748, "can then": 0.0003161237082555321, "section 4 the": 0.0005830980676087224, "system simulation": 0.0009040000538791488, "a cad framework": 0.0012603222596472051, "as a mainstream": 0.0012603222596472051, "figure": -0.001796399115860931, "fpgas and concentrated": 0.0012603222596472051, "handcrafting to": 0.0011987628346523357, "performed": -0.00020361406149543894, "very large scale": 0.0006968714064467358, "stage of the": 0.0006105085711489703, "simulating the timing": 0.0011553905383997493, "for such target": 0.0012603222596472051, "requirements": 0.0005132238831098366, "without test": 0.0011987628346523357, "1": 0, "vital": 0.004527251302478094, "that make up": 0.0007917797267296338, "bitstreams depends": 0.0011987628346523357, "to the": 0.0, "file formats": 0.0011987628346523357, "cad toolsets": 0.0023975256693046713, "system with": 0.0003557838186054589, "makes up": 0.0007987355510232498, "since new libraries": 0.0012603222596472051, "reconfigurations they constitute": 0.0012603222596472051, "used it": 0.0005684310178163411, "can be set": 0.000734708787567906, "as an": 0.000328026055066346, "representations": 0.0002049754255116479, "classroom": 0.00041395175159892683, "logic level": 0.0008353907119635158, "system is": 0.000955336278961497, "bitstream generation": 0.01078886551187102, "include chaste": 0.0011987628346523357, "little device": 0.0011987628346523357, "4 we": 0.00019640697952421417, "to each": 0.00018744766681445907, "is to apply": 0.0007045133897188882, "allow location ranges": 0.0012603222596472051, "be converted to": 0.0022651908127844116, "overlying terminal components": 0.0012603222596472051, "representation": 7.893626651829916e-06, "structural design": 0.0010324233805955043, "create a matching": 0.0012603222596472051, "exclusive": 0.0020165954890714478, "have useful": 0.0011987628346523357, "subsections": 0.0004101582721342417, "device configuration": 0.0011987628346523357, "tools the": 0.0006589311008636603, "far is": 0.0007369989002178327, "of the jbits": 0.0025206445192944103, "files are": 0.0013972819851486577, "associated with standard": 0.0011553905383997493, "reconfigure only the": 0.0012603222596472051, "temporal floorplanning": 0.0023975256693046713, "9 example complex": 0.0012603222596472051, "not only": 0.00023883406974037425, "time this": 0.0004028730257263509, "architectures and": 0.0005520958133676088, "or distributed for": 0.0005795443478950314, "including design specification": 0.0012603222596472051, "process via jrtr": 0.0012603222596472051, "at achieving a": 0.0012603222596472051, "the systems functionality": 0.0025206445192944103, "configuration data that": 0.0012603222596472051, "possible with only": 0.0012603222596472051, "fpgas": 0.004094577464311815, "platform": 0.0010671899805583106, "dcstech supported the": 0.0012603222596472051, "that standard cad": 0.0012603222596472051, "lack of": 0.00035647562040496436, "configuration control": 0.0010324233805955043, "behavioral abstraction levels": 0.0012603222596472051, "a particular signal": 0.0011553905383997493, "the dynamic intent": 0.0012603222596472051, "circuits to achieve": 0.0012603222596472051, "exactly the designer": 0.0012603222596472051, "the domain": 0.0013396473823955655, "to work more": 0.0010939942309009234, "of complex": 0.0004843301746378474, "estimation and the": 0.001016616933266297, "broad similarities": 0.0011987628346523357, "the bottom of": 0.0006262467850755638, "attributes associated": 0.0009888396536561748, "is because the": 0.0005177209124457257, "offending lines or": 0.0012603222596472051, "this simplifies": 0.0015383852767079397, "connection using registers": 0.0012603222596472051, "xilinx inc": 0.0010938286999233322, "is represented by": 0.00045427301097034035, "blank out all": 0.0012603222596472051, "reason drl": 0.0011987628346523357, "as part": 0.0016007838146835794, "developed this": 0.0008498670143238875, "this level indeed": 0.0012603222596472051, "array by": 0.0017674812096757145, "by estimating": 0.0007522528547641619, "use of": 0.0006539762213743184, "configurations which": 0.0010324233805955043, "bounding box shows": 0.0012603222596472051, "reset input": 0.0011987628346523357, "developed a number": 0.0010939942309009234, "used to lock": 0.003780966778941616, "suitable for drl": 0.0012603222596472051, "factors": 0.0002522036363512709, "profit": 0.00038246275667975924, "research challenges": 0.0008837406048378573, "design can then": 0.0011553905383997493, "names but": 0.0009550211543581351, "accepting location constraints": 0.0012603222596472051, "compliant simulation": 0.0011987628346523357, "the simulation model": 0.0008499956261601955, "required however": 0.0008221700716529339, "conversion after": 0.0011987628346523357, "285 310 march": 0.0012603222596472051, "to dcstech to": 0.0025206445192944103, "for each of": 0.0003672362687200479, "rtl behavioural": 0.0011987628346523357, "to other": 0.0011272071930509152, "the strategy": 0.0004964308088648288, "n 6 p": 0.00043586855121551855, "the extensibility of": 0.0010504222238299598, "after 200": 0.0010938286999233322, "methodology with": 0.0009273793629990234, "which are": 0.00020827957352467045, "therefore has": 0.0007522528547641619, "obtain a": 0.0002519676188832298, "coefficients the": 0.0007299047590392008, "reconfiguration is applied": 0.0012603222596472051, "time the": 0.00020534295572141486, "place": 0.0005310637550629043, "all since": 0.0008100038324457161, "for reconfigurable systems": 0.0025206445192944103, "simplifies": 0.0006389215794974264, "two routes by": 0.0012603222596472051, "their bounding boxes": 0.0011553905383997493, "dcsim 1 technology": 0.0012603222596472051, "static design the": 0.0012603222596472051, "solution virtex": 0.0011987628346523357, "features or": 0.0008353907119635158, "cope with": 0.0005218722049992118, "have been": 0.00022536508804376612, "array": 0.003130267795364748, "it acts as": 0.0009889892964609049, "file therefore a": 0.0012603222596472051, "ian": 0.0005273988319193441, "design approach was": 0.0012603222596472051, "automating dynamic": 0.0011987628346523357, "fulfil these requirements": 0.0012603222596472051, "been placed and": 0.0012603222596472051, "is faced with": 0.001016616933266297, "s timing": 0.0009550211543581351, "imag real a": 0.0012603222596472051, "future work for": 0.0011553905383997493, "of 1 the": 0.0007167370533284649, "obtained from": 0.00024550439347553315, "has also taken": 0.0012603222596472051, "j14status evident in": 0.0012603222596472051, "is used": 0.0005170074278788249, "ccm design": 0.0011987628346523357, "white": 0.0003502883179157499, "sufficient test vectors": 0.0012603222596472051, "hardwired": 0.0006929780197451553, "gives": -0.00010240342809200679, "is accidentally overwritten": 0.0012603222596472051, "placed and": 0.004129693522382017, "virtex family": 0.0010938286999233322, "conversion as a": 0.0010939942309009234, "cope": 0.0004064462738070107, "onto the reconfigurable": 0.0012603222596472051, "output 10": 0.0011987628346523357, "designs were": 0.0017674812096757145, "must be taken": 0.0006411258915708362, "at the rt": 0.0010939942309009234, "copy": 0.00016562046596227688, "specify": 0.0003845527354253572, "alteration in": 0.0011987628346523357, "instantiating a black": 0.0012603222596472051, "translating dynamic designs": 0.0012603222596472051, "hierarchy although": 0.0011987628346523357, "the process of": 0.0009085460219406807, "includes a reconfigure": 0.0012603222596472051, "require": -0.0003072102842760204, "of their circuits": 0.0011553905383997493, "r": 0, "6 figure": 0.0006273390064658475, "existing vhdl": 0.0011987628346523357, "device or when": 0.0012603222596472051, "the square": 0.0004365305299554896, "not necessary for": 0.0007300152167811862, "and": 0, "located terminals these": 0.0012603222596472051, "similarly the": 0.0003817215196700555, "tool since": 0.0010938286999233322, "ease of": 0.0004887637439126216, "4 remains unchanged": 0.0012603222596472051, "of more": 0.00038657107905508143, "that most industry": 0.0012603222596472051, "domain virtex dependent": 0.0025206445192944103, "any": -0.007660225788519407, "by configuring a": 0.0012603222596472051, "conversion": 0.006661611595443868, "3 1i": 0.0011987628346523357, "is activated the": 0.0010939942309009234, "existing circuitry for": 0.0012603222596472051, "evident in the": 0.000871724678010146, "datapath": 0.0005611388222305421, "tasks in other": 0.0023107810767994987, "placement using more": 0.0012603222596472051, "the end of": 0.0006368444776846875, "systems new": 0.0009273793629990234, "in command line": 0.0012603222596472051, "jhdl an": 0.0023975256693046713, "contains reports": 0.0011987628346523357, "circuitry on": 0.0010324233805955043, "performance of": 0.00018587838945775814, "regardless of": 0.00035856686618784904, "the areas": 0.0006010756860887834, "multiply": 0.0003311949851851612, "and specify": 0.0007784208301718861, "that parts": 0.0009273793629990234, "help the": 0.0005894271457176746, "exclusive dynamic": 0.0023975256693046713, "set to which": 0.001016616933266297, "rpfds and": 0.0011987628346523357, "considered": -0.0002668828164756255, "specification simulation": 0.0011987628346523357, "to coexist": 0.0009273793629990234, "the registers and": 0.0009656247980412257, "components are usually": 0.0012603222596472051, "occupied by each": 0.0023107810767994987, "clearly the zone": 0.0012603222596472051, "has seen": 0.0007987355510232498, "to static conversion": 0.0025206445192944103, "the columns occupied": 0.0012603222596472051, "the file flow": 0.0012603222596472051, "for most platforms": 0.0012603222596472051, "also includes": 0.0005922594586422242, "timing entries": 0.0011987628346523357, "design ruby": 0.0011987628346523357, "information cannot": 0.0009273793629990234, "be large": 0.0004996013799794955, "its capabilities": 0.0009273793629990234, "in the standard": 0.0006001621480227063, "extraction the": 0.0008498670143238875, "to customize": 0.0008353907119635158, "to bitstreams in": 0.0012603222596472051, "3 after the": 0.0009889892964609049, "or distributed": 0.0004902686656763432, "this file": 0.0008837406048378573, "an adder": 0.0007882412093874144, "exception of configuration": 0.0012603222596472051, "its supporting cad": 0.0012603222596472051, "the specified zone": 0.0012603222596472051, "out a vital": 0.0012603222596472051, "initially task activates": 0.0012603222596472051, "not made or": 0.0005795443478950314, "work more productively": 0.0012603222596472051, "and to": 0.0001475047792442461, "dcsim can": 0.0011987628346523357, "that they": 0.00020233004575834736, "with the xc6200": 0.0012603222596472051, "tasks within": 0.002549601042971662, "parameterised and reconfigurable": 0.0012603222596472051, "system is split": 0.0012603222596472051, "placement and": 0.0023352624905156583, "luk": 0.0007783030660523441, "automated by": 0.0010324233805955043, "testbed for": 0.0007691926383539699, "a timing": 0.0007444365147266039, "mapped": 0.00042774382308865503, "square root of": 0.0007167370533284649, "from being": 0.001484605026964031, "design files used": 0.0012603222596472051, "implementation challenges": 0.0010938286999233322, "a structural manner": 0.0011553905383997493, "connections": 0.001425417618455824, "apply standard hardware": 0.0012603222596472051, "rif file a": 0.0012603222596472051, "access modify": 0.0011987628346523357, "configure a column": 0.0012603222596472051, "files represent": 0.0020648467611910086, "requirements outlined in": 0.0012603222596472051, "otherwise unconfigured": 0.0011987628346523357, "and verify their": 0.0012603222596472051, "rather than": 0.00017968826973590647, "dcstech 4": 0.0011987628346523357, "devices research has": 0.0012603222596472051, "final optimizations": 0.0011987628346523357, "statement which": 0.0007987355510232498, "for drl recent": 0.0012603222596472051, "data do": 0.0009273793629990234, "enable designers to": 0.0011553905383997493, "the same time": 0.0003628776139222716, "much of the": 0.0005051032774605153, "the isolation switches": 0.0025206445192944103, "these are": 0.0005301117066468016, "underlying fpga": 0.0011987628346523357, "multiplier": 0.003086289292296534, "and removed": 0.0007299047590392008, "be readily extensible": 0.0025206445192944103, "not replicated at": 0.0012603222596472051, "targeted to each": 0.0012603222596472051, "particularly in": 0.0006238047896444736, "as a result": 0.0010431954362476036, "information is": 0.0003116997209597117, "xc6200 allowing": 0.0011987628346523357, "dcstech s": 0.0035962885039570068, "capable of writing": 0.0011553905383997493, "therefore do": 0.0008353907119635158, "aimed at achieving": 0.0012603222596472051, "propagation": 0.0002539880179997284, "within each": 0.0008644182799880416, "dcstech a": 0.0011987628346523357, "to logic": 0.0007369989002178327, "bitstreams must not": 0.0012603222596472051, "several third party": 0.0012603222596472051, "was published in": 0.0010939942309009234, "ccm compilers partition": 0.0012603222596472051, "for most": 0.0003777789540679382, "analysis regardless of": 0.0012603222596472051, "while accepting": 0.0010324233805955043, "exists before synthesis": 0.0012603222596472051, "period": 0.00020363395793978072, "means that different": 0.0012603222596472051, "reserve constraint prohibit": 0.0012603222596472051, "timing model timing": 0.008822255817530437, "are used": 0.00014041258460241283, "creates allowing": 0.0011987628346523357, "prevent large": 0.0011987628346523357, "each coefficient supported": 0.0012603222596472051, "timing model dcstechdcstech": 0.0012603222596472051, "which the": 0.00018348387283822343, "with rloc constraints": 0.0012603222596472051, "are the": 6.777446725382696e-05, "d are static": 0.0025206445192944103, "including deactivate": 0.0011987628346523357, "unaltered providing an": 0.0012603222596472051, "processes have been": 0.0009889892964609049, "designs pebble": 0.0011987628346523357, "byte codes": 0.0019776793073123496, "therefore the concepts": 0.0012603222596472051, "dynamic task bounding": 0.0050412890385888205, "relevant dynamic task": 0.0025206445192944103, "enhanced in the": 0.0012603222596472051, "task within": 0.0009273793629990234, "is the resulting": 0.0008970785794624274, "second driver": 0.0023975256693046713, "hard copies of": 0.0006126623291404926, "would not": 0.0003312450979079915, "application and presenting": 0.0012603222596472051, "sets the target": 0.0012603222596472051, "area highlighted": 0.0011987628346523357, "performing final optimizations": 0.0012603222596472051, "combined with": 0.0003516869198392843, "modelling and": 0.001284670326116992, "a bounding box": 0.0032819826927027703, "any line": 0.0008658640011481852, "replicated at": 0.0009273793629990234, "requirements of the": 0.0006126623291404926, "gates with": 0.0008353907119635158, "its own the": 0.0012603222596472051, "placement using": 0.0009550211543581351, "if these files": 0.0012603222596472051, "abstraction by combining": 0.0012603222596472051, "the multiplication factors": 0.0012603222596472051, "vital compliant": 0.004795051338609343, "surrounding the": 0.0007522528547641619, "configuration of each": 0.0010939942309009234, "circuit to": 0.0015383852767079397, "side where support": 0.0012603222596472051, "be applied": 0.0009159658524142309, "provides access to": 0.0009889892964609049, "granted": 0.00035991999811690395, "majority of modern": 0.0012603222596472051, "locking": 0.0005163760544899137, "configuration data": 0.0010938286999233322, "of configuration controllers": 0.0025206445192944103, "this is the": 0.0002890373130755248, "status": 0.0005877765889863093, "are produced vital": 0.0012603222596472051, "wire once": 0.0011987628346523357, "and hold times": 0.0010939942309009234, "routing from circuits": 0.0012603222596472051, "driver": 0.0009352624669767975, "design an": 0.0006384487373545328, "dynamic system and": 0.0012603222596472051, "driven": 0.0001811956416508836, "and deactivate are": 0.0012603222596472051, "design at": 0.0032886802866117356, "further processing": 0.0007784208301718861, "aimed at": 0.000554329194451452, "domain in": 0.0005785807096212583, "example include": 0.0010938286999233322, "3 implementation": 0.0007299047590392008, "as designing the": 0.0012603222596472051, "framework uses a": 0.0012603222596472051, "no": -0.003921555959400849, "system hierarchy": 0.0011987628346523357, "without": -0.0005917958529840038, "representations to virtex": 0.0012603222596472051, "provide drl": 0.0011987628346523357, "including the": 0.0003089847628053351, "synthesised": 0.0018544781270985007, "must not cause": 0.0012603222596472051, "belong and their": 0.0012603222596472051, "researchers": 0.0004745130761102816, "in addition": 0.0007991815011934811, "to store": 0.000388217581725841, "and removed from": 0.0009275197049123102, "reconfigurable designs": 0.0023975256693046713, "potentially saving": 0.0011987628346523357, "resources with the": 0.0010939942309009234, "a column": 0.0009488558680372674, "not altered": 0.0017317280022963704, "areas of the": 0.0021900456503435584, "captured": 0.00026764251020851667, "a tool": 0.0004490182170657126, "designer can": 0.0007604888942693442, "was produced": 0.0007444365147266039, "xcv50": 0.0010936632190307566, "not take": 0.000485794752561028, "device independent": 0.0010324233805955043, "java allow the": 0.0012603222596472051, "generation of partial": 0.0012603222596472051, "design methodology": 0.0015045057095283238, "design of embedded": 0.0008970785794624274, "3 the": 9.390712658244718e-05, "scheduled": 0.00030414431046607636, "be evaluated jroute": 0.0012603222596472051, "be changed": 0.001435797115643125, "that contain bidirectional": 0.0012603222596472051, "dynamically reconfigurable complex": 0.0012603222596472051, "outlined however": 0.0011987628346523357, "used the": 0.00023423965630648964, "reconfiguration": 0.009620409017765952, "in the": 0.0, "involves the production": 0.0012603222596472051, "of sta to": 0.0012603222596472051, "all or": 0.0004917875559888301, "reduces": 6.179808562517102e-05, "allow evaluation": 0.0011987628346523357, "back annotated vital": 0.0012603222596472051, "been designed for": 0.0008499956261601955, "and p_imag": 0.0023975256693046713, "can be found": 0.0006008265321454584, "simulator": 0.0006167991745508239, "of its": 0.000251722703918688, "j12 which is": 0.0012603222596472051, "the vhdl": 0.0019100423087162702, "are not shared": 0.0009889892964609049, "table": -0.0001950133280917212, "multiplier with": 0.0009550211543581351, "of the complex": 0.0007395502064767349, "provided": -0.00020605975802957116, "level and therefore": 0.0012603222596472051, "reserved figure 3": 0.0012603222596472051, "ported": 0.000506057446061823, "xact6000": 0.002187326438061513, "to produce": 0.0014184757450853404, "set tools ranging": 0.0012603222596472051, "synthesis dcsconfig": 0.0011987628346523357, "provides": -0.00034343293004928527, "and cad tool": 0.0012603222596472051, "software available": 0.0010324233805955043, "stray routing as": 0.0012603222596472051, "overwrite each": 0.0010938286999233322, "make up the": 0.0007663520781161351, "functions that": 0.00043435606243489287, "same ideas as": 0.0010504222238299598, "dcstech 2 and": 0.0012603222596472051, "distributed for": 0.0005044760848841586, "final bitstream generation": 0.0012603222596472051, "box that": 0.0008221700716529339, "for their": 0.000270789459226042, "_": 0.00415973792606158, "constraining them": 0.0011987628346523357, "on": 0, "set the set": 0.0009889892964609049, "overall dynamic": 0.0011987628346523357, "x_real and x_imag": 0.0012603222596472051, "of": 0, "majority of the": 0.0006001621480227063, "device specific knowledge": 0.0012603222596472051, "discussed": -3.8800163217786774e-05, "mutually": 0.0021098022873384235, "with lava has": 0.0012603222596472051, "fpga they would": 0.0012603222596472051, "and that": 0.00011739126893706443, "a set of": 0.00037958868855191035, "complication is": 0.0007987355510232498, "two status": 0.0010938286999233322, "discusses": 0.0002326929461403774, "or": -0.021873264380615137, "designers to work": 0.0011553905383997493, "reconfigurable architectures": 0.0017674812096757145, "adders": 0.0005811353264710627, "are static tasks": 0.0025206445192944103, "from being removed": 0.0025206445192944103, "values can": 0.000556594338869498, "therefore consists": 0.0009040000538791488, "the apis": 0.0010938286999233322, "correctly however": 0.0009888396536561748, "loc constraint": 0.0011987628346523357, "some weaknesses": 0.0011987628346523357, "as an alternative": 0.0006696011531202743, "garp": 0.002781717190647751, "manner are predictable": 0.0012603222596472051, "component replaces the": 0.0012603222596472051, "design while this": 0.0011553905383997493, "there": -0.0006103238484345529, "modern dynamically reconfigurable": 0.0012603222596472051, "designs static": 0.0023975256693046713, "13 which": 0.0007044067906282968, "therefore has the": 0.0011553905383997493, "real _ _": 0.0012603222596472051, "virtex partial bitstream": 0.0012603222596472051, "in designing": 0.0005812232573723295, "tools such as": 0.0013937428128934716, "tasks and": 0.0010745605775675413, "circuits that": 0.0007691926383539699, "performance a diagram": 0.0012603222596472051, "systems functionality each": 0.0012603222596472051, "abstraction can be": 0.0009889892964609049, "files must": 0.0021876573998466644, "provided including design": 0.0012603222596472051, "which does the": 0.0012603222596472051, "met by": 0.0007691926383539699, "problem of partitioning": 0.0011553905383997493, "includes all": 0.0005455774198013467, "tasks could": 0.0009273793629990234, "a combination of": 0.00047773524761019647, "supported by most": 0.0010504222238299598, "therefore do not": 0.0009115386793221903, "might produce dcsim": 0.0012603222596472051, "changes came": 0.0011987628346523357, "possible obviously": 0.0010938286999233322, "one dynamic task": 0.0012603222596472051, "method is available": 0.0010504222238299598, "required layouts however": 0.0012603222596472051, "be extended now": 0.0012603222596472051, "virtex terminal": 0.0011987628346523357, "a little device": 0.0012603222596472051, "similarly multiple": 0.0011987628346523357, "not contribute": 0.0006679451991797713, "of several": 0.00033739656519843954, "for dcstech": 0.0023975256693046713, "corresponding": -0.00024034974007821228, "allow location": 0.0011987628346523357, "may occur": 0.00048001320743830167, "appropriate reconfiguration schedule": 0.0012603222596472051, "layout of tasks": 0.0012603222596472051, "the apr": 0.0010938286999233322, "bounding box when": 0.0012603222596472051, "an otherwise unconfigured": 0.0012603222596472051, "evaluated jroute": 0.0011987628346523357, "locked in place": 0.0012603222596472051, "of writing": 0.0006877178531528569, "5": -0.009842968971276811, "standard c": 0.0008221700716529339, "by re routing": 0.0012603222596472051, "each be": 0.0007882412093874144, "product of two": 0.0006968714064467358, "information must be": 0.0008401922098815178, "configuration files to": 0.0011553905383997493, "dcstech made available": 0.0012603222596472051, "management tool could": 0.0012603222596472051, "includes": 0.00011643448498153994, "design hierarchy changes": 0.0012603222596472051, "out into": 0.0008221700716529339, "would not take": 0.0011553905383997493, "for input": 0.0006273390064658475, "be readily": 0.0012926421617445985, "bitstreams must also": 0.0012603222596472051, "usa to": 0.0011987628346523357, "members of the": 0.0006042192658059323, "must reside within": 0.0012603222596472051, "controller": 0.0007681432026437467, "many of": 0.000609434665815389, "files used": 0.0018547587259980468, "its extensibility": 0.0011987628346523357, "support has been": 0.0011553905383997493, "named dcstech 2": 0.0012603222596472051, "all": -0.019685937942553623, "technology for simulating": 0.0012603222596472051, "section 5 describes": 0.0007084812014082839, "multipliers need": 0.0011987628346523357, "lack": 0.00021526906116485186, "final stage of": 0.0021008444476599197, "over time": 0.0013799259987978885, "2 4": 0.00020975856576182337, "logic functions": 0.0010324233805955043, "each component any": 0.0012603222596472051, "techniques will not": 0.001016616933266297, "set and": 0.000688808959460298, "dynamic domain the": 0.0012603222596472051, "meet the": 0.0010549572640299182, "simulation of": 0.0007951186910100987, "crf file figure": 0.0012603222596472051, "in figs": 0.0007604888942693442, "evidence of routing": 0.0012603222596472051, "tools allow location": 0.0012603222596472051, "therefore prevented": 0.0011987628346523357, "far": 5.262649937279214e-06, "compilation tools": 0.0023975256693046713, "retarget the timing": 0.0012603222596472051, "whole or": 0.0009550211543581351, "2 p": 0.00015559711546297888, "time reconfiguration using": 0.0025206445192944103, "standard virtex tools": 0.0012603222596472051, "1 that standard": 0.0012603222596472051, "translation from": 0.0007299047590392008, "cad dcstech": 0.0011987628346523357, "possible obviously changes": 0.0012603222596472051, "tools produce back": 0.0012603222596472051, "activated the": 0.0009040000538791488, "partial circuits produced": 0.0012603222596472051, "reserve constraint": 0.0023975256693046713, "constraint locating dynamic": 0.0012603222596472051, "partial bitstreams": 0.0021876573998466644, "design in a": 0.0010504222238299598, "over the": 0.00013692017092586318, "researchers have": 0.0010024202170708276, "to and": 0.0016297139131602456, "is summarized": 0.0005759816144303707, "produced either": 0.0010324233805955043, "information associated": 0.0007882412093874144, "side where": 0.0011987628346523357, "complex number x": 0.0012603222596472051, "can partition the": 0.0009656247980412257, "floorplanners for netlists": 0.0012603222596472051, "translating": 0.000394044947916608, "output 10 future": 0.0012603222596472051, "design": -0.00663823124421665, "currently carried out": 0.0012603222596472051, "simplify this": 0.0009550211543581351, "more than one": 0.000346414780332548, "page to copy": 0.0006491344564996076, "sub": 0.000526785042507384, "requirements of": 0.00039755934550504934, "dynamic domains figure": 0.0012603222596472051, "available to": 0.0003841297147431659, "since most": 0.0006010756860887834, "architectures can": 0.0008100038324457161, "but a": 0.00040559192926645655, "version": -0.0008602484026893804, "it is activated": 0.0010939942309009234, "such as jbits": 0.0012603222596472051, "6 post apr": 0.0012603222596472051, "and therefore": 0.0006825395483512838, "account the time": 0.0010939942309009234, "with synthesis means": 0.0012603222596472051, "not cause contention": 0.0012603222596472051, "this presents additional": 0.0012603222596472051, "one configuration": 0.0009550211543581351, "gate level designs": 0.0012603222596472051, "systems ctr mahmoud": 0.0012603222596472051, "circuit placement this": 0.0012603222596472051, "representation that": 0.00068253283500028, "artefacts added by": 0.0012603222596472051, "timing entries for": 0.0012603222596472051, "using jrtr xilinx": 0.0012603222596472051, "same line as": 0.0011553905383997493, "static results": 0.0021876573998466644, "higher levels": 0.0006346568887771468, "synthesis tools making": 0.0011553905383997493, "represented by x_real": 0.0012603222596472051, "allows": -0.00041578325044043464, "be a similar": 0.0011553905383997493, "drl in addition": 0.0012603222596472051, "task within its": 0.0011553905383997493, "a waveform": 0.0009550211543581351, "similarly multiple drivers": 0.0012603222596472051, "is incorrectly": 0.0008658640011481852, "produced by": 0.00033552995634557293, "a dynamically": 0.0007369989002178327, "unchanged in this": 0.0010504222238299598, "information into the": 0.000822294492063293, "the circuits timing": 0.0012603222596472051, "six years researchers": 0.0012603222596472051, "6 discusses the": 0.0009656247980412257, "be found in": 0.00032300387148259636, "revision to facilitate": 0.0012603222596472051, "during the course": 0.0007167370533284649, "dynamic task": 0.028928001724132762, "necessary to modify": 0.0010939942309009234, "maximum clock speed": 0.0011553905383997493, "functions useful in": 0.0012603222596472051, "configuration bitstream for": 0.0011553905383997493, "implement an easily": 0.0012603222596472051, "vasilko s dynasty": 0.0012603222596472051, "to support": 0.001262260713343144, "therefore consists of": 0.0009889892964609049, "is formed": 0.0005255880520084362, "over hierarchy flattening": 0.0012603222596472051, "knowledge the": 0.0006104161958166735, "be specified with": 0.0009115386793221903, "up and": 0.0005182400661952392, "dcstech sdf": 0.0011987628346523357, "written as part": 0.002187988461801847, "may be required": 0.002204126362703718, "pebble 10": 0.0011987628346523357, "co design of": 0.001016616933266297, "since new": 0.0009550211543581351, "has been changed": 0.0008838743428228508, "v 12 n": 0.0005597502701221405, "and dynamic domains": 0.0023107810767994987, "the virtex tools": 0.0025206445192944103, "of quality": 0.0007604888942693442, "apr the sections": 0.0012603222596472051, "is 42": 0.0010324233805955043, "fpga as these": 0.0012603222596472051, "mimic the": 0.0007444365147266039, "this model is": 0.0006042192658059323, "tasks surrounding": 0.0011987628346523357, "c compiler jroute": 0.0012603222596472051, "fig 3 the": 0.0006826361238675621, "to a fixed": 0.0014090267794377763, "v": -0.0012534919742812928, "is 42 j340": 0.0012603222596472051, "no hierarchy although": 0.0012603222596472051, "implementation of": 0.00019157038981765242, "multipliers potentially saving": 0.0012603222596472051, "the netlist": 0.0019776793073123496, "user the": 0.0005839107699261458, "implementation steps have": 0.0012603222596472051, "generation the": 0.0006203487278858702, "to enhance": 0.0005709081028480269, "coverage static timing": 0.0012603222596472051, "end of a": 0.000638545354899532, "at all since": 0.001016616933266297, "routed by standard": 0.0012603222596472051, "with sufficient": 0.0007444365147266039, "since this": 0.0003679173533271544, "abstraction most": 0.0011987628346523357, "or fpga as": 0.0012603222596472051, "quality metrics": 0.0010324233805955043, "connect the bitstreams": 0.0012603222596472051, "virtex however reconfiguration": 0.0012603222596472051, "rather": -7.19249162957753e-05, "able to": 0.0002797460608132563, "for each dynamic": 0.0032819826927027703, "such tools": 0.0008100038324457161, "the layout and": 0.0010504222238299598, "driver onto": 0.0023975256693046713, "remaining circuitry does": 0.0012603222596472051, "4 1 overview": 0.0009453806429418422, "tools for run": 0.0025206445192944103, "above allow": 0.0010938286999233322, "simplicity": 8.742528531205989e-05, "ensure the correct": 0.0009889892964609049, "routing api": 0.0011987628346523357, "weaknesses": 0.0005163760544899137, "functionality each dynamic": 0.0012603222596472051, "end of": 0.00045208806939393435, "4 which": 0.0004917875559888301, "a constant complex": 0.0011553905383997493, "size to": 0.0005274786320149591, "the principles": 0.0013861657468650255, "ccm design in": 0.0012603222596472051, "some iteration and": 0.0012603222596472051, "removed or": 0.0008498670143238875, "and from": 0.0013082199998390922, "in any way": 0.0015212079607221838, "s supporting tools": 0.0012603222596472051, "connections to dynamic": 0.0012603222596472051, "although many tools": 0.0012603222596472051, "generic": 0.0005891317977347343, "produce partial configurations": 0.0012603222596472051, "bidirectional routing resources": 0.0012603222596472051, "specifying": 0.0004534863372304329, "3 floorplan": 0.0011987628346523357, "cut signals": 0.0023975256693046713, "designer faces is": 0.0012603222596472051, "invade reserved": 0.0011987628346523357, "cad packages fulfil": 0.0012603222596472051, "cannot be active": 0.0010504222238299598, "developed": -0.00013114234649309048, "created along with": 0.0012603222596472051, "zone of each": 0.0012603222596472051, "file formats including": 0.0012603222596472051, "the result of": 0.00033169920976629756, "tools allow": 0.0019776793073123496, "supporting tools from": 0.0012603222596472051, "loaded should": 0.0011987628346523357, "placement noted": 0.0011987628346523357, "shown in": 0.0005360808229685538, "all logic and": 0.0011553905383997493, "jrtr verification": 0.0011987628346523357, "also be mutually": 0.0012603222596472051, "domain converter between": 0.0012603222596472051, "and therefore the": 0.0005201246158305662, "mixture of industry": 0.0012603222596472051, "level hardware software": 0.0025206445192944103, "relevant dynamic": 0.0020648467611910086, "be seen": 0.0002544405258435167, "might": -2.5052157789506975e-05, "alter": 0.0007523381972829171, "root of 1": 0.0011553905383997493, "extending existing vhdl": 0.0012603222596472051, "routing in": 0.001643162316217424, "connectivity whereas": 0.0010938286999233322, "each other but": 0.0008401922098815178, "by their component": 0.0012603222596472051, "framework": 0.00012242669062662267, "placing logic in": 0.0012603222596472051, "files were": 0.0009040000538791488, "occupy the same": 0.0009889892964609049, "a fee": 0.000514687826203332, "a drl aware": 0.0025206445192944103, "allows individual parts": 0.0012603222596472051, "route par tool": 0.0012603222596472051, "final optimizations at": 0.0012603222596472051, "to dcstech consists": 0.0012603222596472051, "jbits sdk 14": 0.0012603222596472051, "the technique as": 0.0010939942309009234, "was produced the": 0.0012603222596472051, "those of conventional": 0.0011553905383997493, "set in the": 0.000633509014238697, "slow process not": 0.0012603222596472051, "final stage": 0.001699734028647775, "custom computing": 0.0010324233805955043, "of this": 2.9847360702565416e-05, "partitioned at": 0.0010938286999233322, "generation": 0.0007517950251215183, "complies with": 0.0008658640011481852, "on very large": 0.0005981722027013829, "model as": 0.0004717046421253644, "the broad": 0.0008100038324457161, "with synthesis": 0.0011987628346523357, "enhanced back": 0.0011987628346523357, "hardware modules": 0.0010938286999233322, "framework partial": 0.0010938286999233322, "similarities between the": 0.0009889892964609049, "reconfigurable logic journal": 0.0012603222596472051, "set must": 0.0015045057095283238, "routes by": 0.0009550211543581351, "are surrounded by": 0.0010939942309009234, "multiplication factor": 0.0010324233805955043, "provide no mechanism": 0.0012603222596472051, "310 march": 0.0010324233805955043, "into a series": 0.0008970785794624274, "idea but at": 0.0012603222596472051, "link libraries new": 0.0012603222596472051, "and control": 0.0004218630517136854, "drl systems the": 0.0012603222596472051, "reconfigure": 0.0015207476859988183, "re routing": 0.0009888396536561748, "generate": 5.540656192646681e-05, "design methodology with": 0.0012603222596472051, "xc6200 fpga": 0.0010938286999233322, "2 design and": 0.0012603222596472051, "rloc": 0.002187326438061513, "this revision": 0.0010938286999233322, "for logic": 0.000672656697861042, "by connecting": 0.0007369989002178327, "eight frames are": 0.0012603222596472051, "circuit": 0.005695114650536817, "the partial circuit": 0.0025206445192944103, "hardwired into": 0.0011987628346523357, "throws": 0.0007986147135722628, "not altered in": 0.0012603222596472051, "an appropriate reconfiguration": 0.0012603222596472051, "level the exact": 0.0012603222596472051, "change of attribute": 0.0012603222596472051, "connectivity whereas before": 0.0012603222596472051, "since the": 0.0002747879155849025, "this extensibility the": 0.0012603222596472051, "terminal components is": 0.0012603222596472051, "virtex however the": 0.0012603222596472051, "requires only a": 0.000871724678010146, "as these": 0.0005477207720724747, "the tools are": 0.004201688895319839, "special terminals": 0.0023975256693046713, "wayward routing": 0.0011987628346523357, "time they": 0.0006169673844614495, "be placed in": 0.000734708787567906, "and timing the": 0.0012603222596472051, "as they": 0.000344404479730149, "enable the": 0.0005434624427113049, "ucf file dynamic": 0.0012603222596472051, "dcstech sdf information": 0.0012603222596472051, "constant coefficient values": 0.0012603222596472051, "part of a": 0.0004668961434383028, "dcstech 2": 0.0023975256693046713, "store": 0.00014583289009407753, "to remove": 0.00041497608913934175, "option": 0.0003010118280276702, "on the fpga": 0.0010504222238299598, "therefore only": 0.000672656697861042, "virtex device": 0.0023975256693046713, "indicate that the": 0.0004996769855152066, "unaltered providing": 0.0011987628346523357, "with standard": 0.0005980816939704552, "any way the": 0.0010504222238299598, "our design flow": 0.0012603222596472051, "each dynamic": 0.008595190389223215, "usually named": 0.0010938286999233322, "the paper concludes": 0.0008499956261601955, "saving area": 0.0011987628346523357, "and device independent": 0.0012603222596472051, "required for each": 0.0007445491715841594, "reconfigurable designs jhdl": 0.0012603222596472051, "outputs of the": 0.0007497163675713385, "box mutex": 0.0011987628346523357, "for drl in": 0.0012603222596472051, "components are surrounded": 0.0012603222596472051, "must be placed": 0.0009656247980412257, "after synthesis": 0.0010324233805955043, "rpfds": 0.0010936632190307566, "synthesis means that": 0.0012603222596472051, "a reconfiguration information": 0.0012603222596472051, "permission to": 0.0004814396358280908, "identically located": 0.0011987628346523357, "the specified": 0.0005078090529624389, "dcstech dcstech": 0.0011987628346523357, "data that can": 0.0009115386793221903, "a higher level": 0.0026188485041242692, "with this family": 0.0012603222596472051, "output files": 0.0009888396536561748, "this information must": 0.0010504222238299598, "any wayward": 0.0011987628346523357, "a frame which": 0.0012603222596472051, "can be performed": 0.0004373277760240924, "paper will be": 0.0009275197049123102, "account of": 0.000554329194451452, "generation the ideas": 0.0012603222596472051, "design the use": 0.0012603222596472051, "product p": 0.0009550211543581351, "pebble a": 0.0010938286999233322, "named after": 0.0009040000538791488, "complex numbers": 0.002149885814069222, "some of": 0.00014971728752385426, "placement this increases": 0.0012603222596472051, "added": 0.0002218164429050965, "are described as": 0.0008970785794624274, "circuits will not": 0.0012603222596472051, "customize": 0.0006824295773853025, "dynamic design an": 0.0012603222596472051, "firstly": 0.0008317605375249156, "tool is therefore": 0.0011553905383997493, "adder": 0.0010952758192517352, "is dynamically reconfigurable": 0.0012603222596472051, "of as a": 0.0006310505412269554, "analysis sta": 0.0023975256693046713, "valuable as": 0.0010938286999233322, "files must be": 0.0025206445192944103, "the mapping": 0.0004092847008152898, "vhdl is": 0.0009888396536561748, "for dcstech itself": 0.0012603222596472051, "as routing in": 0.0012603222596472051, "based cad": 0.0011987628346523357, "conversion of timing": 0.0012603222596472051, "is calculated": 0.0004637937405024769, "required implementation steps": 0.0012603222596472051, "now at": 0.0008100038324457161, "computing partial": 0.0009550211543581351, "7 layout of": 0.0011553905383997493, "usually applied": 0.0009550211543581351, "work at": 0.0006877178531528569, "into the vhdl": 0.0012603222596472051, "routing connectivity with": 0.0012603222596472051, "rtl": 0.002989956063124613, "and coverage static": 0.0012603222596472051, "architecture and c": 0.002187988461801847, "and operates on": 0.0010939942309009234, "which reconfigure": 0.0011987628346523357, "example the complex": 0.0012603222596472051, "valid connection even": 0.0012603222596472051, "simulating": 0.00034241518605760427, "structural manner": 0.0010938286999233322, "circuits from": 0.0016707814239270316, "into placed and": 0.0012603222596472051, "consequences of": 0.0005352714839086144, "and architecture": 0.000672656697861042, "future work 11": 0.0012603222596472051, "a complex multiplier": 0.0012603222596472051, "designs this has": 0.0012603222596472051, "a zone bbox": 0.0012603222596472051, "his": 0.00013132959607507977, "cannot handle": 0.0007444365147266039, "i e merging": 0.0011553905383997493, "most modern": 0.0025975920034445555, "obtain": -0.00031903744793130743, "design in section": 0.0011553905383997493, "form of portability": 0.0012603222596472051, "xilinx xc6200 fpga": 0.0011553905383997493, "include processors fpgas": 0.0012603222596472051, "within the reconfiguration": 0.0012603222596472051, "framework uses": 0.0009273793629990234, "the simulator": 0.000558892188443128, "compiler": 0.0004505575012650829, "p_imag x_real": 0.0023975256693046713, "virtex series configuration": 0.0012603222596472051, "functionality are created": 0.0012603222596472051, "on these assignments": 0.0012603222596472051, "is applied in": 0.0008062766599257841, "tools supporting a": 0.0011553905383997493, "process the progress": 0.0012603222596472051, "jroute 18": 0.0011987628346523357, "obtained from the": 0.00045837533796005145, "dcsim": 0.010936632190307568, "back to the": 0.00046865405444630173, "design and in": 0.0021008444476599197, "the areas highlighted": 0.0012603222596472051, "so long": 0.000654613062310984, "synthesis and": 0.0030848369223072476, "used to produce": 0.0013791798310694035, "parts the real": 0.0012603222596472051, "their sdf": 0.0011987628346523357, "specification simulation synthesis": 0.0012603222596472051, "terminal components that": 0.0025206445192944103, "a testbench with": 0.0012603222596472051, "netlist exists before": 0.0012603222596472051, "refinement may be": 0.0010939942309009234, "otherwise or republish": 0.0009656247980412257, "are applied": 0.00045379959169749277, "revision of dcstech": 0.0012603222596472051, "it therefore": 0.0006589311008636603, "a a dcstech": 0.0025206445192944103, "are": 0, "tool to": 0.0005393145949168167, "tool dcstech": 0.0011987628346523357, "support other": 0.0019100423087162702, "tasks can": 0.00068253283500028, "design representation and": 0.0012603222596472051, "onto the": 0.0015205360108797791, "information graphically": 0.0011987628346523357, "their timing dcstech": 0.0012603222596472051, "tasks activate are": 0.0012603222596472051, "libraries": 0.0006979053295805091, "reconfigurable designs dynasty": 0.0012603222596472051, "various": -6.822524409878832e-05, "conversion after apr": 0.0012603222596472051, "the designer can": 0.0009115386793221903, "that perform this": 0.0012603222596472051, "partitioned after": 0.0011987628346523357, "creating": 0.00021737970618880434, "initially": 0.00011585270260210543, "place similarly": 0.0010938286999233322, "performance a": 0.00068253283500028, "reconfigurable computing": 0.0009273793629990234, "circuit switching": 0.0008658640011481852, "c": -0.0035271877626246104, "mutex sets are": 0.0012603222596472051, "of one configuration": 0.0012603222596472051, "previously": 6.134116612831534e-05, "4 file": 0.0009888396536561748, "3 and": 0.0001595777220830676, "the crf files": 0.0012603222596472051, "a xcv50 is": 0.0012603222596472051, "context": -1.1845817006619943e-05, "since the design": 0.0011553905383997493, "reside": 0.0008356613161875287, "designers to": 0.001420793127549669, "circuit are more": 0.0012603222596472051, "bitstreams these files": 0.0012603222596472051, "reasons": 0.00010437035996354591, "as the": 4.0363973066226146e-05, "with efficient prediction": 0.0012603222596472051, "such netlist exists": 0.0012603222596472051, "14 15": 0.0004814396358280908, "connected to terminal": 0.0012603222596472051, "complication": 0.0004995257973198918, "of abstraction therefore": 0.0012603222596472051, "java": 0.0014340504802635363, "drl in": 0.0011987628346523357, "the relevant timing": 0.0012603222596472051, "allow the designer": 0.0021008444476599197, "strategy": 7.146132268353927e-05, "are all members": 0.0011553905383997493, "its placement this": 0.0012603222596472051, "and back": 0.0006346568887771468, "exclusive dynamic tasks": 0.0025206445192944103, "drl is": 0.0011987628346523357, "42 j340 is": 0.0012603222596472051, "prior specific": 0.0005434624427113049, "logic placement and": 0.0012603222596472051, "an existing": 0.0004466777203871613, "toolsets": 0.002187326438061513, "multiply by": 0.0007522528547641619, "this family": 0.0007604888942693442, "now at xilinx": 0.0012603222596472051, "the production of": 0.0008309810818175975, "available to prevent": 0.0012603222596472051, "behavioural code combined": 0.0012603222596472051, "circuitry this": 0.0011987628346523357, "the routes": 0.0015974711020464996, "during this time": 0.0009656247980412257, "to bitstreams": 0.0011987628346523357, "achieving a rapid": 0.0012603222596472051, "lot of effort": 0.0009453806429418422, "evaluated": 0.00012870664182938903, "that describe": 0.0006504117990663544, "depends on": 0.00018183931545303958, "have developed a": 0.0006083839989041818, "behavior": -5.7013039180620206e-06, "for the garp": 0.0012603222596472051, "evaluates": 0.0002918984677762846, "mainstream commercial": 0.0011987628346523357, "column forty eight": 0.0012603222596472051, "although dynasty": 0.0011987628346523357, "this consists of": 0.0009889892964609049, "concurrently": 0.00034630996496784824, "routing paths configured": 0.0012603222596472051, "new version": 0.0007231235426103087, "producing partial configuration": 0.0012603222596472051, "usually named after": 0.0012603222596472051, "to specifying a": 0.0011553905383997493, "file figure": 0.0009273793629990234, "be seen emerging": 0.0012603222596472051, "virtex dependent": 0.0023975256693046713, "rif": 0.008749305752246053, "which is part": 0.0008309810818175975, "access although some": 0.0012603222596472051, "multiple drivers for": 0.0012603222596472051, "configuration bitstreams these": 0.0012603222596472051, "as architecture": 0.0011987628346523357, "devices research": 0.0011987628346523357, "by reviewing existing": 0.0012603222596472051, "after the": 0.000375525197731907, "flow similar": 0.0011987628346523357, "the routes in": 0.0011553905383997493, "9": -0.0014890671176040788, "c in": 0.0003457074396066787, "only be applied": 0.000822294492063293, "the sections": 0.0007604888942693442, "the circuit are": 0.0010504222238299598, "which they belong": 0.0010504222238299598, "at this level": 0.002125443604224852, "n_rst": 0.00328098965709227, "xilinx modular design": 0.0012603222596472051, "of gates": 0.0007231235426103087, "usually": -6.986069098892394e-05, "the extensibility": 0.0009550211543581351, "synthesisable level of": 0.0012603222596472051, "lower": -0.0001950439151786036, "the concepts behind": 0.0012603222596472051, "configuration controllers for": 0.0025206445192944103, "modern dynamically": 0.0011987628346523357, "most modern cad": 0.0025206445192944103, "analysis": -0.0009582901070161458, "far is illustrated": 0.0012603222596472051, "these processes": 0.000672656697861042, "require alteration": 0.0011987628346523357, "scale integration": 0.0006775160109280062, "customize his circuitry": 0.0012603222596472051, "as a component": 0.0008970785794624274, "by including": 0.0006136575444014032, "between static": 0.0010938286999233322, "generic and architecture": 0.0012603222596472051, "allows ranges": 0.0011987628346523357, "designer must take": 0.0012603222596472051, "to connections": 0.0009550211543581351, "other researchers have": 0.000822294492063293, "with a": 2.8089032400517187e-05, "along with a": 0.0006437498990350139, "variety of": 0.0005478842246918876, "loading": 0.0008476371031907666, "must also": 0.00040019595367089486, "file contains": 0.0008837406048378573, "deactivate are": 0.0011987628346523357, "this approach could": 0.0009889892964609049, "bounding box constraining": 0.0012603222596472051, "the majority": 0.0014151139263760932, "interface any line": 0.0012603222596472051, "mean that parts": 0.0012603222596472051, "the vhdl entity": 0.0011553905383997493, "these tools": 0.0012144810262938535, "the full": 0.0002734888398315871, "as static tasks": 0.0012603222596472051, "that contribute timing": 0.0012603222596472051, "remains unchanged": 0.0005922594586422242, "to be loaded": 0.0008604731180411529, "not to remove": 0.0012603222596472051, "another factor": 0.0008353907119635158, "of mapping the": 0.001016616933266297, "approach limits": 0.0009550211543581351, "domain in order": 0.0010504222238299598, "the rif": 0.0011987628346523357, "the way": 0.00032943801826319335, "consists of vhdl": 0.0012603222596472051, "active the": 0.0007522528547641619, "routing are": 0.0008221700716529339, "of a mixture": 0.0010504222238299598, "virtex device but": 0.0012603222596472051, "to multiply": 0.0007604888942693442, "operation is then": 0.0012603222596472051, "information reconfiguration information": 0.0012603222596472051, "composition of": 0.0004717046421253644, "supported with": 0.0008353907119635158, "hardware design 1": 0.0012603222596472051, "jroute 18 part": 0.0012603222596472051, "simplify this process": 0.0012603222596472051, "and x_imag": 0.0011987628346523357, "the process and": 0.0007850160117797753, "for a": 7.018478829011216e-06, "was used": 0.00032587457281915493, "of elements": 0.00039755934550504934, "waveform for": 0.0021876573998466644, "is a coefficient": 0.0010504222238299598, "codesign environment based": 0.0012603222596472051, "platforms are not": 0.0012603222596472051, "can also be": 0.00030458759622604595, "and adders": 0.0010324233805955043, "controllers": 0.001012114892123646, "several third": 0.0011987628346523357, "the references": 0.0005413750784394999, "r verification": 0.0010938286999233322, "flow is": 0.0018610461836576107, "interfere with the": 0.0007497163675713385, "waveform": 0.0012206476968691059, "be recombined": 0.0011987628346523357, "hierarchy although many": 0.0012603222596472051, "systems tecs": 0.000672656697861042, "dynamic design into": 0.0025206445192944103, "the partial": 0.0030347641879417313, "they are mutually": 0.0010939942309009234, "dynamic tasks within": 0.0025206445192944103, "is found when": 0.0010504222238299598, "as behavioural": 0.0011987628346523357, "and behavioral abstraction": 0.0012603222596472051, "bitstreams to": 0.0011987628346523357, "circuitry after apr": 0.0012603222596472051, "on both the": 0.0006696011531202743, "of a partial": 0.0007395502064767349, "the usual use": 0.0012603222596472051, "set is a": 0.0006575778707645514, "pipeline": 0.00037616909864145854, "damage to": 0.0009550211543581351, "coefficient of j": 0.0012603222596472051, "exploited to implement": 0.0011553905383997493, "the signal at": 0.0009656247980412257, "page": 0.00021950864598395574, "be converted": 0.002919553849630729, "range": -2.4610687710519655e-05, "systems can be": 0.0006826361238675621, "the two routes": 0.0011553905383997493, "above only apply": 0.0011553905383997493, "flow 2": 0.0009273793629990234, "reported cad": 0.0011987628346523357, "up part of": 0.0012603222596472051, "is therefore easily": 0.0011553905383997493, "model of": 0.00024670214068630035, "include chaste 13": 0.0012603222596472051, "sections 5": 0.0006238047896444736, "the p output": 0.0012603222596472051, "embedded computing": 0.0006504117990663544, "annotation capabilities": 0.0011987628346523357, "further processed by": 0.0012603222596472051, "lower level of": 0.001016616933266297, "be determined": 0.0003252870840432192, "such tools include": 0.0012603222596472051, "mutex set zone": 0.0025206445192944103, "bottom of": 0.0005498932938761612, "the a": 0.00038657107905508143, "tasks on the": 0.0009453806429418422, "be altered therefore": 0.0012603222596472051, "this domain": 0.0012926421617445985, "task bounding box": 0.0050412890385888205, "re routing the": 0.0012603222596472051, "routing such tools": 0.0012603222596472051, "from circuits": 0.0011987628346523357, "long": -8.116913361412387e-05, "dcstech produces": 0.0011987628346523357, "vendors": 0.0006545140285647947, "of systems": 0.00040835410199989013, "complex coefficient is": 0.0012603222596472051, "produced either by": 0.0011553905383997493, "of a drl": 0.0025206445192944103, "affect circuit": 0.0010938286999233322, "a valid connection": 0.0012603222596472051, "files": 0.006504757453681197, "does not contribute": 0.0008838743428228508, "design security": 0.0011987628346523357, "gate level": 0.0028924941704412347, "jrtr": 0.00328098965709227, "conflicts between": 0.0007691926383539699, "controllers for": 0.0016443401433058678, "circuit since": 0.0009550211543581351, "stages of": 0.0004980083856624451, "family exceed those": 0.0012603222596472051, "and software": 0.0004300890304433753, "is used as": 0.0004975561136657499, "any synthesisable": 0.0011987628346523357, "its supporting": 0.0010938286999233322, "200 ns": 0.0010938286999233322, "to through": 0.0010938286999233322, "consist": 0.0004006208932655581, "similarly floating connections": 0.0012603222596472051, "many to": 0.0007103965637748345, "their timing can": 0.0012603222596472051, "par": 0.00041204458663287767, "the dcs": 0.0035962885039570068, "api for": 0.0008353907119635158, "very large": 0.0003166838503573627, "new devices": 0.0009550211543581351, "an option": 0.0006877178531528569, "model dcstechdcstech dynamic": 0.0012603222596472051, "computing systems tecs": 0.000734708787567906, "is illustrated in": 0.000494425637142169, "file options dcsim": 0.0025206445192944103, "called": -0.00020229943606912517, "by dcsim to": 0.0025206445192944103, "areas of": 0.001407076449925376, "associated": -0.0003828975955082013, "is dependent": 0.0005078090529624389, "areas on": 0.0008837406048378573, "devices this": 0.0009273793629990234, "tools timing": 0.0023975256693046713, "xc6200 jbits": 0.0011987628346523357, "this version future": 0.0025206445192944103, "to post on": 0.000588583301363476, "dcstech is capable": 0.0012603222596472051, "imag imag a": 0.0012603222596472051, "described as static": 0.0012603222596472051, "multipliers": 0.003509335446899956, "it does": 0.0002209717556776536, "produce these bitstreams": 0.0012603222596472051, "overlaps these": 0.0011987628346523357, "above them": 0.0011987628346523357, "has a number": 0.0006895899155347018, "complex functions associated": 0.0012603222596472051, "have unpredictable": 0.0011987628346523357, "edges occur during": 0.0012603222596472051, "loc constraint allows": 0.0012603222596472051, "the design": 0.005386976152165276, "final problem the": 0.0012603222596472051, "problems": -0.0004692667104166553, "generated": -0.00014014501376284717, "the extensions": 0.0006203487278858702, "each partial": 0.0015974711020464996, "allowing": 0.0005996042177813755, "virtex however": 0.0023975256693046713, "of the system": 0.0025202025291872197, "gates with no": 0.0012603222596472051, "obtain the best": 0.0008970785794624274, "be extensible with": 0.0012603222596472051, "enough to accommodate": 0.0009656247980412257, "the logic array": 0.008822255817530437, "in operation": 0.0015974711020464996, "terminal component used": 0.0012603222596472051, "section 6 discusses": 0.0008062766599257841, "task and the": 0.0016125533198515683, "broad": 0.0003529890155109121, "simulation artefacts added": 0.0012603222596472051, "of the technique": 0.0014890983431683187, "own expertise": 0.0011987628346523357, "once": -9.07688257179935e-05, "s back annotation": 0.0012603222596472051, "partial circuits consist": 0.0012603222596472051, "hooks": 0.0007165201888645228, "process in": 0.00040468089289067983, "circuits and": 0.001284670326116992, "perform this": 0.0005922594586422242, "process is": 0.00028899357918037036, "tasks is called": 0.0012603222596472051, "each mutex set": 0.003780966778941616, "support and": 0.0005894271457176746, "system this information": 0.0010939942309009234, "that can": 0.0005380890188626397, "issues": 5.316155625384093e-05, "designs this": 0.0010938286999233322, "placed and routed": 0.0050412890385888205, "up many situations": 0.0012603222596472051, "include tools": 0.0011987628346523357, "therefore some": 0.0008353907119635158, "8 bitstream generation": 0.0012603222596472051, "languages": 0.00015024999592658798, "task are locked": 0.0012603222596472051, "task components": 0.0010324233805955043, "are common": 0.0005785807096212583, "the options": 0.0007784208301718861, "levels of": 0.0006914148792133574, "include": -0.00024171260924278016, "overlaps": 0.0004932460553689742, "simulator require": 0.0011987628346523357, "presents additional design": 0.0012603222596472051, "mainstream": 0.0006308596030904267, "on java allow": 0.0012603222596472051, "c are mutually": 0.0025206445192944103, "context of": 0.00025904763625298865, "along with": 0.0009500515510720881, "representation that dcsim": 0.0012603222596472051, "with virtex partial": 0.0012603222596472051, "bounding": 0.003823892580431962, "dynamic task will": 0.0012603222596472051, "compliant simulation model": 0.0012603222596472051, "recent work with": 0.0011553905383997493, "redistribute": 0.0003777218014273832, "outputs during": 0.0010938286999233322, "representation and software": 0.0012603222596472051, "ported to support": 0.0011553905383997493, "leaving bitstream conversion": 0.0012603222596472051, "optimisations such as": 0.0012603222596472051, "port well between": 0.0012603222596472051, "described a cad": 0.0012603222596472051, "a structural": 0.001882017019397542, "deals": 0.0003138516662757227, "the example the": 0.0008309810818175975, "noted": 0.00015529118918331108, "tasks that share": 0.0011553905383997493, "smaller": -5.4519183936468756e-05, "conclusions this paper": 0.0007006450966371766, "by a bounding": 0.0012603222596472051, "concludes": 0.0002794169265953624, "generation and": 0.0004843301746378474, "as summarized": 0.0009273793629990234, "environment and device": 0.0012603222596472051, "two complex numbers": 0.0011553905383997493, "presented in this": 0.00042875504601334993, "sdf conversion": 0.0011987628346523357, "simulate them in": 0.0012603222596472051, "this paper will": 0.0007663520781161351, "systems new hdl": 0.0012603222596472051, "to modification": 0.0010324233805955043, "for each": 0.0002498245938831936, "column which": 0.0009040000538791488, "dynamic design": 0.013125944399079987, "produce back annotated": 0.0012603222596472051, "and set": 0.000420862107679986, "end tools accurate": 0.0012603222596472051, "array prior to": 0.0012603222596472051, "of changes": 0.0006309550577133789, "enable designers": 0.0010938286999233322, "and synthesis": 0.0011902872979458858, "does the same": 0.0009453806429418422, "processing sdf": 0.0011987628346523357, "codesign environment": 0.0011987628346523357, "tasks before and": 0.0012603222596472051, "extensibility of": 0.0009550211543581351, "capabilities dcstech made": 0.0012603222596472051, "hdl for reconfigurable": 0.0025206445192944103, "netlist": 0.0038301128942597037, "is illustrated with": 0.0009275197049123102, "mutex set to": 0.0012603222596472051, "in operation to": 0.0012603222596472051, "leaving": 0.00032290613960015075, "approach that": 0.0004625111711329038, "section 8 we": 0.0007210370702780139, "the exact area": 0.0011553905383997493, "the constant complex": 0.0012603222596472051, "to store information": 0.0009275197049123102, "cad": 0.01529456612566098, "addition to standard": 0.0010939942309009234, "the ability to": 0.0012904623496671915, "chaste": 0.001977380112258293, "apr": 0.00948732635134206, "architectures the": 0.0012406974557717405, "api": 0.0005708217324845097, "an open": 0.0003993126538985109, "activate are": 0.0010938286999233322, "apply": -0.0002029228340353097, "mutex set solves": 0.0012603222596472051, "commercial advantage and": 0.0006126623291404926, "use": -0.007660225788519407, "fee": 0.0008020461411262745, "from": 0, "in which": 8.43518407333621e-05, "usa": 0.0001387754077616795, "of attributes associated": 0.0012603222596472051, "challenges posed": 0.0010938286999233322, "co design environments": 0.0012603222596472051, "fpga 02 february": 0.0012603222596472051, "previously reported": 0.0008837406048378573, "reconfigure if statement": 0.0012603222596472051, "can visualise the": 0.0012603222596472051, "functions are": 0.000364263754623941, "dcsim the log": 0.0012603222596472051, "frame which configures": 0.0012603222596472051, "designs jhdl": 0.0011987628346523357, "lava has": 0.0011987628346523357, "standard synthesis": 0.0010938286999233322, "verification of all": 0.0012603222596472051, "sort": 0.00026070788375686933, "designs suitable": 0.0011987628346523357, "its bitstream along": 0.0012603222596472051, "ucf file": 0.0011987628346523357, "time of 50": 0.0012603222596472051, "higher design abstractions": 0.0012603222596472051, "6 post": 0.0009888396536561748, "simple example to": 0.0010939942309009234, "configurations jbits": 0.0011987628346523357, "by a constant": 0.0006083839989041818, "changes made to": 0.0008604731180411529, "shaded files": 0.0011987628346523357, "should include such": 0.0012603222596472051, "this has a": 0.0009656247980412257, "vlsi systems v": 0.0007497163675713385, "16 can help": 0.0012603222596472051, "a connection": 0.000554329194451452, "isolation switches simulation": 0.0012603222596472051, "the partial circuits": 0.0025206445192944103, "section 4 we": 0.0003858119205395841, "this gives": 0.0003777789540679382, "to each device": 0.0012603222596472051, "the multiplier to": 0.0012603222596472051, "names but structural": 0.0012603222596472051, "this is": 0.00013080130287311103, "to apply a": 0.0007723241961626769, "of other": 0.00029144814331199967, "of exploiting simulation": 0.0012603222596472051, "dcsim to produce": 0.0012603222596472051, "similarities figure": 0.0011987628346523357, "and isolation switch": 0.0012603222596472051, "towards dynamic": 0.0011987628346523357, "to load sections": 0.0012603222596472051, "something": 0.000317197620688519, "for the design": 0.0006437498990350139, "operation is": 0.00039843380057792585, "simplifies the": 0.0010587833907920018, "of the more": 0.0006262467850755638, "abstractions above": 0.0011987628346523357, "can therefore be": 0.0006968714064467358, "dynamic task therefore": 0.0012603222596472051, "timing analysis": 0.0028665144187589625, "system with a": 0.0006360068515654127, "bitstream generation the": 0.0012603222596472051, "specialisation": 0.0007443238919558434, "the rt level": 0.0010939942309009234, "personal or": 0.0005332875299998394, "new libraries": 0.0011987628346523357, "flattening these": 0.0011987628346523357, "and reduces the": 0.0007723241961626769, "tasks that are": 0.0008401922098815178, "this revision to": 0.0012603222596472051, "drivers for": 0.0009040000538791488, "not take into": 0.0006727584921555125, "of alternative": 0.0006203487278858702, "language compilers": 0.0010324233805955043, "iteration and": 0.0005332875299998394, "the validity": 0.000485794752561028, "or dynamic": 0.0006877178531528569, "specific permission": 0.0005313278013059496, "within the reserved": 0.0012603222596472051, "virtex section 6": 0.0012603222596472051, "of resources that": 0.0009889892964609049, "and a bbox": 0.0012603222596472051, "system and create": 0.0012603222596472051, "after their": 0.0007522528547641619, "dcsim s isolation": 0.0012603222596472051, "the circuits": 0.000654613062310984, "synthesizing rtl hardware": 0.0025206445192944103, "design tool named": 0.0012603222596472051, "of two": 0.0002527612412985411, "dynamic conversion": 0.0011987628346523357, "however reconfiguration takes": 0.0012603222596472051, "designed for such": 0.0010939942309009234, "of two parts": 0.0006696011531202743, "48 n": 0.0005894271457176746, "design into": 0.0019100423087162702, "a waveform for": 0.0012603222596472051, "the bitstream generation": 0.0012603222596472051, "instantiation hence the": 0.0012603222596472051, "stored in dynamic": 0.0011553905383997493, "bitstreams for": 0.0023975256693046713, "all dynamic": 0.0008837406048378573, "therefore the routing": 0.0010939942309009234, "are used dcstech": 0.0012603222596472051, "static designs static": 0.0025206445192944103, "target device": 0.0011987628346523357, "february 24": 0.0009273793629990234, "jroute a": 0.0011987628346523357, "then be": 0.0010121896955953187, "estimating": 0.0002831773338731605, "data that": 0.0004365305299554896, "names of": 0.0005684310178163411, "are termed dynamic": 0.0012603222596472051, "logic functions occupy": 0.0012603222596472051, "which conventional design": 0.0012603222596472051, "dynamically reprogrammable hardware": 0.0012603222596472051, "redistribute to": 0.0005274786320149591, "produce dcsim is": 0.0012603222596472051, "timing information is": 0.0009889892964609049, "contention": 0.00037616909864145854, "configuration controller production": 0.0012603222596472051, "circuitry this consists": 0.0012603222596472051, "a this paper": 0.0005676997484703467, "is in effect": 0.000871724678010146, "fpga they": 0.0011987628346523357, "synthesis tools if": 0.0012603222596472051, "7 fig": 0.0008658640011481852, "signal at the": 0.0010504222238299598, "successive configurations and": 0.0012603222596472051, "individual devices this": 0.0012603222596472051, "constraint which": 0.0015045057095283238, "and c compiler": 0.002187988461801847, "references to the": 0.0007785386299343213, "sdf files specifying": 0.0012603222596472051, "reconfigurable synthesis": 0.0010938286999233322, "unpredictable": 0.0004386669308624945, "tools for timing": 0.0012603222596472051, "therefore be": 0.0005237194163118181, "behind the tools": 0.0012603222596472051, "compromises design security": 0.0012603222596472051, "and operates": 0.0008498670143238875, "factor and": 0.0005812232573723295, "reuse and": 0.0007369989002178327, "convenient access to": 0.0012603222596472051, "imag a imag": 0.0012603222596472051, "further details of": 0.001016616933266297, "to those": 0.0005692967638863745, "designer is": 0.0008221700716529339, "10 task": 0.0010938286999233322, "logic mapping this": 0.0012603222596472051, "the hierarchy of": 0.0016125533198515683, "be recombined into": 0.0012603222596472051, "designed to be": 0.0013652722477351241, "area requirements": 0.0020648467611910086, "conventional cad": 0.0059938141732616785, "idea but": 0.0009550211543581351, "our": -0.0004963557058680262, "and verification": 0.0016697830166084939, "produce vital": 0.0011987628346523357, "concludes with remarks": 0.0012603222596472051, "support for the": 0.0014169624028165678, "mapping the": 0.0005393145949168167, "the following": 1.7122725041623368e-05, "packages fulfil": 0.0011987628346523357, "propagation can be": 0.0010939942309009234, "the progress": 0.0006238047896444736, "were specified": 0.0008353907119635158, "signals at": 0.0009550211543581351, "added however this": 0.0012603222596472051, "information this enables": 0.0011553905383997493, "floorplan of static": 0.0025206445192944103, "numbers is": 0.0007103965637748345, "suffices": 0.000253162310835517, "fpga areas": 0.0011987628346523357, "in xact6000 the": 0.0012603222596472051, "shows how": 0.0003801340027199448, "the design at": 0.0023107810767994987, "out existing circuitry": 0.0012603222596472051, "circuitry after": 0.0011987628346523357, "coefficient the constant": 0.0012603222596472051, "fpgas and memory": 0.0012603222596472051, "conflicts": 0.00033986318098986414, "testbench with sufficient": 0.0012603222596472051, "g": -0.00033860012366993686, "operate at": 0.0007044067906282968, "extensibility the": 0.0011987628346523357, "configuration mechanism": 0.0011987628346523357, "tools can read": 0.0012603222596472051, "or by including": 0.0012603222596472051, "hence": -0.00019213427763121563, "on the architecture": 0.0008970785794624274, "a further complication": 0.0012603222596472051, "process of translating": 0.0010939942309009234, "cad framework the": 0.0012603222596472051, "partitions the design": 0.0012603222596472051, "the standard virtex": 0.0012603222596472051, "optimal layout other": 0.0012603222596472051, "bitstream along": 0.0011987628346523357, "controller production many": 0.0012603222596472051, "of an rloc": 0.0012603222596472051, "embedded reconfigurable architectures": 0.0023107810767994987, "box when implemented": 0.0012603222596472051, "in size to": 0.0009115386793221903, "operation to": 0.0005684310178163411, "the ideas behind": 0.0009656247980412257, "on a many": 0.0012603222596472051, "unknown": 0.00018931406884167948, "summarized in": 0.00042490151303468867, "timing the": 0.0009273793629990234, "their": -0.006080064906634023, "effort would": 0.0009550211543581351, "component replaces": 0.0011987628346523357, "function to a": 0.0010939942309009234, "cells must each": 0.0012603222596472051, "necessary in": 0.0005164541867420684, "their circuits": 0.0010324233805955043, "optimum results": 0.0010324233805955043, "this mutex": 0.0010938286999233322, "control mechanism used": 0.0012603222596472051, "of the extended": 0.0007723241961626769, "tasks initially": 0.0010938286999233322, "simulation waveform": 0.0011987628346523357, "of the new": 0.00044481921936527535, "connection can": 0.0008353907119635158, "based on java": 0.0011553905383997493, "task designs": 0.0021876573998466644, "vhdl files must": 0.0012603222596472051, "simulate": 0.0007694515969237153, "deactivate configuration": 0.0023975256693046713, "this approach": 0.0001993517740783863, "isolation": 0.0020140603835290868, "to conventional computer": 0.0012603222596472051, "method is": 0.0002628908462535922, "accurate timing model": 0.0012603222596472051, "usa to support": 0.0012603222596472051, "the original rtl": 0.0012603222596472051, "same ideas": 0.0008837406048378573, "a domain": 0.0005061340170174989, "between circuits": 0.0010324233805955043, "methods than the": 0.0011553905383997493, "temporal floorplanning approach": 0.0012603222596472051, "open to": 0.0007691926383539699, "that dcsim can": 0.0012603222596472051, "vhdl files that": 0.0012603222596472051, "design targeted": 0.0010938286999233322, "flow can be": 0.0009889892964609049, "hanging nets has": 0.0012603222596472051, "boxes and": 0.0007369989002178327, "the remaining circuitry": 0.0012603222596472051, "tools to the": 0.0010939942309009234, "the array prior": 0.0012603222596472051, "t timing verification": 0.0012603222596472051, "columns the": 0.0006679451991797713, "verification of dynamically": 0.003780966778941616, "and 355 ns": 0.0012603222596472051, "which": -0.029528906913830432, "estimation and": 0.0005866448398286739, "permission and": 0.0005255880520084362, "as is": 0.00030952475513762657, "designs a number": 0.0012603222596472051, "presenting the information": 0.0012603222596472051, "discussed in section": 0.0003987866005567407, "permission and or": 0.000588583301363476, "designers to use": 0.0011553905383997493, "requirements for": 0.0004300890304433753, "used as": 0.0007413084293471708, "conditions under": 0.0005709081028480269, "netlists are typically": 0.0012603222596472051, "virtex configurations": 0.0011987628346523357, "environment these are": 0.0010939942309009234, "bitstreams if partial": 0.0012603222596472051, "altered during the": 0.0012603222596472051, "be made these": 0.0011553905383997493, "support a different": 0.0011553905383997493, "j12status 15": 0.0023975256693046713, "zones although": 0.0011987628346523357, "and vhdl files": 0.0012603222596472051, "that make": 0.0004730606763300367, "have concentrated on": 0.0008604731180411529, "to structural level": 0.0012603222596472051, "the basic": 0.00019381659032562633, "design in the": 0.0008401922098815178, "fpgas it": 0.0010324233805955043, "well between": 0.0010324233805955043, "fpga architectures can": 0.0012603222596472051, "of the level": 0.0007445491715841594, "once these processes": 0.0012603222596472051, "the xilinx": 0.009550211543581351, "as a manual": 0.0010939942309009234, "fpgas in": 0.0010324233805955043, "being removed this": 0.0012603222596472051, "large enough to": 0.0006310505412269554, "will mean": 0.0008837406048378573, "layout other researchers": 0.0012603222596472051, "static logic within": 0.0012603222596472051, "from the": 1.1841634545012137e-05, "vhdl netlist that": 0.0012603222596472051, "behavior in a": 0.0008970785794624274, "a vital": 0.00278213808899707, "xilinx foundation tools": 0.0012603222596472051, "dynamic dynamic static": 0.0025206445192944103, "expressing aspects": 0.0011987628346523357, "two routes": 0.0009888396536561748, "conventional simulator": 0.0011987628346523357, "cannot handle at": 0.0012603222596472051, "of the mutex": 0.0011553905383997493, "chaste a hardware": 0.0012603222596472051, "for algorithmic": 0.0009040000538791488, "the netlist level": 0.0012603222596472051, "the operation therefore": 0.0012603222596472051, "time routing api": 0.0012603222596472051, "be performed by": 0.0006575778707645514, "annotation support": 0.0011987628346523357, "for the main": 0.0008140756888880716, "further processing before": 0.0012603222596472051, "disruption the deactivate": 0.0012603222596472051, "reconfiguration is": 0.0019100423087162702, "placement noted in": 0.0012603222596472051, "they constitute its": 0.0012603222596472051, "as constant": 0.0008100038324457161, "contention for": 0.0006986409925743289, "c a": 0.0006576789200335828, "targeted at": 0.0007691926383539699, "the generation of": 0.0005393962103216165, "weaknesses particularly": 0.0011987628346523357, "jbits carry": 0.0011987628346523357, "the original": 0.0014914462505860179, "end of hanging": 0.0012603222596472051, "garp chip": 0.0011987628346523357, "to produce a": 0.00048734626525122365, "tool remain generic": 0.0012603222596472051, "partial reconfigurations": 0.0011987628346523357, "12 although dynasty": 0.0012603222596472051, "reducing the": 0.0002954383315989625, "the connection can": 0.0010939942309009234, "specify its": 0.0008353907119635158, "the system is": 0.0008820638283500559, "such an error": 0.001016616933266297, "still": -0.0001366322697534082, "files their output": 0.0012603222596472051, "specifying the": 0.00047035963997830326, "better results e": 0.0012603222596472051, "5 changes made": 0.0012603222596472051, "lock hanging signals": 0.0012603222596472051, "dll": 0.0008836069073182145, "s crf file": 0.0025206445192944103, "tools can": 0.0014598095180784016, "it is possible": 0.0008710287733568822, "and behavioral": 0.0008221700716529339, "with custom tools": 0.0012603222596472051, "place and route": 0.002187988461801847, "in the xilinx": 0.0012603222596472051, "locating both": 0.0010938286999233322, "incorrectly designed clearly": 0.0012603222596472051, "in addition to": 0.0012812721254334516, "ability": 0.00039241058044562314, "but a necessary": 0.0012603222596472051, "this technique": 0.0003693997397771109, "to loading a": 0.0012603222596472051, "dynamic task within": 0.0012603222596472051, "typically flat seas": 0.0012603222596472051, "6 discusses": 0.0007369989002178327, "to retarget": 0.0021876573998466644, "such a way": 0.00043085799103041917, "into the dynamic": 0.0010939942309009234, "design philosophy": 0.0009273793629990234, "tools to access": 0.0012603222596472051, "designer can visualise": 0.0012603222596472051, "abstraction levels the": 0.0011553905383997493, "xc6200 architecture considerable": 0.0012603222596472051, "set can overwrite": 0.0012603222596472051, "the rpfds": 0.0011987628346523357, "in the original": 0.0012883594300247918, "the designer faces": 0.0012603222596472051, "xc6200 configuration": 0.0011987628346523357, "designs are": 0.0007604888942693442, "reconfigurable systems ctr": 0.0012603222596472051, "environments": 0.00022454988948261638, "the circuit without": 0.0012603222596472051, "circuit performance": 0.0009888396536561748, "routing as discussed": 0.0012603222596472051, "out many": 0.0009040000538791488, "isolation switch locations": 0.0012603222596472051, "in time tasks": 0.0012603222596472051, "masato": 0.0016994768828038037, "the time": 0.00014695393769598945, "ccm compilers": 0.0023975256693046713, "fdcs used on": 0.0012603222596472051, "be increased in": 0.0010504222238299598, "files the": 0.0014739978004356653, "be applied is": 0.0010939942309009234, "supporting cad": 0.0011987628346523357, "to support other": 0.0021008444476599197, "matches their sdf": 0.0012603222596472051, "unless the tools": 0.0012603222596472051, "bounding box must": 0.0012603222596472051, "describe how": 0.00042490151303468867, "xc6200 solution virtex": 0.0012603222596472051, "reconfiguration zone the": 0.0012603222596472051, "designs were represented": 0.0012603222596472051, "that standard": 0.0016443401433058678, "the information": 0.0002748515971712487, "be extensible": 0.0019100423087162702, "developed for": 0.0004074284782900614, "architecture user guide": 0.0012603222596472051, "sufficient": 4.5058160955491504e-05, "be estimated approximately": 0.0012603222596472051, "circuitry to be": 0.0012603222596472051, "port them": 0.0010938286999233322, "and subtractor": 0.0011987628346523357, "all require further": 0.0012603222596472051, "systems the target": 0.0012603222596472051, "to typing": 0.0009550211543581351, "routing conflict will": 0.0012603222596472051, "registers was": 0.0009550211543581351, "on these": 0.000679829210574369, "are designed to": 0.0006826361238675621, "will": -0.004816714543777351, "the process": 0.0009740886139713121, "accommodate its": 0.0010938286999233322, "components were all": 0.0012603222596472051, "many of the": 0.0008850732706060513, "correct system": 0.0009550211543581351, "industry standard tools": 0.0025206445192944103, "be made the": 0.0009889892964609049, "and device architectures": 0.0012603222596472051, "with dcstech": 0.0011987628346523357, "circuitry on part": 0.0012603222596472051, "system into": 0.0006775160109280062, "thus": -0.0006721984963571493, "does not require": 0.0004731322654154377, "reconfigurable constant complex": 0.0012603222596472051, "knowledge the majority": 0.0012603222596472051, "these overlying terminal": 0.0012603222596472051, "james irvine": 0.0011987628346523357, "combining the": 0.00044322698958175797, "this compromises design": 0.0012603222596472051, "if partial reconfiguration": 0.0012603222596472051, "mechanism exists to": 0.0012603222596472051, "produced one": 0.0010324233805955043, "is assumed": 0.00029293525163755517, "cross": 0.0002097268322420409, "exclusive for": 0.0011987628346523357, "configuration bitstream": 0.004375314799693329, "designs deals with": 0.0012603222596472051, "largest": 0.00010932547644646902, "this reason drl": 0.0012603222596472051, "and has": 0.00027439636305129095, "matches their": 0.0010324233805955043, "difficult": 1.5361031651955038e-05, "support for vhdl": 0.0012603222596472051, "included in the": 0.0014248742395239, "prevented partial circuits": 0.0012603222596472051, "task must meet": 0.0012603222596472051, "on future research": 0.0010939942309009234, "only be": 0.0003282427798223819, "are being produced": 0.0011553905383997493, "is capable": 0.0005393145949168167, "representation and": 0.0004730606763300367, "xilinx cad": 0.0011987628346523357, "complex product is": 0.0012603222596472051, "apparent therefore": 0.0011987628346523357, "to specify component": 0.0012603222596472051, "that overlaps": 0.0009040000538791488, "specify component": 0.0011987628346523357, "to multiply by": 0.0010939942309009234, "more complex": 0.00031060921929775524, "times 4": 0.0009040000538791488, "tools are aimed": 0.0012603222596472051, "techniques such": 0.0005255880520084362, "which builds": 0.0008353907119635158, "technique as generic": 0.0012603222596472051, "for example include": 0.0011553905383997493, "operation of": 0.0004409651821559365, "thereby reducing the": 0.000822294492063293, "domains fig": 0.0011987628346523357, "the conditions": 0.00035786712172884347, "possibly including deactivate": 0.0012603222596472051, "rapid": 0.0003183258932330117, "when dynamic reconfiguration": 0.0012603222596472051, "while each dynamic": 0.0012603222596472051, "produces a complete": 0.0011553905383997493, "capabilities": 0.0023038112148129845, "operate with other": 0.0012603222596472051, "dynamic intent of": 0.0012603222596472051, "therefore which": 0.0009040000538791488, "particular logic": 0.0010938286999233322, "with two dynamic": 0.0012603222596472051, "step to enable": 0.0012603222596472051, "new dynamic": 0.0019776793073123496, "however the virtex": 0.0012603222596472051, "use to build": 0.0012603222596472051, "dcstech now provides": 0.0012603222596472051, "the overall dynamic": 0.0012603222596472051, "however the exact": 0.0010504222238299598, "reserved area should": 0.0012603222596472051, "24 26 2002": 0.001016616933266297, "the product": 0.0007074478897850712, "design is structural": 0.0012603222596472051, "own the concept": 0.0012603222596472051, "altered during this": 0.0012603222596472051, "addition to": 0.0009868085627452014, "compilation ccm compilers": 0.0012603222596472051, "dependent functions other": 0.0025206445192944103, "exceed": 0.0005837969355525691, "because": -0.000951592862065557, "in this": 5.262974480671461e-06, "may not": 0.00021565220876143654, "within each dynamic": 0.0012603222596472051, "platforms": 0.0004101582721342417, "lot of": 0.00043435606243489287, "or part": 0.0005372802887837707, "use their own": 0.0010504222238299598, "18 part": 0.0011987628346523357, "provided including": 0.0011987628346523357, "run time reconfiguration": 0.002187988461801847, "dynasty uses the": 0.0012603222596472051, "set must reside": 0.0012603222596472051, "usual use": 0.0011987628346523357, "vhdl design": 0.0011987628346523357, "between the two": 0.00039189791853851044, "outputs p_real and": 0.0012603222596472051, "has to": 0.00048625555508141415, "partitioning any": 0.0011987628346523357, "hard copies": 0.0005498932938761612, "replacement to a": 0.0012603222596472051, "memory in": 0.0005313278013059496, "the drivers are": 0.0012603222596472051, "real a real": 0.0012603222596472051, "static circuits and": 0.0012603222596472051, "if these": 0.0005218722049992118, "apr the": 0.0035962885039570068, "environment another design": 0.0012603222596472051, "manner are": 0.0009888396536561748, "the synthesis tools": 0.0012603222596472051, "of advantages such": 0.0012603222596472051, "c compilation": 0.0010324233805955043, "changed either": 0.0011987628346523357, "information can only": 0.0010504222238299598, "allows the designer": 0.0019779785929218098, "only a": 0.0001843179663062328, "carried": 0.0001662045822493358, "column": 0.0002708696240339697, "than a lower": 0.0011553905383997493, "s operation": 0.0008221700716529339, "5 the constant": 0.0011553905383997493, "user guide": 0.0009273793629990234, "different coefficients are": 0.0012603222596472051, "be applied to": 0.0011166176171884036, "exact method used": 0.0012603222596472051, "own": 0.00020284617940274468, "the designer": 0.00879829270201858, "than one": 0.00023652546496150177, "system custom computing": 0.0012603222596472051, "and all dynamic": 0.0012603222596472051, "terminals is": 0.0011987628346523357, "one possible solution": 0.0009115386793221903, "2 and": 9.705121896818831e-05, "compilation ccm": 0.0011987628346523357, "research challenges posed": 0.0012603222596472051, "produced from the": 0.000871724678010146, "are produced": 0.0006104161958166735, "a circuit": 0.0005759816144303707, "must also be": 0.0005676997484703467, "productively at": 0.0011987628346523357, "was considered a": 0.0011553905383997493, "use of alternative": 0.0010939942309009234, "design of its": 0.0012603222596472051, "by altering the": 0.000871724678010146, "estimates of": 0.0004550165947520394, "second driver onto": 0.0025206445192944103, "a bounding": 0.0024665102149588015, "deactivate configurations jbits": 0.0012603222596472051, "to dynamic circuits": 0.0012603222596472051, "automated": 0.000506324621671034, "logic in the": 0.0008970785794624274, "the appropriate configurations": 0.0012603222596472051, "can reside on": 0.0011553905383997493, "principles behind": 0.0020648467611910086, "made": -0.0006619392340709345, "rloc constraints": 0.0011987628346523357, "provided that": 0.0003361501029596578, "has the": 0.000248615459235524, "example complex number": 0.0012603222596472051, "include processors": 0.0010938286999233322, "republish to": 0.0005255880520084362, "post on servers": 0.000588583301363476, "enable the application": 0.0010504222238299598, "the configuration control": 0.0012603222596472051, "by dcstech register": 0.0012603222596472051, "demonstrate": 0.0001053570085014768, "between successive": 0.000642335163058496, "reconfiguration interval to": 0.0012603222596472051, "multiplying the input": 0.0012603222596472051, "drl design ruby": 0.0012603222596472051, "is faced": 0.0009273793629990234, "produce partial": 0.0010938286999233322, "thus allow the": 0.0012603222596472051, "inadequacies this": 0.0011987628346523357, "abstraction at this": 0.0012603222596472051, "register as terminal": 0.0012603222596472051, "timing information associated": 0.0012603222596472051, "and routed subsections": 0.0012603222596472051, "as nimble": 0.0011987628346523357, "hardware acm": 0.0009273793629990234, "versions reconfiguration information": 0.0012603222596472051, "a prohibit constraint": 0.0012603222596472051, "the enhanced": 0.0006986409925743289, "closely associated with": 0.0010939942309009234, "design in": 0.0023143228384850333, "as summarized in": 0.0010504222238299598, "other": -0.011405607644991139, "components is usually": 0.0011553905383997493, "byte codes compilation": 0.0025206445192944103, "design s": 0.0009040000538791488, "dynamic tasks are": 0.0025206445192944103, "design is": 0.002244894909937288, "design it": 0.0007987355510232498, "and composition of": 0.0009656247980412257, "design abstractions such": 0.0012603222596472051, "digital or": 0.0005498932938761612, "and a subtractor": 0.0012603222596472051, "june": 4.4609952211205304e-05, "functionality while": 0.0009888396536561748, "the design methodology": 0.0010504222238299598, "must have ports": 0.0012603222596472051, "9 before the": 0.0012603222596472051, "generation which": 0.0009273793629990234, "single dynamic system": 0.0012603222596472051, "method of": 0.0002954383315989625, "of future work": 0.0007988564250473151, "real a imag": 0.0012603222596472051, "reserved a": 0.0010938286999233322, "from being placed": 0.0012603222596472051, "8 we": 0.0003739216070293479, "chaste a": 0.0011987628346523357, "tools 16": 0.0011987628346523357, "domain log": 0.0023975256693046713, "supported as the": 0.0012603222596472051, "set using": 0.0007103965637748345, "domain the cells": 0.0012603222596472051, "design 1": 0.0009888396536561748, "allow timing analysis": 0.0012603222596472051}