

================================================================
== Vivado HLS Report for 'SWU554'
================================================================
* Date:           Mon Sep  6 00:44:22 2021

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        ultranet
* Solution:       solution1
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.254 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-------+--------+---------+
    |  Latency (cycles) |  Latency (absolute)  |    Interval    | Pipeline|
    |   min   |   max   |    min    |    max   |  min  |   max  |   Type  |
    +---------+---------+-----------+----------+-------+--------+---------+
    |    12961|   308801| 64.805 us | 1.544 ms |  12961|  308801|   none  |
    +---------+---------+-----------+----------+-------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles) | Iteration |  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |   max   |  Latency  |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+---------+-----------+-----------+-----------+----------+----------+
        |- Loop 1     |    12960|   308800| 324 ~ 965 |          -|          -| 40 ~ 320 |    no    |
        | + Loop 1.1  |      320|      320|          2|          1|          1|       320|    yes   |
        | + Loop 1.2  |      640|      640|          2|          1|          1|       640|    yes   |
        +-------------+---------+---------+-----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+-----+
|         Name        | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+---------------------+---------+-------+---------+---------+-----+
|DSP                  |        -|      -|        -|        -|    -|
|Expression           |        -|      -|        0|     1117|    -|
|FIFO                 |        -|      -|        -|        -|    -|
|Instance             |        -|      -|        -|        -|    -|
|Memory               |        8|      -|        0|        0|    0|
|Multiplexer          |        -|      -|        -|      230|    -|
|Register             |        -|      -|      426|        -|    -|
+---------------------+---------+-------+---------+---------+-----+
|Total                |        8|      0|      426|     1347|    0|
+---------------------+---------+-------+---------+---------+-----+
|Available SLR        |     1344|   3008|   869120|   434560|  320|
+---------------------+---------+-------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+
|Available            |     4032|   9024|  2607360|  1303680|  960|
+---------------------+---------+-------+---------+---------+-----+
|Utilization (%)      |    ~0   |      0|    ~0   |    ~0   |    0|
+---------------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |      Memory     |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buffer_V_U  |SWU554_line_buffebek  |        8|  0|   0|    0|   640|  128|     1|        81920|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total            |                      |        8|  0|   0|    0|   640|  128|     1|        81920|
    +-----------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln39_fu_295_p2                |     +    |      0|  0|  32|          32|          32|
    |add_ln47_fu_338_p2                |     +    |      0|  0|  32|          32|           1|
    |add_ln68_fu_401_p2                |     +    |      0|  0|  32|          32|           1|
    |add_ln98_7_fu_506_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln98_8_fu_512_p2              |     +    |      0|  0|  32|          32|          32|
    |add_ln98_fu_500_p2                |     +    |      0|  0|  32|          32|          32|
    |i_fu_476_p2                       |     +    |      0|  0|  10|          10|           1|
    |line_buffer_pointer_5_fu_379_p2   |     +    |      0|  0|  32|          32|          11|
    |line_buffer_pointer_fu_368_p2     |     +    |      0|  0|  32|          32|          32|
    |pointer_3_fu_425_p2               |     +    |      0|  0|  32|          32|          10|
    |pointer_fu_414_p2                 |     +    |      0|  0|  32|          32|           9|
    |read_address_5_fu_529_p2          |     +    |      0|  0|  32|          11|          32|
    |read_address_fu_517_p2            |     +    |      0|  0|  32|          32|          32|
    |rep_fu_306_p2                     |     +    |      0|  0|  32|          32|           1|
    |s_fu_572_p2                       |     +    |      0|  0|  32|           1|          32|
    |w_fu_358_p2                       |     +    |      0|  0|   9|           9|           1|
    |x_fu_560_p2                       |     +    |      0|  0|  32|           1|          32|
    |y_fu_586_p2                       |     +    |      0|  0|  32|           1|          32|
    |and_ln110_fu_592_p2               |    and   |      0|  0|   2|           1|           1|
    |and_ln41_fu_324_p2                |    and   |      0|  0|   2|           1|           1|
    |and_ln88_fu_459_p2                |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_pp1_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state7_pp1_stage0_iter1  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln100_fu_523_p2              |   icmp   |      0|  0|  20|          32|          10|
    |icmp_ln108_fu_548_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln110_fu_554_p2              |   icmp   |      0|  0|  20|          32|           1|
    |icmp_ln112_fu_566_p2              |   icmp   |      0|  0|  20|          32|           8|
    |icmp_ln39_fu_301_p2               |   icmp   |      0|  0|  20|          32|          32|
    |icmp_ln41_fu_312_p2               |   icmp   |      0|  0|  20|          32|           8|
    |icmp_ln53_fu_352_p2               |   icmp   |      0|  0|  13|           9|           9|
    |icmp_ln59_fu_373_p2               |   icmp   |      0|  0|  20|          32|          10|
    |icmp_ln70_fu_419_p2               |   icmp   |      0|  0|  20|          32|          10|
    |icmp_ln88_fu_453_p2               |   icmp   |      0|  0|  20|          31|           1|
    |icmp_ln95_fu_470_p2               |   icmp   |      0|  0|  13|          10|          10|
    |ap_block_state1                   |    or    |      0|  0|   2|           1|           1|
    |or_ln70_fu_430_p2                 |    or    |      0|  0|   2|           1|           1|
    |h_fu_344_p3                       |  select  |      0|  0|  32|           1|           1|
    |line_buffer_pointer_6_fu_385_p3   |  select  |      0|  0|  32|           1|          32|
    |read_address_6_fu_535_p3          |  select  |      0|  0|  32|           1|          32|
    |s_15_fu_578_p3                    |  select  |      0|  0|  32|           1|           1|
    |s_17_fu_598_p3                    |  select  |      0|  0|  32|           1|          32|
    |select_ln108_fu_614_p3            |  select  |      0|  0|  32|           1|          32|
    |select_ln110_3_fu_622_p3          |  select  |      0|  0|  32|           1|           1|
    |select_ln110_fu_606_p3            |  select  |      0|  0|  32|           1|           1|
    |select_ln41_fu_330_p3             |  select  |      0|  0|  32|           1|           1|
    |select_ln70_fu_435_p3             |  select  |      0|  0|  32|           1|          32|
    |stride_3_fu_407_p3                |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_pp1                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    |ap_enable_reg_pp1_iter1           |    xor   |      0|  0|   2|           2|           1|
    |xor_ln41_fu_318_p2                |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|1117|         750|         638|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------+----+-----------+-----+-----------+
    |                Name                | LUT| Input Size| Bits| Total Bits|
    +------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                           |  38|          7|    1|          7|
    |ap_done                             |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1             |  15|          3|    1|          3|
    |ap_enable_reg_pp1_iter1             |  15|          3|    1|          3|
    |ap_phi_mux_w_0_i_i_i_phi_fu_226_p4  |   9|          2|    9|         18|
    |h_0_i_i_i_reg_200                   |   9|          2|   32|         64|
    |i_0_i_i_i_reg_267                   |   9|          2|   10|         20|
    |in_V_V_blk_n                        |   9|          2|    1|          2|
    |p_040_0_i_i_i_reg_178               |   9|          2|    1|          2|
    |pointer_0_i_i_i_reg_189             |   9|          2|   32|         64|
    |real_start                          |   9|          2|    1|          2|
    |rep_0_i_i_i_reg_211                 |   9|          2|   32|         64|
    |reps_blk_n                          |   9|          2|    1|          2|
    |reps_c_i_blk_n                      |   9|          2|    1|          2|
    |reps_out_blk_n                      |   9|          2|    1|          2|
    |s_16_reg_234                        |   9|          2|   32|         64|
    |stride_fu_110                       |   9|          2|   32|         64|
    |swu_out_V_V_blk_n                   |   9|          2|    1|          2|
    |w_0_i_i_i_reg_222                   |   9|          2|    9|         18|
    |x_0_i_i_i_reg_245                   |   9|          2|   32|         64|
    |y_0_i_i_i_reg_256                   |   9|          2|   32|         64|
    +------------------------------------+----+-----------+-----+-----------+
    |Total                               | 230|         49|  263|        533|
    +------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |add_ln39_reg_637         |  27|   0|   32|          5|
    |and_ln41_reg_656         |   1|   0|    1|          0|
    |and_ln88_reg_693         |   1|   0|    1|          0|
    |ap_CS_fsm                |   6|   0|    6|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp1_iter1  |   1|   0|    1|          0|
    |h_0_i_i_i_reg_200        |  32|   0|   32|          0|
    |h_reg_668                |  32|   0|   32|          0|
    |i_0_i_i_i_reg_267        |  10|   0|   10|          0|
    |icmp_ln41_reg_651        |   1|   0|    1|          0|
    |icmp_ln53_reg_673        |   1|   0|    1|          0|
    |icmp_ln95_reg_697        |   1|   0|    1|          0|
    |or_ln70_reg_682          |   1|   0|    1|          0|
    |p_040_0_i_i_i_reg_178    |   1|   0|    1|          0|
    |pointer_0_i_i_i_reg_189  |  32|   0|   32|          0|
    |rep_0_i_i_i_reg_211      |  32|   0|   32|          0|
    |rep_reg_646              |  32|   0|   32|          0|
    |s_16_reg_234             |  32|   0|   32|          0|
    |select_ln41_reg_661      |  32|   0|   32|          0|
    |select_ln70_reg_687      |  32|   0|   32|          0|
    |start_once_reg           |   1|   0|    1|          0|
    |stride_fu_110            |  32|   0|   32|          0|
    |w_0_i_i_i_reg_222        |   9|   0|    9|          0|
    |w_reg_677                |   9|   0|    9|          0|
    |x_0_i_i_i_reg_245        |  32|   0|   32|          0|
    |y_0_i_i_i_reg_256        |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 426|   0|  431|          5|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |  in |    1| ap_ctrl_hs |    SWU554    | return value |
|ap_rst              |  in |    1| ap_ctrl_hs |    SWU554    | return value |
|ap_start            |  in |    1| ap_ctrl_hs |    SWU554    | return value |
|start_full_n        |  in |    1| ap_ctrl_hs |    SWU554    | return value |
|ap_done             | out |    1| ap_ctrl_hs |    SWU554    | return value |
|ap_continue         |  in |    1| ap_ctrl_hs |    SWU554    | return value |
|ap_idle             | out |    1| ap_ctrl_hs |    SWU554    | return value |
|ap_ready            | out |    1| ap_ctrl_hs |    SWU554    | return value |
|start_out           | out |    1| ap_ctrl_hs |    SWU554    | return value |
|start_write         | out |    1| ap_ctrl_hs |    SWU554    | return value |
|reps_dout           |  in |   32|   ap_fifo  |     reps     |    pointer   |
|reps_empty_n        |  in |    1|   ap_fifo  |     reps     |    pointer   |
|reps_read           | out |    1|   ap_fifo  |     reps     |    pointer   |
|reps_out_din        | out |   32|   ap_fifo  |   reps_out   |    pointer   |
|reps_out_full_n     |  in |    1|   ap_fifo  |   reps_out   |    pointer   |
|reps_out_write      | out |    1|   ap_fifo  |   reps_out   |    pointer   |
|in_V_V_dout         |  in |  128|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_empty_n      |  in |    1|   ap_fifo  |    in_V_V    |    pointer   |
|in_V_V_read         | out |    1|   ap_fifo  |    in_V_V    |    pointer   |
|swu_out_V_V_din     | out |  128|   ap_fifo  |  swu_out_V_V |    pointer   |
|swu_out_V_V_full_n  |  in |    1|   ap_fifo  |  swu_out_V_V |    pointer   |
|swu_out_V_V_write   | out |    1|   ap_fifo  |  swu_out_V_V |    pointer   |
|reps_c_i_din        | out |   32|   ap_fifo  |   reps_c_i   |    pointer   |
|reps_c_i_full_n     |  in |    1|   ap_fifo  |   reps_c_i   |    pointer   |
|reps_c_i_write      | out |    1|   ap_fifo  |   reps_c_i   |    pointer   |
+--------------------+-----+-----+------------+--------------+--------------+

