module victory (Clock, Reset, L, R, MostLeft, MostRight, display);
	input logic Clock, Reset;
	// L is true when left key is pressed, R is true when the right key
	// is pressed, NL is true when the light on the left is on, and NR
	// is true when the light on the right is on.
	input logic L, R, MostLeft, MostRight;
	// when lightOn is true, the center light should be on.
	logic ns;
	output logic[6:0] display;
	// Your code goes here!!
	always_comb
		case(display)
			7'b1111111: if (MostLeft & L & ~R) ns = 7'b1111001;
					else if (MostRight & ~L & R) ns = 7'b0100100;
					else ns = 7'b1111111
			7'b1111001: ns = 7'b0100100;
			7'b0100100: ns = 7'b0100100;
		endcase	
	
		
	always_ff @(posedge Clock)
		if (Reset)
			display <= 7'b1111111;
		else
			display <= ns;
endmodule