{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd " "Source file: /u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1492359630951 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1492359630951 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd " "Source file: /u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1492359631011 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1492359631011 ""}
{ "Info" "IFLOW_SR_FILE_CHANGED_BASE" "" "Detected changes in source files." { { "Info" "IFLOW_SR_FILE_CHANGED" "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd " "Source file: /u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd has changed." {  } {  } 0 293027 "Source file: %1!s! has changed." 0 0 "Design Software" 0 -1 1492359631062 ""}  } {  } 0 293032 "Detected changes in source files." 0 0 "Design Software" 0 -1 1492359631062 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492359632672 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492359632674 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 12:20:32 2017 " "Processing started: Sun Apr 16 12:20:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492359632674 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359632674 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_basic -c vga_basic " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_basic -c vga_basic" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359632674 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1492359633818 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1492359633819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Racquetball.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Racquetball.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Racquetball-DE1_SoC_MTL2 " "Found design unit 1: Racquetball-DE1_SoC_MTL2" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647017 ""} { "Info" "ISGN_ENTITY_NAME" "1 Racquetball " "Found entity 1: Racquetball" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_sprite.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_sprite.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_sprite-DE1_SoC " "Found design unit 1: vga_sprite-DE1_SoC" {  } { { "vga_sprite.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/vga_sprite.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647019 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_sprite " "Found entity 1: vga_sprite" {  } { { "vga_sprite.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/vga_sprite.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA_Animation.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGA_Animation.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGA_Animation-DE1_SoC_MTL2 " "Found design unit 1: VGA_Animation-DE1_SoC_MTL2" {  } { { "VGA_Animation.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/VGA_Animation.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647021 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGA_Animation " "Found entity 1: VGA_Animation" {  } { { "VGA_Animation.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/VGA_Animation.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647021 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "INT_n int_n i2c_touch_config.v(36) " "Verilog HDL Declaration information at i2c_touch_config.v(36): object \"INT_n\" differs only in case from object \"int_n\" in the same scope" {  } { { "i2c_touch_config.v" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/i2c_touch_config.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1492359647023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "i2c_touch_config.v 3 3 " "Found 3 design units, including 3 entities, in source file i2c_touch_config.v" { { "Info" "ISGN_ENTITY_NAME" "1 i2c_touch_config " "Found entity 1: i2c_touch_config" {  } { { "i2c_touch_config.v" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/i2c_touch_config.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647025 ""} { "Info" "ISGN_ENTITY_NAME" "2 i2c_master_byte_ctrl " "Found entity 2: i2c_master_byte_ctrl" {  } { { "i2c_touch_config.v" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/i2c_touch_config.v" 360 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647025 ""} { "Info" "ISGN_ENTITY_NAME" "3 i2c_master_bit_ctrl " "Found entity 3: i2c_master_bit_ctrl" {  } { { "i2c_touch_config.v" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/i2c_touch_config.v" 640 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGAPLL.vhd 2 1 " "Found 2 design units, including 1 entities, in source file VGAPLL.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 VGAPLL-rtl " "Found design unit 1: VGAPLL-rtl" {  } { { "VGAPLL.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/VGAPLL.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647027 ""} { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL " "Found entity 1: VGAPLL" {  } { { "VGAPLL.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/VGAPLL.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647027 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647027 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGAPLL/VGAPLL_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file VGAPLL/VGAPLL_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGAPLL_0002 " "Found entity 1: VGAPLL_0002" {  } { { "VGAPLL/VGAPLL_0002.v" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/VGAPLL/VGAPLL_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vram-SYN " "Found design unit 1: vram-SYN" {  } { { "vram.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/vram.vhd" 60 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647030 ""} { "Info" "ISGN_ENTITY_NAME" "1 vram " "Found entity 1: vram" {  } { { "vram.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/vram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647030 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647030 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sevenseg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sevenseg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sevenseg-modified " "Found design unit 1: sevenseg-modified" {  } { { "sevenseg.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/sevenseg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647032 ""} { "Info" "ISGN_ENTITY_NAME" "1 sevenseg " "Found entity 1: sevenseg" {  } { { "sevenseg.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/sevenseg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vrom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vrom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vrom-SYN " "Found design unit 1: vrom-SYN" {  } { { "vrom.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/vrom.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647033 ""} { "Info" "ISGN_ENTITY_NAME" "1 vrom " "Found entity 1: vrom" {  } { { "vrom.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/vrom.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1492359647033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647033 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Racquetball " "Elaborating entity \"Racquetball\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492359647429 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "go Racquetball.vhd(45) " "Verilog HDL or VHDL warning at Racquetball.vhd(45): object \"go\" assigned a value but never read" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 45 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1492359647433 "|Racquetball"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "p1_dir Racquetball.vhd(226) " "VHDL Process Statement warning at Racquetball.vhd(226): inferring latch(es) for signal or variable \"p1_dir\", which holds its previous value in one or more paths through the process" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 226 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1492359647448 "|Racquetball"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[29\] Racquetball.vhd(11) " "Using initial value X (don't care) for net \"GPIO_1\[29\]\" at Racquetball.vhd(11)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647453 "|Racquetball"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[17..16\] Racquetball.vhd(11) " "Using initial value X (don't care) for net \"GPIO_1\[17..16\]\" at Racquetball.vhd(11)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647454 "|Racquetball"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[2\] Racquetball.vhd(11) " "Using initial value X (don't care) for net \"GPIO_1\[2\]\" at Racquetball.vhd(11)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647454 "|Racquetball"}
{ "Warning" "WVRFX_VDB_USING_X_INITIAL_VALUE" "GPIO_1\[0\] Racquetball.vhd(11) " "Using initial value X (don't care) for net \"GPIO_1\[0\]\" at Racquetball.vhd(11)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 11 0 0 } }  } 0 10873 "Using initial value X (don't care) for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647454 "|Racquetball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_dir.p1_left Racquetball.vhd(226) " "Inferred latch for \"p1_dir.p1_left\" at Racquetball.vhd(226)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647461 "|Racquetball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_dir.p1_right Racquetball.vhd(226) " "Inferred latch for \"p1_dir.p1_right\" at Racquetball.vhd(226)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647461 "|Racquetball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_dir.p1_down Racquetball.vhd(226) " "Inferred latch for \"p1_dir.p1_down\" at Racquetball.vhd(226)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647461 "|Racquetball"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "p1_dir.p1_up Racquetball.vhd(226) " "Inferred latch for \"p1_dir.p1_up\" at Racquetball.vhd(226)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 226 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647462 "|Racquetball"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "p1_dir.p1_up Racquetball.vhd(226) " "Can't resolve multiple constant drivers for net \"p1_dir.p1_up\" at Racquetball.vhd(226)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 226 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647476 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "Racquetball.vhd(154) " "Constant driver at Racquetball.vhd(154)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 154 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "p1_dir.p1_down Racquetball.vhd(226) " "Can't resolve multiple constant drivers for net \"p1_dir.p1_down\" at Racquetball.vhd(226)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 226 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "p1_dir.p1_right Racquetball.vhd(226) " "Can't resolve multiple constant drivers for net \"p1_dir.p1_right\" at Racquetball.vhd(226)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 226 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647476 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "p1_dir.p1_left Racquetball.vhd(226) " "Can't resolve multiple constant drivers for net \"p1_dir.p1_left\" at Racquetball.vhd(226)" {  } { { "Racquetball.vhd" "" { Text "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/Racquetball.vhd" 226 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647476 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1492359647479 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/output_files/vga_basic.map.smsg " "Generated suppressed messages file /u/ugrads/njohnson/Documents/ELE 301/ELE_301_Final_Project/output_files/vga_basic.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647565 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "1293 " "Peak virtual memory: 1293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492359647680 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Apr 16 12:20:47 2017 " "Processing ended: Sun Apr 16 12:20:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492359647680 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492359647680 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:27 " "Total CPU time (on all processors): 00:00:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492359647680 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647680 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1492359647823 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492359687993 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492359687995 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 12:21:27 2017 " "Processing started: Sun Apr 16 12:21:27 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492359687995 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1492359687995 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp vga_basic -c vga_basic --netlist_type=sgate " "Command: quartus_npp vga_basic -c vga_basic --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1492359687995 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1492359688168 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1084 " "Peak virtual memory: 1084 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492359688348 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 12:21:28 2017 " "Processing ended: Sun Apr 16 12:21:28 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492359688348 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492359688348 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492359688348 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1492359688348 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1492359689314 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1492359689315 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 16 12:21:29 2017 " "Processing started: Sun Apr 16 12:21:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1492359689315 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1492359689315 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp vga_basic -c vga_basic --netlist_type=sm_process " "Command: quartus_npp vga_basic -c vga_basic --netlist_type=sm_process" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1492359689315 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1492359689481 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1083 " "Peak virtual memory: 1083 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1492359709663 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 16 12:21:49 2017 " "Processing ended: Sun Apr 16 12:21:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1492359709663 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1492359709663 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1492359709663 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1492359709663 ""}
