// Seed: 846128476
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  output wire id_1;
  assign id_2 = 1'h0;
  assign id_2 = 1'b0;
  wire id_3;
  module_2 modCall_1 (
      id_3,
      id_3
  );
  assign module_1.type_6 = 0;
  wire id_4;
  always @*;
endmodule
module module_1 (
    output supply1 id_0,
    input  supply1 id_1,
    input  supply0 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
module module_2 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  wire id_3;
endmodule
module module_3 ();
  wire  id_1  ,  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ;
  wire id_35;
  assign module_4.type_5 = 0;
endmodule
module module_4 (
    output uwire id_0,
    input logic id_1,
    input logic id_2,
    input tri1 id_3,
    input logic id_4,
    output tri id_5,
    input tri id_6,
    output supply0 id_7,
    input supply0 id_8,
    input logic id_9,
    input supply1 id_10,
    input supply1 id_11,
    output wor id_12,
    output tri0 id_13,
    input supply1 id_14
);
  always_latch @(negedge "") begin : LABEL_0
    {id_9 | 1 == id_6, 1, !id_4, id_1, {1, id_4, id_2, id_9}, 1} <= 1;
  end
  xnor primCall (id_0, id_1, id_10, id_11, id_14, id_2, id_3, id_4, id_6, id_8, id_9);
  module_3 modCall_1 ();
endmodule
