// CPU address space
pub const WRAM_END_1FFF: u16 = 0x1FFF;
pub const PPU_REG_START_2000: u16 = 0x2000;
pub const PPUCTRL_2000: u16 = 0x2000;
pub const PPUMASK_2001: u16 = 0x2001;
pub const PPUSTATUS_2002: u16 = 0x2002;
pub const OAMADDR_2003: u16 = 0x2003;
pub const OAMDATA_2004: u16 = 0x2004;
pub const PPUSCROLL_2005: u16 = 0x2005;
pub const PPUADDR_2006: u16 = 0x2006;
pub const PPUDATA_2007: u16 = 0x2007;
pub const PPU_REG_END_3FFF: u16 = 0x3FFF;
pub const OPEN_BUS_4000: u16 = 0x4000;
pub const APU_REG_START_4000: u16 = 0x4000;
pub const PULSE_1_REG_1: u16 = 0x4000;
pub const PULSE_1_REG_2: u16 = 0x4001;
pub const PULSE_1_REG_3: u16 = 0x4002;
pub const PULSE_1_REG_4: u16 = 0x4003;
pub const PULSE_2_REG_1: u16 = 0x4004;
pub const PULSE_2_REG_2: u16 = 0x4005;
pub const PULSE_2_REG_3: u16 = 0x4006;
pub const PULSE_2_REG_4: u16 = 0x4007;
pub const TRIANGLE_REG_1: u16 = 0x4008;
pub const TRIANGLE_REG_2: u16 = 0x400A;
pub const TRIANGLE_REG_3: u16 = 0x400B;
pub const NOISE_REG_1: u16 = 0x400C;
pub const NOISE_REG_2: u16 = 0x400E;
pub const NOISE_REG_3: u16 = 0x400F;
pub const SAMPLE_REG_1: u16 = 0x4010;
pub const SAMPLE_REG_2: u16 = 0x4011;
pub const SAMPLE_REG_3: u16 = 0x4012;
pub const SAMPLE_REG_4: u16 = 0x4013;
pub const APU_REG_END_4013: u16 = 0x4013;
pub const OPEN_BUS_4014: u16 = 0x4014;
pub const OAMDMA_4014: u16 = 0x4014;
pub const APU_STATUS_4015: u16 = 0x4015;
pub const CON_1_4016: u16 = 0x4016;
pub const CON_2_4017: u16 = 0x4017;
pub const CON_2_AND_APU_FRAME_COUNTER_4017: u16 = 0x4017;
pub const OPEN_BUS_4018: u16 = 0x4018;
pub const OPEN_BUS_5FFF: u16 = 0x5FFF;
pub const PRG_RAM_START_6000: u16 = 0x6000;
pub const PRG_RAM_END_7FFF: u16 = 0x7FFF;
pub const PRG_ROM_START_8000: u16 = 0x8000;

// PPU address space
pub const PATTERN_TABLE_END_1FFF: u16 = 0x1FFF;
pub const VRAM_START_2000: u16 = 0x2000;
pub const VRAM_END_3EFF: u16 = 0x3EFF;
pub const PALETTE_RAM_START_3F00: u16 = 0x3F00;
pub const PALETTE_RAM_END_3FFF: u16 = 0x3FFF;
