Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Fri May 31 20:37:58 2024
| Host         : sebastian-MAX-L5 running 64-bit Linux Mint 20.3
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file Top_timing_summary_routed.rpt -pb Top_timing_summary_routed.pb -rpx Top_timing_summary_routed.rpx -warn_on_violation
| Design       : Top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-14  Critical Warning  LUT on the clock tree          1           
TIMING-17  Critical Warning  Non-clocked sequential cell    118         
TIMING-16  Warning           Large setup violation          359         
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (118)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (234)
5. checking no_input_delay (2)
6. checking no_output_delay (20)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (118)
--------------------------
 There are 68 register/latch pins with no clock driven by root clock pin: baud_gen/tick_reg[0]/Q (HIGH)

 There are 50 register/latch pins with no clock driven by root clock pin: receptor/recibido_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (234)
--------------------------------------------------
 There are 234 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (20)
--------------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.985    -1300.923                   1064                 2998        0.147        0.000                      0                 2998        4.500        0.000                       0                  1695  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -3.985    -1300.923                   1064                 2998        0.147        0.000                      0                 2998        4.500        0.000                       0                  1695  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         1064  Failing Endpoints,  Worst Slack       -3.985ns,  Total Violation    -1300.923ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.985ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[18]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 2.573ns (30.322%)  route 5.912ns (69.678%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 10.257 - 5.000 ) 
    Source Clock Delay      (SCD):    5.842ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.030     3.489    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.613 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.179    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.275 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.567     5.842    ex/i_clk
    SLICE_X46Y6          FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     6.360 r  ex/rs_tmp_reg[2]/Q
                         net (fo=24, routed)          1.185     7.545    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X44Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.669 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.669    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.201 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.201    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.315    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.543 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.746     9.289    ex/alu/resultado1
    SLICE_X45Y12         LUT6 (Prop_lut6_I2_O)        0.313     9.602 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.311     9.912    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.036 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=99, routed)          0.506    10.542    ex/o_ins_type[7]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.666 f  ex/o_res_inferred__1_i_34/O
                         net (fo=11, routed)          0.372    11.038    ex/o_res_inferred__1_i_34_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=2, routed)           0.472    11.634    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.758 r  dtu/o_stall_inferred_i_5_comp/O
                         net (fo=1, routed)           0.820    12.577    dtu/o_stall_inferred_i_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.701 f  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.502    13.204    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.328 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=145, routed)         1.000    14.328    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X49Y10         FDRE                                         r  latch_idex/direccion_tmp_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.449    10.257    latch_idex/i_clk
    SLICE_X49Y10         FDRE                                         r  latch_idex/direccion_tmp_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.547    10.804    
                         clock uncertainty           -0.035    10.769    
    SLICE_X49Y10         FDRE (Setup_fdre_C_R)       -0.426    10.343    latch_idex/direccion_tmp_reg[18]
  -------------------------------------------------------------------
                         required time                         10.343    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                 -3.985    

Slack (VIOLATED) :        -3.985ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/direccion_tmp_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 2.573ns (30.322%)  route 5.912ns (69.678%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 10.257 - 5.000 ) 
    Source Clock Delay      (SCD):    5.842ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.030     3.489    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.613 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.179    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.275 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.567     5.842    ex/i_clk
    SLICE_X46Y6          FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     6.360 r  ex/rs_tmp_reg[2]/Q
                         net (fo=24, routed)          1.185     7.545    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X44Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.669 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.669    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.201 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.201    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.315    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.543 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.746     9.289    ex/alu/resultado1
    SLICE_X45Y12         LUT6 (Prop_lut6_I2_O)        0.313     9.602 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.311     9.912    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.036 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=99, routed)          0.506    10.542    ex/o_ins_type[7]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.666 f  ex/o_res_inferred__1_i_34/O
                         net (fo=11, routed)          0.372    11.038    ex/o_res_inferred__1_i_34_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=2, routed)           0.472    11.634    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.758 r  dtu/o_stall_inferred_i_5_comp/O
                         net (fo=1, routed)           0.820    12.577    dtu/o_stall_inferred_i_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.701 f  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.502    13.204    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.328 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=145, routed)         1.000    14.328    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X49Y10         FDRE                                         r  latch_idex/direccion_tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.449    10.257    latch_idex/i_clk
    SLICE_X49Y10         FDRE                                         r  latch_idex/direccion_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.547    10.804    
                         clock uncertainty           -0.035    10.769    
    SLICE_X49Y10         FDRE (Setup_fdre_C_R)       -0.426    10.343    latch_idex/direccion_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.343    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                 -3.985    

Slack (VIOLATED) :        -3.985ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/inmediato_tmp_reg[0]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 2.573ns (30.322%)  route 5.912ns (69.678%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 10.257 - 5.000 ) 
    Source Clock Delay      (SCD):    5.842ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.030     3.489    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.613 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.179    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.275 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.567     5.842    ex/i_clk
    SLICE_X46Y6          FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     6.360 r  ex/rs_tmp_reg[2]/Q
                         net (fo=24, routed)          1.185     7.545    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X44Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.669 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.669    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.201 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.201    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.315    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.543 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.746     9.289    ex/alu/resultado1
    SLICE_X45Y12         LUT6 (Prop_lut6_I2_O)        0.313     9.602 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.311     9.912    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.036 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=99, routed)          0.506    10.542    ex/o_ins_type[7]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.666 f  ex/o_res_inferred__1_i_34/O
                         net (fo=11, routed)          0.372    11.038    ex/o_res_inferred__1_i_34_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=2, routed)           0.472    11.634    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.758 r  dtu/o_stall_inferred_i_5_comp/O
                         net (fo=1, routed)           0.820    12.577    dtu/o_stall_inferred_i_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.701 f  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.502    13.204    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.328 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=145, routed)         1.000    14.328    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X49Y10         FDRE                                         r  latch_idex/inmediato_tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.449    10.257    latch_idex/i_clk
    SLICE_X49Y10         FDRE                                         r  latch_idex/inmediato_tmp_reg[0]/C  (IS_INVERTED)
                         clock pessimism              0.547    10.804    
                         clock uncertainty           -0.035    10.769    
    SLICE_X49Y10         FDRE (Setup_fdre_C_R)       -0.426    10.343    latch_idex/inmediato_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         10.343    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                 -3.985    

Slack (VIOLATED) :        -3.985ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 2.573ns (30.322%)  route 5.912ns (69.678%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 10.257 - 5.000 ) 
    Source Clock Delay      (SCD):    5.842ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.030     3.489    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.613 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.179    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.275 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.567     5.842    ex/i_clk
    SLICE_X46Y6          FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     6.360 r  ex/rs_tmp_reg[2]/Q
                         net (fo=24, routed)          1.185     7.545    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X44Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.669 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.669    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.201 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.201    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.315    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.543 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.746     9.289    ex/alu/resultado1
    SLICE_X45Y12         LUT6 (Prop_lut6_I2_O)        0.313     9.602 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.311     9.912    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.036 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=99, routed)          0.506    10.542    ex/o_ins_type[7]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.666 f  ex/o_res_inferred__1_i_34/O
                         net (fo=11, routed)          0.372    11.038    ex/o_res_inferred__1_i_34_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=2, routed)           0.472    11.634    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.758 r  dtu/o_stall_inferred_i_5_comp/O
                         net (fo=1, routed)           0.820    12.577    dtu/o_stall_inferred_i_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.701 f  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.502    13.204    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.328 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=145, routed)         1.000    14.328    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X49Y10         FDRE                                         r  latch_idex/rs_tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.449    10.257    latch_idex/i_clk
    SLICE_X49Y10         FDRE                                         r  latch_idex/rs_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.547    10.804    
                         clock uncertainty           -0.035    10.769    
    SLICE_X49Y10         FDRE (Setup_fdre_C_R)       -0.426    10.343    latch_idex/rs_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.343    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                 -3.985    

Slack (VIOLATED) :        -3.985ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rs_tmp_reg[6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.485ns  (logic 2.573ns (30.322%)  route 5.912ns (69.678%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.257ns = ( 10.257 - 5.000 ) 
    Source Clock Delay      (SCD):    5.842ns
    Clock Pessimism Removal (CPR):    0.547ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.030     3.489    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.613 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.179    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.275 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.567     5.842    ex/i_clk
    SLICE_X46Y6          FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     6.360 r  ex/rs_tmp_reg[2]/Q
                         net (fo=24, routed)          1.185     7.545    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X44Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.669 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.669    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.201 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.201    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.315    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.543 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.746     9.289    ex/alu/resultado1
    SLICE_X45Y12         LUT6 (Prop_lut6_I2_O)        0.313     9.602 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.311     9.912    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.036 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=99, routed)          0.506    10.542    ex/o_ins_type[7]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.666 f  ex/o_res_inferred__1_i_34/O
                         net (fo=11, routed)          0.372    11.038    ex/o_res_inferred__1_i_34_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=2, routed)           0.472    11.634    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.758 r  dtu/o_stall_inferred_i_5_comp/O
                         net (fo=1, routed)           0.820    12.577    dtu/o_stall_inferred_i_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.701 f  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.502    13.204    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.328 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=145, routed)         1.000    14.328    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X49Y10         FDRE                                         r  latch_idex/rs_tmp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.449    10.257    latch_idex/i_clk
    SLICE_X49Y10         FDRE                                         r  latch_idex/rs_tmp_reg[6]/C  (IS_INVERTED)
                         clock pessimism              0.547    10.804    
                         clock uncertainty           -0.035    10.769    
    SLICE_X49Y10         FDRE (Setup_fdre_C_R)       -0.426    10.343    latch_idex/rs_tmp_reg[6]
  -------------------------------------------------------------------
                         required time                         10.343    
                         arrival time                         -14.328    
  -------------------------------------------------------------------
                         slack                                 -3.985    

Slack (VIOLATED) :        -3.979ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rd_dir_tmp_reg[4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 2.573ns (30.658%)  route 5.820ns (69.342%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 10.249 - 5.000 ) 
    Source Clock Delay      (SCD):    5.842ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.030     3.489    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.613 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.179    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.275 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.567     5.842    ex/i_clk
    SLICE_X46Y6          FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     6.360 r  ex/rs_tmp_reg[2]/Q
                         net (fo=24, routed)          1.185     7.545    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X44Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.669 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.669    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.201 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.201    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.315    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.543 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.746     9.289    ex/alu/resultado1
    SLICE_X45Y12         LUT6 (Prop_lut6_I2_O)        0.313     9.602 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.311     9.912    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.036 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=99, routed)          0.506    10.542    ex/o_ins_type[7]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.666 f  ex/o_res_inferred__1_i_34/O
                         net (fo=11, routed)          0.372    11.038    ex/o_res_inferred__1_i_34_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=2, routed)           0.472    11.634    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.758 r  dtu/o_stall_inferred_i_5_comp/O
                         net (fo=1, routed)           0.820    12.577    dtu/o_stall_inferred_i_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.701 f  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.502    13.204    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.328 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=145, routed)         0.907    14.235    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  latch_idex/rd_dir_tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.441    10.249    latch_idex/i_clk
    SLICE_X46Y16         FDRE                                         r  latch_idex/rd_dir_tmp_reg[4]/C  (IS_INVERTED)
                         clock pessimism              0.561    10.810    
                         clock uncertainty           -0.035    10.775    
    SLICE_X46Y16         FDRE (Setup_fdre_C_R)       -0.519    10.256    latch_idex/rd_dir_tmp_reg[4]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                 -3.979    

Slack (VIOLATED) :        -3.979ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 2.573ns (30.658%)  route 5.820ns (69.342%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 10.249 - 5.000 ) 
    Source Clock Delay      (SCD):    5.842ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.030     3.489    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.613 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.179    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.275 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.567     5.842    ex/i_clk
    SLICE_X46Y6          FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     6.360 r  ex/rs_tmp_reg[2]/Q
                         net (fo=24, routed)          1.185     7.545    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X44Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.669 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.669    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.201 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.201    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.315    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.543 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.746     9.289    ex/alu/resultado1
    SLICE_X45Y12         LUT6 (Prop_lut6_I2_O)        0.313     9.602 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.311     9.912    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.036 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=99, routed)          0.506    10.542    ex/o_ins_type[7]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.666 f  ex/o_res_inferred__1_i_34/O
                         net (fo=11, routed)          0.372    11.038    ex/o_res_inferred__1_i_34_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=2, routed)           0.472    11.634    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.758 r  dtu/o_stall_inferred_i_5_comp/O
                         net (fo=1, routed)           0.820    12.577    dtu/o_stall_inferred_i_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.701 f  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.502    13.204    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.328 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=145, routed)         0.907    14.235    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  latch_idex/rt_tmp_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.441    10.249    latch_idex/i_clk
    SLICE_X46Y16         FDRE                                         r  latch_idex/rt_tmp_reg[1]/C  (IS_INVERTED)
                         clock pessimism              0.561    10.810    
                         clock uncertainty           -0.035    10.775    
    SLICE_X46Y16         FDRE (Setup_fdre_C_R)       -0.519    10.256    latch_idex/rt_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                 -3.979    

Slack (VIOLATED) :        -3.979ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 2.573ns (30.658%)  route 5.820ns (69.342%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 10.249 - 5.000 ) 
    Source Clock Delay      (SCD):    5.842ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.030     3.489    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.613 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.179    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.275 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.567     5.842    ex/i_clk
    SLICE_X46Y6          FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     6.360 r  ex/rs_tmp_reg[2]/Q
                         net (fo=24, routed)          1.185     7.545    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X44Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.669 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.669    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.201 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.201    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.315    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.543 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.746     9.289    ex/alu/resultado1
    SLICE_X45Y12         LUT6 (Prop_lut6_I2_O)        0.313     9.602 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.311     9.912    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.036 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=99, routed)          0.506    10.542    ex/o_ins_type[7]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.666 f  ex/o_res_inferred__1_i_34/O
                         net (fo=11, routed)          0.372    11.038    ex/o_res_inferred__1_i_34_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=2, routed)           0.472    11.634    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.758 r  dtu/o_stall_inferred_i_5_comp/O
                         net (fo=1, routed)           0.820    12.577    dtu/o_stall_inferred_i_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.701 f  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.502    13.204    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.328 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=145, routed)         0.907    14.235    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  latch_idex/rt_tmp_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.441    10.249    latch_idex/i_clk
    SLICE_X46Y16         FDRE                                         r  latch_idex/rt_tmp_reg[2]/C  (IS_INVERTED)
                         clock pessimism              0.561    10.810    
                         clock uncertainty           -0.035    10.775    
    SLICE_X46Y16         FDRE (Setup_fdre_C_R)       -0.519    10.256    latch_idex/rt_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                 -3.979    

Slack (VIOLATED) :        -3.979ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[3]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 2.573ns (30.658%)  route 5.820ns (69.342%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 10.249 - 5.000 ) 
    Source Clock Delay      (SCD):    5.842ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.030     3.489    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.613 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.179    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.275 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.567     5.842    ex/i_clk
    SLICE_X46Y6          FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     6.360 r  ex/rs_tmp_reg[2]/Q
                         net (fo=24, routed)          1.185     7.545    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X44Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.669 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.669    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.201 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.201    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.315    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.543 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.746     9.289    ex/alu/resultado1
    SLICE_X45Y12         LUT6 (Prop_lut6_I2_O)        0.313     9.602 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.311     9.912    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.036 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=99, routed)          0.506    10.542    ex/o_ins_type[7]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.666 f  ex/o_res_inferred__1_i_34/O
                         net (fo=11, routed)          0.372    11.038    ex/o_res_inferred__1_i_34_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=2, routed)           0.472    11.634    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.758 r  dtu/o_stall_inferred_i_5_comp/O
                         net (fo=1, routed)           0.820    12.577    dtu/o_stall_inferred_i_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.701 f  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.502    13.204    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.328 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=145, routed)         0.907    14.235    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  latch_idex/rt_tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.441    10.249    latch_idex/i_clk
    SLICE_X46Y16         FDRE                                         r  latch_idex/rt_tmp_reg[3]/C  (IS_INVERTED)
                         clock pessimism              0.561    10.810    
                         clock uncertainty           -0.035    10.775    
    SLICE_X46Y16         FDRE (Setup_fdre_C_R)       -0.519    10.256    latch_idex/rt_tmp_reg[3]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                 -3.979    

Slack (VIOLATED) :        -3.979ns  (required time - arrival time)
  Source:                 ex/rs_tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            latch_idex/rt_tmp_reg[8]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.393ns  (logic 2.573ns (30.658%)  route 5.820ns (69.342%))
  Logic Levels:           11  (CARRY4=3 LUT2=2 LUT6=6)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.249ns = ( 10.249 - 5.000 ) 
    Source Clock Delay      (SCD):    5.842ns
    Clock Pessimism Removal (CPR):    0.561ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           2.030     3.489    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.124     3.613 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.566     4.179    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     4.275 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.567     5.842    ex/i_clk
    SLICE_X46Y6          FDRE                                         r  ex/rs_tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y6          FDRE (Prop_fdre_C_Q)         0.518     6.360 r  ex/rs_tmp_reg[2]/Q
                         net (fo=24, routed)          1.185     7.545    ex/alu/o_res_inferred_i_1_0[2]
    SLICE_X44Y7          LUT6 (Prop_lut6_I3_O)        0.124     7.669 r  ex/alu/o_ins_type_inferred_i_68/O
                         net (fo=1, routed)           0.000     7.669    ex/alu/o_ins_type_inferred_i_68_n_0
    SLICE_X44Y7          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     8.201 r  ex/alu/o_ins_type_inferred_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.201    ex/alu/o_ins_type_inferred_i_56_n_0
    SLICE_X44Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.315 r  ex/alu/o_ins_type_inferred_i_46/CO[3]
                         net (fo=1, routed)           0.000     8.315    ex/alu/o_ins_type_inferred_i_46_n_0
    SLICE_X44Y9          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     8.543 r  ex/alu/o_ins_type_inferred_i_29/CO[2]
                         net (fo=18, routed)          0.746     9.289    ex/alu/resultado1
    SLICE_X45Y12         LUT6 (Prop_lut6_I2_O)        0.313     9.602 r  ex/alu/o_ins_type_inferred_i_11/O
                         net (fo=1, routed)           0.311     9.912    ex/alu/o_ins_type_inferred_i_11_n_0
    SLICE_X46Y13         LUT6 (Prop_lut6_I5_O)        0.124    10.036 r  ex/alu/o_ins_type_inferred_i_1/O
                         net (fo=99, routed)          0.506    10.542    ex/o_ins_type[7]
    SLICE_X46Y13         LUT2 (Prop_lut2_I1_O)        0.124    10.666 f  ex/o_res_inferred__1_i_34/O
                         net (fo=11, routed)          0.372    11.038    ex/o_res_inferred__1_i_34_n_0
    SLICE_X44Y13         LUT6 (Prop_lut6_I0_O)        0.124    11.162 r  ex/o_wb_reg_write_inferred_i_4/O
                         net (fo=2, routed)           0.472    11.634    dtu/o_stall_inferred_i_1_0[1]
    SLICE_X42Y11         LUT6 (Prop_lut6_I3_O)        0.124    11.758 r  dtu/o_stall_inferred_i_5_comp/O
                         net (fo=1, routed)           0.820    12.577    dtu/o_stall_inferred_i_5_n_0
    SLICE_X44Y10         LUT6 (Prop_lut6_I5_O)        0.124    12.701 f  dtu/o_stall_inferred_i_1/O
                         net (fo=91, routed)          0.502    13.204    latch_idex/rd_dir_tmp_reg[0]_0
    SLICE_X45Y11         LUT2 (Prop_lut2_I1_O)        0.124    13.328 r  latch_idex/pc_tmp[10]_i_1/O
                         net (fo=145, routed)         0.907    14.235    latch_idex/pc_tmp[10]_i_1_n_0
    SLICE_X46Y16         FDRE                                         r  latch_idex/rt_tmp_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.441    10.249    latch_idex/i_clk
    SLICE_X46Y16         FDRE                                         r  latch_idex/rt_tmp_reg[8]/C  (IS_INVERTED)
                         clock pessimism              0.561    10.810    
                         clock uncertainty           -0.035    10.775    
    SLICE_X46Y16         FDRE (Setup_fdre_C_R)       -0.519    10.256    latch_idex/rt_tmp_reg[8]
  -------------------------------------------------------------------
                         required time                         10.256    
                         arrival time                         -14.235    
  -------------------------------------------------------------------
                         slack                                 -3.979    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 baud_gen/contador_flancos_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            baud_gen/tick_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.147%)  route 0.065ns (25.853%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    baud_gen/CLK
    SLICE_X36Y46         FDRE                                         r  baud_gen/contador_flancos_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  baud_gen/contador_flancos_reg[11]/Q
                         net (fo=2, routed)           0.065     1.652    baud_gen/contador_flancos[11]
    SLICE_X37Y46         LUT6 (Prop_lut6_I3_O)        0.045     1.697 r  baud_gen/contador_flancos[15]_i_1/O
                         net (fo=17, routed)          0.000     1.697    baud_gen/contador_flancos[15]_i_1_n_0
    SLICE_X37Y46         FDRE                                         r  baud_gen/tick_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.832     1.959    baud_gen/CLK
    SLICE_X37Y46         FDRE                                         r  baud_gen/tick_reg[0]/C
                         clock pessimism             -0.500     1.459    
    SLICE_X37Y46         FDRE (Hold_fdre_C_D)         0.091     1.550    baud_gen/tick_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.697    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/rd_dir_tmp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.185ns  (logic 0.188ns (15.863%)  route 0.997ns (84.137%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          0.997     2.583    etapa_id/registros_reg[8][0]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.047     2.630 r  etapa_id/rd_dir_tmp[2]_i_1/O
                         net (fo=1, routed)           0.000     2.630    etapa_id/rd_dir_tmp[2]_i_1_n_0
    SLICE_X46Y18         FDRE                                         r  etapa_id/rd_dir_tmp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.954     1.368    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.424 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.662    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.691 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        0.825     2.515    etapa_id/i_clk
    SLICE_X46Y18         FDRE                                         r  etapa_id/rd_dir_tmp_reg[2]/C
                         clock pessimism             -0.188     2.328    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.131     2.459    etapa_id/rd_dir_tmp_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.630    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/shamt_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.193ns  (logic 0.190ns (15.927%)  route 1.003ns (84.073%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          1.003     2.589    etapa_id/registros_reg[8][0]
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.049     2.638 r  etapa_id/shamt_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.638    etapa_id/shamt_tmp[1]_i_1_n_0
    SLICE_X34Y5          FDRE                                         r  etapa_id/shamt_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.954     1.368    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.424 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.662    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.691 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        0.831     2.521    etapa_id/i_clk
    SLICE_X34Y5          FDRE                                         r  etapa_id/shamt_tmp_reg[1]/C
                         clock pessimism             -0.188     2.334    
    SLICE_X34Y5          FDRE (Hold_fdre_C_D)         0.131     2.465    etapa_id/shamt_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.465    
                         arrival time                           2.638    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/shamt_tmp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.189ns  (logic 0.186ns (15.644%)  route 1.003ns (84.356%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.889ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.521ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          1.003     2.589    etapa_id/registros_reg[8][0]
    SLICE_X34Y5          LUT2 (Prop_lut2_I1_O)        0.045     2.634 r  etapa_id/shamt_tmp[0]_i_1/O
                         net (fo=1, routed)           0.000     2.634    etapa_id/shamt_tmp[0]_i_1_n_0
    SLICE_X34Y5          FDRE                                         r  etapa_id/shamt_tmp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.954     1.368    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.424 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.662    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.691 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        0.831     2.521    etapa_id/i_clk
    SLICE_X34Y5          FDRE                                         r  etapa_id/shamt_tmp_reg[0]/C
                         clock pessimism             -0.188     2.334    
    SLICE_X34Y5          FDRE (Hold_fdre_C_D)         0.121     2.455    etapa_id/shamt_tmp_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.455    
                         arrival time                           2.634    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            etapa_id/rd_dir_tmp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.183ns  (logic 0.186ns (15.721%)  route 0.997ns (84.279%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.883ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.188ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.562     1.445    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.141     1.586 f  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          0.997     2.583    etapa_id/registros_reg[8][0]
    SLICE_X46Y18         LUT2 (Prop_lut2_I1_O)        0.045     2.628 r  etapa_id/rd_dir_tmp[1]_i_1/O
                         net (fo=1, routed)           0.000     2.628    etapa_id/rd_dir_tmp[1]_i_1_n_0
    SLICE_X46Y18         FDRE                                         r  etapa_id/rd_dir_tmp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.954     1.368    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.056     1.424 r  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.237     1.662    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.691 r  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        0.825     2.515    etapa_id/i_clk
    SLICE_X46Y18         FDRE                                         r  etapa_id/rd_dir_tmp_reg[1]/C
                         clock pessimism             -0.188     2.328    
    SLICE_X46Y18         FDRE (Hold_fdre_C_D)         0.121     2.449    etapa_id/rd_dir_tmp_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.449    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    transmisor/CLK
    SLICE_X41Y2          FDRE                                         r  transmisor/reg_instruccion_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y2          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  transmisor/reg_instruccion_reg[0]/Q
                         net (fo=1, routed)           0.054     1.630    transmisor/reg_instruccion_reg_n_0_[0]
    SLICE_X41Y2          LUT6 (Prop_lut6_I0_O)        0.099     1.729 r  transmisor/dato_transmicion[0]_i_1/O
                         net (fo=1, routed)           0.000     1.729    transmisor/dato_transmicion[0]_i_1_n_0
    SLICE_X41Y2          FDRE                                         r  transmisor/dato_transmicion_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.834     1.961    transmisor/CLK
    SLICE_X41Y2          FDRE                                         r  transmisor/dato_transmicion_reg[0]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X41Y2          FDRE (Hold_fdre_C_D)         0.091     1.538    transmisor/dato_transmicion_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    transmisor/CLK
    SLICE_X43Y2          FDRE                                         r  transmisor/reg_instruccion_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y2          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  transmisor/reg_instruccion_reg[17]/Q
                         net (fo=1, routed)           0.054     1.630    transmisor/reg_instruccion_reg_n_0_[17]
    SLICE_X43Y2          LUT6 (Prop_lut6_I4_O)        0.099     1.729 r  transmisor/dato_transmicion[1]_i_1/O
                         net (fo=1, routed)           0.000     1.729    transmisor/dato_transmicion[1]_i_1_n_0
    SLICE_X43Y2          FDRE                                         r  transmisor/dato_transmicion_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.834     1.961    transmisor/CLK
    SLICE_X43Y2          FDRE                                         r  transmisor/dato_transmicion_reg[1]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X43Y2          FDRE (Hold_fdre_C_D)         0.091     1.538    transmisor/dato_transmicion_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    transmisor/CLK
    SLICE_X41Y1          FDRE                                         r  transmisor/reg_instruccion_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y1          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  transmisor/reg_instruccion_reg[14]/Q
                         net (fo=1, routed)           0.054     1.630    transmisor/reg_instruccion_reg_n_0_[14]
    SLICE_X41Y1          LUT6 (Prop_lut6_I3_O)        0.099     1.729 r  transmisor/dato_transmicion[6]_i_1/O
                         net (fo=1, routed)           0.000     1.729    transmisor/dato_transmicion[6]_i_1_n_0
    SLICE_X41Y1          FDRE                                         r  transmisor/dato_transmicion_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.834     1.961    transmisor/CLK
    SLICE_X41Y1          FDRE                                         r  transmisor/dato_transmicion_reg[6]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X41Y1          FDRE (Hold_fdre_C_D)         0.091     1.538    transmisor/dato_transmicion_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    transmisor/CLK
    SLICE_X39Y1          FDRE                                         r  transmisor/reg_instruccion_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y1          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  transmisor/reg_instruccion_reg[11]/Q
                         net (fo=1, routed)           0.054     1.630    transmisor/reg_instruccion_reg_n_0_[11]
    SLICE_X39Y1          LUT6 (Prop_lut6_I3_O)        0.099     1.729 r  transmisor/dato_transmicion[3]_i_1/O
                         net (fo=1, routed)           0.000     1.729    transmisor/dato_transmicion[3]_i_1_n_0
    SLICE_X39Y1          FDRE                                         r  transmisor/dato_transmicion_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    transmisor/CLK
    SLICE_X39Y1          FDRE                                         r  transmisor/dato_transmicion_reg[3]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X39Y1          FDRE (Hold_fdre_C_D)         0.091     1.538    transmisor/dato_transmicion_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 transmisor/reg_instruccion_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/dato_transmicion_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    transmisor/CLK
    SLICE_X37Y2          FDRE                                         r  transmisor/reg_instruccion_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y2          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  transmisor/reg_instruccion_reg[13]/Q
                         net (fo=1, routed)           0.054     1.630    transmisor/reg_instruccion_reg_n_0_[13]
    SLICE_X37Y2          LUT6 (Prop_lut6_I3_O)        0.099     1.729 r  transmisor/dato_transmicion[5]_i_1/O
                         net (fo=1, routed)           0.000     1.729    transmisor/dato_transmicion[5]_i_1_n_0
    SLICE_X37Y2          FDRE                                         r  transmisor/dato_transmicion_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    transmisor/CLK
    SLICE_X37Y2          FDRE                                         r  transmisor/dato_transmicion_reg[5]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X37Y2          FDRE (Hold_fdre_C_D)         0.091     1.538    transmisor/dato_transmicion_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y1    etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y0    etapa_if/mem_inst/BRAM_reg_1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y1    mem/mem_datos/BRAM_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y0    mem/mem_datos/BRAM_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  p_2_out_BUFG_inst/I
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X43Y1    FSM_onehot_present_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X43Y1    FSM_onehot_present_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y3    FSM_onehot_present_state_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X46Y3    FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y1    FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y1    FSM_onehot_present_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y1    FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y1    FSM_onehot_present_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y3    FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y3    FSM_onehot_present_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y3    FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y3    FSM_onehot_present_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y1    FSM_onehot_present_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y1    FSM_onehot_present_state_reg[4]/C
High Pulse Width  Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y1    FSM_onehot_present_state_reg[0]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X43Y1    FSM_onehot_present_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y1    FSM_onehot_present_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y1    FSM_onehot_present_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y3    FSM_onehot_present_state_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y3    FSM_onehot_present_state_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y3    FSM_onehot_present_state_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X46Y3    FSM_onehot_present_state_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y1    FSM_onehot_present_state_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X43Y1    FSM_onehot_present_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           175 Endpoints
Min Delay           175 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/salida_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.220ns  (logic 3.974ns (38.884%)  route 6.246ns (61.116%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y0          FDRE                         0.000     0.000 r  transmisor/salida_reg/C
    SLICE_X37Y0          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  transmisor/salida_reg/Q
                         net (fo=1, routed)           6.246     6.702    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    10.220 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    10.220    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.331ns  (logic 3.971ns (47.668%)  route 4.360ns (52.332%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE                         0.000     0.000 r  receptor/dato_reg[6]/C
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[6]/Q
                         net (fo=8, routed)           4.360     4.816    o_dato_recibido[6]
    P1                   OBUF (Prop_obuf_I_O)         3.515     8.331 r  salida_operadores_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.331    salida_operadores[6]
    P1                                                                r  salida_operadores[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.159ns  (logic 3.963ns (48.576%)  route 4.196ns (51.424%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE                         0.000     0.000 r  receptor/dato_reg[5]/C
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[5]/Q
                         net (fo=8, routed)           4.196     4.652    o_dato_recibido[5]
    N3                   OBUF (Prop_obuf_I_O)         3.507     8.159 r  salida_operadores_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.159    salida_operadores[5]
    N3                                                                r  salida_operadores[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.010ns  (logic 3.960ns (49.440%)  route 4.050ns (50.560%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  receptor/dato_reg[0]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[0]/Q
                         net (fo=8, routed)           4.050     4.506    o_dato_recibido[0]
    V13                  OBUF (Prop_obuf_I_O)         3.504     8.010 r  salida_operadores_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.010    salida_operadores[0]
    V13                                                               r  salida_operadores[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.744ns  (logic 3.981ns (51.409%)  route 3.763ns (48.591%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  receptor/dato_reg[2]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[2]/Q
                         net (fo=8, routed)           3.763     4.219    o_dato_recibido[2]
    W3                   OBUF (Prop_obuf_I_O)         3.525     7.744 r  salida_operadores_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.744    salida_operadores[2]
    W3                                                                r  salida_operadores[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.719ns  (logic 3.977ns (51.525%)  route 3.742ns (48.475%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDRE                         0.000     0.000 r  receptor/dato_reg[7]/C
    SLICE_X41Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[7]/Q
                         net (fo=8, routed)           3.742     4.198    o_dato_recibido[7]
    L1                   OBUF (Prop_obuf_I_O)         3.521     7.719 r  salida_operadores_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.719    salida_operadores[7]
    L1                                                                r  salida_operadores[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.545ns  (logic 3.964ns (52.540%)  route 3.581ns (47.460%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  receptor/dato_reg[1]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[1]/Q
                         net (fo=8, routed)           3.581     4.037    o_dato_recibido[1]
    V3                   OBUF (Prop_obuf_I_O)         3.508     7.545 r  salida_operadores_OBUF[1]_inst/O
                         net (fo=0)                   0.000     7.545    salida_operadores[1]
    V3                                                                r  salida_operadores[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.405ns  (logic 3.960ns (53.473%)  route 3.445ns (46.527%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  receptor/dato_reg[3]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  receptor/dato_reg[3]/Q
                         net (fo=8, routed)           3.445     3.901    o_dato_recibido[3]
    U3                   OBUF (Prop_obuf_I_O)         3.504     7.405 r  salida_operadores_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.405    salida_operadores[3]
    U3                                                                r  salida_operadores[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            salida_operadores[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.347ns  (logic 4.036ns (54.934%)  route 3.311ns (45.066%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  receptor/dato_reg[4]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.518     0.518 r  receptor/dato_reg[4]/Q
                         net (fo=8, routed)           3.311     3.829    o_dato_recibido[4]
    P3                   OBUF (Prop_obuf_I_O)         3.518     7.347 r  salida_operadores_OBUF[4]_inst/O
                         net (fo=0)                   0.000     7.347    salida_operadores[4]
    P3                                                                r  salida_operadores[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rx
                            (input port)
  Destination:            receptor/contador_ticks_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.210ns  (logic 1.704ns (23.636%)  route 5.506ns (76.364%))
  Logic Levels:           3  (IBUF=1 LUT3=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B18                                               0.000     0.000 r  rx (IN)
                         net (fo=0)                   0.000     0.000    rx
    B18                  IBUF (Prop_ibuf_I_O)         1.456     1.456 r  rx_IBUF_inst/O
                         net (fo=15, routed)          4.864     6.321    receptor/rx_IBUF
    SLICE_X42Y46         LUT3 (Prop_lut3_I0_O)        0.124     6.445 r  receptor/contador_ticks[3]_i_3/O
                         net (fo=1, routed)           0.642     7.086    receptor/contador_ticks[3]_i_3_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I5_O)        0.124     7.210 r  receptor/contador_ticks[3]_i_1/O
                         net (fo=1, routed)           0.000     7.210    receptor/contador_ticks[3]
    SLICE_X42Y45         FDRE                                         r  receptor/contador_ticks_reg[3]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/rs_dir_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[23]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.399%)  route 0.139ns (49.601%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[2]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[2]/Q
                         net (fo=5, routed)           0.139     0.280    transmisor/rs_dir_reg[2]
    SLICE_X28Y1          FDRE                                         r  transmisor/next_instruction_reg[23]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[21]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.141ns (50.284%)  route 0.139ns (49.716%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[0]/C
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[0]/Q
                         net (fo=7, routed)           0.139     0.280    transmisor/rs_dir_reg[0]
    SLICE_X31Y1          FDRE                                         r  transmisor/next_instruction_reg[21]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[24]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.141ns (50.142%)  route 0.140ns (49.858%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[3]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/rs_dir_reg[3]/Q
                         net (fo=4, routed)           0.140     0.281    transmisor/rs_dir_reg[3]
    SLICE_X28Y1          FDRE                                         r  transmisor/next_instruction_reg[24]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[25]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.336ns  (logic 0.128ns (38.107%)  route 0.208ns (61.893%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[4]/C
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/rs_dir_reg[4]/Q
                         net (fo=3, routed)           0.208     0.336    transmisor/rs_dir_reg[4]
    SLICE_X31Y1          FDRE                                         r  transmisor/next_instruction_reg[25]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.209ns (60.117%)  route 0.139ns (39.883%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 f  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=13, routed)          0.139     0.303    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X65Y27         LUT4 (Prop_lut4_I0_O)        0.045     0.348 r  basys3_7SegmentMultiplexing/an_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.348    basys3_7SegmentMultiplexing/an_reg[0]
    SLICE_X65Y27         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.209ns (59.945%)  route 0.140ns (40.055%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=13, routed)          0.140     0.304    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.045     0.349 r  basys3_7SegmentMultiplexing/an_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.349    basys3_7SegmentMultiplexing/an_reg[2]
    SLICE_X65Y27         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/rs_dir_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/next_instruction_reg[22]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.128ns (36.503%)  route 0.223ns (63.497%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y1          FDRE                         0.000     0.000 r  transmisor/rs_dir_reg[1]/C
    SLICE_X31Y1          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/rs_dir_reg[1]/Q
                         net (fo=6, routed)           0.223     0.351    transmisor/rs_dir_reg[1]
    SLICE_X31Y1          FDRE                                         r  transmisor/next_instruction_reg[22]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.212ns (60.458%)  route 0.139ns (39.542%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=13, routed)          0.139     0.303    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.048     0.351 r  basys3_7SegmentMultiplexing/an_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.351    basys3_7SegmentMultiplexing/an_reg[1]
    SLICE_X65Y27         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 basys3_7SegmentMultiplexing/display_select_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            basys3_7SegmentMultiplexing/an_reg_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.213ns (60.399%)  route 0.140ns (39.601%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y27         FDRE                         0.000     0.000 r  basys3_7SegmentMultiplexing/display_select_reg[0]/C
    SLICE_X64Y27         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  basys3_7SegmentMultiplexing/display_select_reg[0]/Q
                         net (fo=13, routed)          0.140     0.304    basys3_7SegmentMultiplexing/display_select[0]
    SLICE_X65Y27         LUT4 (Prop_lut4_I2_O)        0.049     0.353 r  basys3_7SegmentMultiplexing/an_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.353    basys3_7SegmentMultiplexing/an_reg[3]
    SLICE_X65Y27         FDRE                                         r  basys3_7SegmentMultiplexing/an_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/dato_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/dato_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y43         FDRE                         0.000     0.000 r  receptor/dato_reg[0]/C
    SLICE_X43Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/dato_reg[0]/Q
                         net (fo=8, routed)           0.168     0.309    receptor/o_dato_recibido0[0]
    SLICE_X43Y43         LUT6 (Prop_lut6_I5_O)        0.045     0.354 r  receptor/dato[0]_i_1/O
                         net (fo=1, routed)           0.000     0.354    receptor/dato[0]_i_1_n_0
    SLICE_X43Y43         FDRE                                         r  receptor/dato_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           163 Endpoints
Min Delay           163 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[5]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.972ns  (logic 0.940ns (18.904%)  route 4.032ns (81.096%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.637     8.179    transmisor/out
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.331 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.297     8.627    transmisor/next_instruction
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     8.959 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          1.098    10.058    transmisor/next_state
    SLICE_X43Y0          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[5]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[6]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.972ns  (logic 0.940ns (18.904%)  route 4.032ns (81.096%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.637     8.179    transmisor/out
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.331 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.297     8.627    transmisor/next_instruction
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     8.959 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          1.098    10.058    transmisor/next_state
    SLICE_X43Y0          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[6]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[7]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.701ns  (logic 0.940ns (19.997%)  route 3.761ns (80.003%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.637     8.179    transmisor/out
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.331 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.297     8.627    transmisor/next_instruction
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     8.959 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.827     9.786    transmisor/next_state
    SLICE_X41Y0          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[7]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.527ns  (logic 0.940ns (20.766%)  route 3.587ns (79.234%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.637     8.179    transmisor/out
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.331 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.297     8.627    transmisor/next_instruction
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     8.959 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.653     9.612    transmisor/next_state
    SLICE_X34Y1          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.527ns  (logic 0.940ns (20.766%)  route 3.587ns (79.234%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.637     8.179    transmisor/out
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.331 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.297     8.627    transmisor/next_instruction
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     8.959 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.653     9.612    transmisor/next_state
    SLICE_X34Y1          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[4]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.527ns  (logic 0.940ns (20.766%)  route 3.587ns (79.234%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.637     8.179    transmisor/out
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.331 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.297     8.627    transmisor/next_instruction
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     8.959 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.653     9.612    transmisor/next_state
    SLICE_X34Y1          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[4]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 0.940ns (21.542%)  route 3.424ns (78.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.637     8.179    transmisor/out
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.331 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.297     8.627    transmisor/next_instruction
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     8.959 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.490     9.449    transmisor/next_state
    SLICE_X32Y0          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[10]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 0.940ns (21.542%)  route 3.424ns (78.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.637     8.179    transmisor/out
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.331 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.297     8.627    transmisor/next_instruction
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     8.959 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.490     9.449    transmisor/next_state
    SLICE_X32Y0          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[10]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 0.940ns (21.542%)  route 3.424ns (78.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.637     8.179    transmisor/out
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.331 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.297     8.627    transmisor/next_instruction
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     8.959 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.490     9.449    transmisor/next_state
    SLICE_X32Y0          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 etapa_if/o_end_pipeline_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[8]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.364ns  (logic 0.940ns (21.542%)  route 3.424ns (78.458%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.967     3.425    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.564     5.085    etapa_if/CLK
    SLICE_X35Y4          FDRE                                         r  etapa_if/o_end_pipeline_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y4          FDRE (Prop_fdre_C_Q)         0.456     5.541 r  etapa_if/o_end_pipeline_reg/Q
                         net (fo=76, routed)          2.637     8.179    transmisor/out
    SLICE_X31Y1          LUT3 (Prop_lut3_I1_O)        0.152     8.331 r  transmisor/next_instruction[25]_i_1/O
                         net (fo=11, routed)          0.297     8.627    transmisor/next_instruction
    SLICE_X31Y1          LUT6 (Prop_lut6_I5_O)        0.332     8.959 r  transmisor/FSM_onehot_next_state[10]_i_1__0/O
                         net (fo=11, routed)          0.490     9.449    transmisor/next_state
    SLICE_X32Y0          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[8]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.488%)  route 0.128ns (47.512%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    transmisor/CLK
    SLICE_X33Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  transmisor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.128     1.716    transmisor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X34Y1          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.269ns  (logic 0.141ns (52.345%)  route 0.128ns (47.655%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    transmisor/CLK
    SLICE_X33Y0          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y0          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  transmisor/FSM_onehot_present_state_reg[9]/Q
                         net (fo=3, routed)           0.128     1.716    transmisor/FSM_onehot_present_state_reg_n_0_[9]
    SLICE_X32Y0          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.271ns  (logic 0.141ns (52.035%)  route 0.130ns (47.965%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    transmisor/CLK
    SLICE_X32Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y1          FDRE (Prop_fdre_C_Q)         0.141     1.588 r  transmisor/FSM_onehot_present_state_reg[8]/Q
                         net (fo=3, routed)           0.130     1.718    transmisor/FSM_onehot_present_state_reg_n_0_[8]
    SLICE_X32Y0          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.277ns  (logic 0.141ns (50.877%)  route 0.136ns (49.123%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    receptor/CLK
    SLICE_X43Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  receptor/FSM_onehot_present_state_reg[2]/Q
                         net (fo=3, routed)           0.136     1.723    receptor/FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X44Y44         FDRE                                         r  receptor/FSM_onehot_next_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.279ns  (logic 0.141ns (50.553%)  route 0.138ns (49.447%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    receptor/CLK
    SLICE_X40Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  receptor/FSM_onehot_present_state_reg[8]/Q
                         net (fo=3, routed)           0.138     1.725    receptor/FSM_onehot_present_state_reg_n_0_[8]
    SLICE_X40Y43         FDRE                                         r  receptor/FSM_onehot_next_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.290ns  (logic 0.164ns (56.480%)  route 0.126ns (43.520%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    transmisor/CLK
    SLICE_X34Y0          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y0          FDRE (Prop_fdre_C_Q)         0.164     1.610 r  transmisor/FSM_onehot_present_state_reg[3]/Q
                         net (fo=3, routed)           0.126     1.736    transmisor/FSM_onehot_present_state_reg_n_0_[3]
    SLICE_X34Y1          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 transmisor/FSM_onehot_present_state_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            transmisor/FSM_onehot_next_state_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.128ns (42.968%)  route 0.170ns (57.032%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    transmisor/CLK
    SLICE_X43Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y1          FDRE (Prop_fdre_C_Q)         0.128     1.575 r  transmisor/FSM_onehot_present_state_reg[6]/Q
                         net (fo=3, routed)           0.170     1.745    transmisor/FSM_onehot_present_state_reg_n_0_[6]
    SLICE_X41Y0          FDRE                                         r  transmisor/FSM_onehot_next_state_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 receptor/FSM_onehot_present_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            receptor/FSM_onehot_next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.303ns  (logic 0.141ns (46.496%)  route 0.162ns (53.504%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.563     1.446    receptor/CLK
    SLICE_X43Y44         FDSE                                         r  receptor/FSM_onehot_present_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y44         FDSE (Prop_fdse_C_Q)         0.141     1.587 r  receptor/FSM_onehot_present_state_reg[0]/Q
                         net (fo=6, routed)           0.162     1.749    receptor/recibido0
    SLICE_X45Y44         FDRE                                         r  receptor/FSM_onehot_next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruccion_para_guardar_reg[16]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.818%)  route 0.141ns (46.182%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    i_clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=11, routed)          0.141     1.752    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X46Y2          FDSE                                         r  instruccion_para_guardar_reg[16]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_present_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            instruccion_para_guardar_reg[17]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.305ns  (logic 0.164ns (53.818%)  route 0.141ns (46.182%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.631     0.858    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.564     1.447    i_clk_IBUF_BUFG
    SLICE_X46Y3          FDRE                                         r  FSM_onehot_present_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y3          FDRE (Prop_fdre_C_Q)         0.164     1.611 r  FSM_onehot_present_state_reg[2]/Q
                         net (fo=11, routed)          0.141     1.752    FSM_onehot_present_state_reg_n_0_[2]
    SLICE_X46Y2          FDSE                                         r  instruccion_para_guardar_reg[17]/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          1201 Endpoints
Min Delay          1201 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[17][13]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.674ns  (logic 1.441ns (18.781%)  route 6.233ns (81.219%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 10.252 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        6.233     7.674    etapa_id/gp/SS[0]
    SLICE_X40Y11         FDRE                                         r  etapa_id/gp/registros_reg[17][13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.444    10.252    etapa_id/gp/i_clk
    SLICE_X40Y11         FDRE                                         r  etapa_id/gp/registros_reg[17][13]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            receptor/FSM_onehot_present_state_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.671ns  (logic 1.441ns (18.789%)  route 6.229ns (81.211%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.788ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        6.229     7.671    receptor/SS[0]
    SLICE_X42Y43         FDRE                                         r  receptor/FSM_onehot_present_state_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.862     3.250    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          1.447     4.788    receptor/CLK
    SLICE_X42Y43         FDRE                                         r  receptor/FSM_onehot_present_state_reg[10]/C

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[1][11]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.665ns  (logic 1.441ns (18.803%)  route 6.224ns (81.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 10.252 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        6.224     7.665    etapa_id/gp/SS[0]
    SLICE_X30Y7          FDRE                                         r  etapa_id/gp/registros_reg[1][11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.444    10.252    etapa_id/gp/i_clk
    SLICE_X30Y7          FDRE                                         r  etapa_id/gp/registros_reg[1][11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[1][3]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.665ns  (logic 1.441ns (18.803%)  route 6.224ns (81.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 10.252 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        6.224     7.665    etapa_id/gp/SS[0]
    SLICE_X30Y7          FDRE                                         r  etapa_id/gp/registros_reg[1][3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.444    10.252    etapa_id/gp/i_clk
    SLICE_X30Y7          FDRE                                         r  etapa_id/gp/registros_reg[1][3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[1][4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.665ns  (logic 1.441ns (18.803%)  route 6.224ns (81.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 10.252 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        6.224     7.665    etapa_id/gp/SS[0]
    SLICE_X30Y7          FDRE                                         r  etapa_id/gp/registros_reg[1][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.444    10.252    etapa_id/gp/i_clk
    SLICE_X30Y7          FDRE                                         r  etapa_id/gp/registros_reg[1][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[1][5]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.665ns  (logic 1.441ns (18.803%)  route 6.224ns (81.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 10.252 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        6.224     7.665    etapa_id/gp/SS[0]
    SLICE_X30Y7          FDRE                                         r  etapa_id/gp/registros_reg[1][5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.444    10.252    etapa_id/gp/i_clk
    SLICE_X30Y7          FDRE                                         r  etapa_id/gp/registros_reg[1][5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[22][1]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.665ns  (logic 1.441ns (18.803%)  route 6.224ns (81.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 10.252 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        6.224     7.665    etapa_id/gp/SS[0]
    SLICE_X31Y7          FDRE                                         r  etapa_id/gp/registros_reg[22][1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.444    10.252    etapa_id/gp/i_clk
    SLICE_X31Y7          FDRE                                         r  etapa_id/gp/registros_reg[22][1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[22][2]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.665ns  (logic 1.441ns (18.803%)  route 6.224ns (81.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 10.252 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        6.224     7.665    etapa_id/gp/SS[0]
    SLICE_X31Y7          FDRE                                         r  etapa_id/gp/registros_reg[22][2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.444    10.252    etapa_id/gp/i_clk
    SLICE_X31Y7          FDRE                                         r  etapa_id/gp/registros_reg[22][2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[22][4]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.665ns  (logic 1.441ns (18.803%)  route 6.224ns (81.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 10.252 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        6.224     7.665    etapa_id/gp/SS[0]
    SLICE_X31Y7          FDRE                                         r  etapa_id/gp/registros_reg[22][4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.444    10.252    etapa_id/gp/i_clk
    SLICE_X31Y7          FDRE                                         r  etapa_id/gp/registros_reg[22][4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 i_reset
                            (input port)
  Destination:            etapa_id/gp/registros_reg[22][6]/R
                            (falling edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.665ns  (logic 1.441ns (18.803%)  route 6.224ns (81.197%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        5.252ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.252ns = ( 10.252 - 5.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  i_reset (IN)
                         net (fo=0)                   0.000     0.000    i_reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 r  i_reset_IBUF_inst/O
                         net (fo=1020, routed)        6.224     7.665    etapa_id/gp/SS[0]
    SLICE_X31Y7          FDRE                                         r  etapa_id/gp/registros_reg[22][6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    W5                                                0.000     5.000 f  i_clk (IN)
                         net (fo=0)                   0.000     5.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     6.388 f  i_clk_IBUF_inst/O
                         net (fo=2, routed)           1.718     8.106    i_clk_IBUF
    SLICE_X37Y46         LUT2 (Prop_lut2_I0_O)        0.100     8.206 f  p_2_out_BUFG_inst_i_1/O
                         net (fo=1, routed)           0.510     8.717    p_2_out
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     8.808 f  p_2_out_BUFG_inst/O
                         net (fo=1595, routed)        1.444    10.252    etapa_id/gp/i_clk
    SLICE_X31Y7          FDRE                                         r  etapa_id/gp/registros_reg[22][6]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[10]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.827%)  route 0.103ns (42.173%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[10]/C
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[10]/Q
                         net (fo=1, routed)           0.103     0.244    transmisor/FSM_onehot_next_state_reg_n_0_[10]
    SLICE_X31Y0          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    transmisor/CLK
    SLICE_X31Y0          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[10]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.650%)  route 0.104ns (42.350%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[0]/C
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[0]/Q
                         net (fo=1, routed)           0.104     0.245    transmisor/FSM_onehot_next_state_reg_n_0_[0]
    SLICE_X31Y0          FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    transmisor/CLK
    SLICE_X31Y0          FDSE                                         r  transmisor/FSM_onehot_present_state_reg[0]/C

Slack:                    inf
  Source:                 instruccion_para_guardar_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            etapa_if/mem_inst/BRAM_reg_0/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.654%)  route 0.108ns (43.346%))
  Logic Levels:           1  (FDSE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y6          FDSE                         0.000     0.000 r  instruccion_para_guardar_reg[2]/C
    SLICE_X48Y6          FDSE (Prop_fdse_C_Q)         0.141     0.141 r  instruccion_para_guardar_reg[2]/Q
                         net (fo=1, routed)           0.108     0.249    etapa_if/mem_inst/i_instruccion_carga[2]
    RAMB36_X1Y1          RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_0/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.877     2.005    etapa_if/mem_inst/CLK
    RAMB36_X1Y1          RAMB36E1                                     r  etapa_if/mem_inst/BRAM_reg_0/CLKARDCLK

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y0          FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[6]/C
    SLICE_X43Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[6]/Q
                         net (fo=1, routed)           0.110     0.251    transmisor/FSM_onehot_next_state_reg_n_0_[6]
    SLICE_X43Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.834     1.961    transmisor/CLK
    SLICE_X43Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[6]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.252ns  (logic 0.141ns (56.051%)  route 0.111ns (43.949%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y44         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[1]/C
    SLICE_X45Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.111     0.252    receptor/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X43Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    receptor/CLK
    SLICE_X43Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.253ns  (logic 0.128ns (50.647%)  route 0.125ns (49.353%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[1]/C
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  transmisor/FSM_onehot_next_state_reg[1]/Q
                         net (fo=1, routed)           0.125     0.253    transmisor/FSM_onehot_next_state_reg_n_0_[1]
    SLICE_X32Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    transmisor/CLK
    SLICE_X32Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[1]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.549%)  route 0.113ns (44.451%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[9]/C
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[9]/Q
                         net (fo=1, routed)           0.113     0.254    transmisor/FSM_onehot_next_state_reg_n_0_[9]
    SLICE_X33Y0          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    transmisor/CLK
    SLICE_X33Y0          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[9]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y43         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[8]/C
    SLICE_X40Y43         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.113     0.254    receptor/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X40Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    receptor/CLK
    SLICE_X40Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 transmisor/FSM_onehot_next_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            transmisor/FSM_onehot_present_state_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.543%)  route 0.113ns (44.457%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y0          FDRE                         0.000     0.000 r  transmisor/FSM_onehot_next_state_reg[8]/C
    SLICE_X32Y0          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  transmisor/FSM_onehot_next_state_reg[8]/Q
                         net (fo=1, routed)           0.113     0.254    transmisor/FSM_onehot_next_state_reg_n_0_[8]
    SLICE_X32Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    transmisor/CLK
    SLICE_X32Y1          FDRE                                         r  transmisor/FSM_onehot_present_state_reg[8]/C

Slack:                    inf
  Source:                 receptor/FSM_onehot_next_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            receptor/FSM_onehot_present_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.483%)  route 0.113ns (44.517%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y44         FDRE                         0.000     0.000 r  receptor/FSM_onehot_next_state_reg[2]/C
    SLICE_X44Y44         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  receptor/FSM_onehot_next_state_reg[2]/Q
                         net (fo=1, routed)           0.113     0.254    receptor/FSM_onehot_next_state_reg_n_0_[2]
    SLICE_X43Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  i_clk_IBUF_inst/O
                         net (fo=2, routed)           0.685     1.099    i_clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=98, routed)          0.833     1.960    receptor/CLK
    SLICE_X43Y44         FDRE                                         r  receptor/FSM_onehot_present_state_reg[2]/C





