// Seed: 3918290591
module module_0 (
    input supply1 id_0,
    input tri id_1,
    output tri id_2,
    output supply0 id_3,
    output wire id_4,
    output uwire id_5,
    input wand id_6
);
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_9 = 32'd21
) (
    input supply0 id_0,
    output uwire id_1,
    input tri0 _id_2,
    output wire id_3,
    output tri id_4,
    input wand id_5,
    input tri0 id_6,
    output wand id_7
);
  assign id_7 = id_5;
  logic _id_9;
  module_0 modCall_1 (
      id_0,
      id_6,
      id_7,
      id_3,
      id_4,
      id_4,
      id_6
  );
  assign modCall_1.id_0 = 0;
  wire id_10;
  wire [id_2 : ~  id_9] id_11;
endmodule
