/* Generated by Yosys 0.60 (git sha1 5bafeb77dc71e054fa331ab9efa613e6fb0a1c49, clang++ 17.0.0 -fPIC -O3) */

module TopModule(clk, reset, q);
  input clk;
  wire clk;
  input reset;
  wire reset;
  output [3:0] q;
  reg [3:0] q;
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire [3:0] _08_;
  wire [3:0] _09_;
  assign _08_[0] = ~q[0];
  assign _01_ = ~q[1];
  assign _02_ = ~q[2];
  assign _03_ = q[0] & _01_;
  assign _09_[1] = q[0] ^ q[1];
  assign _04_ = q[0] & q[1];
  assign _05_ = q[2] & _04_;
  assign _09_[2] = ~(_02_ ^ _04_);
  assign _09_[3] = q[3] ^ _05_;
  assign _06_ = q[3] & _02_;
  assign _07_ = _03_ & _06_;
  assign _00_ = reset | _07_;
  always @(posedge clk)
    if (_00_) q[0] <= 1'h0;
    else q[0] <= _08_[0];
  always @(posedge clk)
    if (_00_) q[1] <= 1'h0;
    else q[1] <= _09_[1];
  always @(posedge clk)
    if (_00_) q[2] <= 1'h0;
    else q[2] <= _09_[2];
  always @(posedge clk)
    if (_00_) q[3] <= 1'h0;
    else q[3] <= _09_[3];
  assign _08_[3:1] = q[3:1];
  assign _09_[0] = _08_[0];
endmodule
