
ERROR: This host does not have the appropriate Microsoft Visual C++
       redistributable packages installed.

       Launching installer: "D:/Xilinx/14.7/ISE_DS/PlanAhead\tps\win32\xvcredist.exe"
VC++ 2008 Redistributable has been installed successfully.

****** PlanAhead v14.7
  **** Build 321239 by xbuild on Fri Sep 27 19:31:35 MDT 2013
    ** Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.

INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source E:/work/AcAnt/01-design/09-eMIMO_Array/05-code/FPGA/UE_CTRL/V1/UE_CTRL/pa.fromHdl.tcl
# create_project -name UE_CTRL -dir "E:/work/AcAnt/01-design/09-eMIMO_Array/05-code/FPGA/UE_CTRL/V1/UE_CTRL/planAhead_run_1" -part xc6slx25ftg256-2
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "CTRL_TOP.ucf" [current_fileset -constrset]
Adding file 'E:/work/AcAnt/01-design/09-eMIMO_Array/05-code/FPGA/UE_CTRL/V1/UE_CTRL/CTRL_TOP.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {CTRL_TOP.v}]]
# set_property file_type Verilog $hdlfile
# set_property library work $hdlfile
# set_property top CTRL_TOP $srcset
# add_files [list {CTRL_TOP.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx25ftg256-2
Using Verific elaboration
Parsing VHDL file "D:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/lib/synplify/synattr.vhd" into library synplify
Analyzing Verilog file "E:/work/AcAnt/01-design/09-eMIMO_Array/05-code/FPGA/UE_CTRL/V1/UE_CTRL/CTRL_TOP.v" into library work
Loading clock regions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockRegion.xml
Loading clock buffers from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ClockBuffers.xml
Loading package pin functions from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx25/ftg256/Package.xml
Loading io standards from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from D:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : D:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [E:/work/AcAnt/01-design/09-eMIMO_Array/05-code/FPGA/UE_CTRL/V1/UE_CTRL/CTRL_TOP.ucf]
Finished Parsing UCF File [E:/work/AcAnt/01-design/09-eMIMO_Array/05-code/FPGA/UE_CTRL/V1/UE_CTRL/CTRL_TOP.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 41148cd6
open_rtl_design: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 573.711 ; gain = 100.285
update_compile_order -fileset sim_1
set_property iostandard LVCMOS33 [get_ports [list {RX_B1_DSA[5]} {RX_B1_DSA[4]} {RX_B1_DSA[3]} {RX_B1_DSA[2]} {RX_B1_DSA[1]} {RX_B1_DSA[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {RX_B1_LE[7]} {RX_B1_LE[6]} {RX_B1_LE[5]} {RX_B1_LE[4]} {RX_B1_LE[3]} {RX_B1_LE[2]} {RX_B1_LE[1]} {RX_B1_LE[0]}]]
set_property iostandard LVCMOS25 [get_ports [list {RX_B2_LNA_BYPASS[7]} {RX_B2_LNA_BYPASS[6]} {RX_B2_LNA_BYPASS[5]} {RX_B2_LNA_BYPASS[4]} {RX_B2_LNA_BYPASS[3]} {RX_B2_LNA_BYPASS[2]} {RX_B2_LNA_BYPASS[1]} {RX_B2_LNA_BYPASS[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {RX_B1_LNA_BYPASS[7]} {RX_B1_LNA_BYPASS[6]} {RX_B1_LNA_BYPASS[5]} {RX_B1_LNA_BYPASS[4]} {RX_B1_LNA_BYPASS[3]} {RX_B1_LNA_BYPASS[2]} {RX_B1_LNA_BYPASS[1]} {RX_B1_LNA_BYPASS[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {RX_B2_DSA[5]} {RX_B2_DSA[4]} {RX_B2_DSA[3]} {RX_B2_DSA[2]} {RX_B2_DSA[1]} {RX_B2_DSA[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {RX_B2_LE[7]} {RX_B2_LE[6]} {RX_B2_LE[5]} {RX_B2_LE[4]} {RX_B2_LE[3]} {RX_B2_LE[2]} {RX_B2_LE[1]} {RX_B2_LE[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {RX_B2_LNA_BYPASS[7]} {RX_B2_LNA_BYPASS[6]} {RX_B2_LNA_BYPASS[5]} {RX_B2_LNA_BYPASS[4]} {RX_B2_LNA_BYPASS[3]} {RX_B2_LNA_BYPASS[2]} {RX_B2_LNA_BYPASS[1]} {RX_B2_LNA_BYPASS[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {TX_B1_DSA[5]} {TX_B1_DSA[4]} {TX_B1_DSA[3]} {TX_B1_DSA[2]} {TX_B1_DSA[1]} {TX_B1_DSA[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {TX_B1_LE[7]} {TX_B1_LE[6]} {TX_B1_LE[5]} {TX_B1_LE[4]} {TX_B1_LE[3]} {TX_B1_LE[2]} {TX_B1_LE[1]} {TX_B1_LE[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {TX_B2_DSA[5]} {TX_B2_DSA[4]} {TX_B2_DSA[3]} {TX_B2_DSA[2]} {TX_B2_DSA[1]} {TX_B2_DSA[0]}]]
set_property iostandard LVCMOS33 [get_ports [list {TX_B2_LE[7]} {TX_B2_LE[6]} {TX_B2_LE[5]} {TX_B2_LE[4]} {TX_B2_LE[3]} {TX_B2_LE[2]} {TX_B2_LE[1]} {TX_B2_LE[0]}]]
startgroup
set_property package_pin M3 [get_ports {RX_B1_DSA[5]}]
endgroup
startgroup
set_property package_pin K6 [get_ports {RX_B1_DSA[4]}]
endgroup
startgroup
set_property package_pin K5 [get_ports {RX_B1_DSA[3]}]
endgroup
startgroup
set_property package_pin N5 [get_ports {RX_B1_DSA[2]}]
endgroup
startgroup
set_property package_pin M1 [get_ports {RX_B1_DSA[1]}]
endgroup
startgroup
set_property package_pin M2 [get_ports {RX_B1_DSA[0]}]
endgroup
startgroup
set_property package_pin N3 [get_ports {RX_B1_LE[7]}]
endgroup
startgroup
set_property package_pin N1 [get_ports {RX_B1_LE[6]}]
endgroup
startgroup
set_property package_pin P1 [get_ports {RX_B1_LE[5]}]
endgroup
startgroup
set_property package_pin P2 [get_ports {RX_B1_LE[4]}]
endgroup
startgroup
set_property package_pin R1 [get_ports {RX_B1_LE[3]}]
endgroup
startgroup
set_property package_pin R2 [get_ports {RX_B1_LE[2]}]
endgroup
startgroup
set_property package_pin N4 [get_ports {RX_B1_LE[1]}]
endgroup
startgroup
set_property package_pin M4 [get_ports {RX_B1_LE[0]}]
endgroup
startgroup
set_property package_pin G3 [get_ports {RX_B1_LNA_BYPASS[7]}]
endgroup
startgroup
set_property package_pin G5 [get_ports {RX_B1_LNA_BYPASS[6]}]
endgroup
startgroup
set_property package_pin F2 [get_ports {RX_B1_LNA_BYPASS[5]}]
endgroup
startgroup
set_property package_pin H3 [get_ports {RX_B1_LNA_BYPASS[4]}]
endgroup
startgroup
set_property package_pin F1 [get_ports {RX_B1_LNA_BYPASS[3]}]
endgroup
startgroup
set_property package_pin M6 [get_ports {RX_B1_LNA_BYPASS[2]}]
endgroup
startgroup
set_property package_pin L7 [get_ports {RX_B1_LNA_BYPASS[1]}]
endgroup
startgroup
set_property package_pin J6 [get_ports {RX_B1_LNA_BYPASS[0]}]
endgroup
startgroup
set_property package_pin A9 [get_ports {RX_B2_DSA[5]}]
endgroup
startgroup
set_property package_pin A5 [get_ports {RX_B2_DSA[4]}]
endgroup
startgroup
set_property package_pin B5 [get_ports {RX_B2_DSA[3]}]
endgroup
startgroup
set_property package_pin B3 [get_ports {RX_B2_DSA[2]}]
endgroup
startgroup
set_property package_pin A10 [get_ports {RX_B2_DSA[1]}]
endgroup
startgroup
set_property package_pin B10 [get_ports {RX_B2_DSA[0]}]
endgroup
save_constraints
exit
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Sun Oct 27 02:06:17 2024...
INFO: [Common 17-83] Releasing license: PlanAhead
