INFO: [XSIM 43-3496] Using init file passed via -initfile option "C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_classify_top -prj classify.prj -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 --initfile C:/Xilinx/Vivado/2017.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s classify 
Multi-threading is on. Using 2 slave threads.
Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/sim/vhdl/AESL_automem_img.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity AESL_automem_img
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/sim/vhdl/classify.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_classify_top
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/sim/vhdl/classify.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity classify
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/sim/vhdl/classify_mac_mulabkb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity classify_mac_mulabkb_DSP48_0
INFO: [VRFC 10-307] analyzing entity classify_mac_mulabkb
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/sim/vhdl/classify_mac_mulacud.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity classify_mac_mulacud_DSP48_1
INFO: [VRFC 10-307] analyzing entity classify_mac_mulacud
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/sim/vhdl/classify_mac_muladEe.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity classify_mac_muladEe_DSP48_2
INFO: [VRFC 10-307] analyzing entity classify_mac_muladEe
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/sim/vhdl/classify_output.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity classify_output_ram
INFO: [VRFC 10-307] analyzing entity classify_output
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/sim/vhdl/classify_tempOut.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity classify_tempOut_ram
INFO: [VRFC 10-307] analyzing entity classify_tempOut
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/sim/vhdl/classify_W.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity classify_W_rom
INFO: [VRFC 10-307] analyzing entity classify_W
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/sim/vhdl/classify_W_sm.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity classify_W_sm_rom
INFO: [VRFC 10-307] analyzing entity classify_W_sm
INFO: [VRFC 10-163] Analyzing VHDL file "C:/ERTS_repo/Project/Xilinx_hls/neural/neural.prj/solution1/sim/vhdl/RELU.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity RELU
Starting static elaboration
WARNING: [VRFC 10-1303] range is empty (null range) [/proj/xhdhdstaff/saikatb/verific_integ/data/vhdl/src/ieee_2008/numeric_std-body.vhdl:3476]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_textio
Compiling architecture rtl of entity xil_defaultlib.classify_W_rom [classify_w_rom_default]
Compiling architecture arch of entity xil_defaultlib.classify_W [classify_w_default]
Compiling architecture rtl of entity xil_defaultlib.classify_W_sm_rom [classify_w_sm_rom_default]
Compiling architecture arch of entity xil_defaultlib.classify_W_sm [classify_w_sm_default]
Compiling architecture rtl of entity xil_defaultlib.classify_output_ram [\classify_output_ram(1,11)\]
Compiling architecture arch of entity xil_defaultlib.classify_output [classify_output_default]
Compiling architecture rtl of entity xil_defaultlib.classify_tempOut_ram [\classify_tempOut_ram(1,5)\]
Compiling architecture arch of entity xil_defaultlib.classify_tempOut [classify_tempout_default]
Compiling architecture behav of entity xil_defaultlib.RELU [relu_default]
Compiling architecture behav of entity xil_defaultlib.classify_mac_mulabkb_DSP48_0 [classify_mac_mulabkb_dsp48_0_def...]
Compiling architecture arch of entity xil_defaultlib.classify_mac_mulabkb [\classify_mac_mulabkb(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.classify_mac_mulacud_DSP48_1 [classify_mac_mulacud_dsp48_1_def...]
Compiling architecture arch of entity xil_defaultlib.classify_mac_mulacud [\classify_mac_mulacud(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.classify_mac_muladEe_DSP48_2 [classify_mac_muladee_dsp48_2_def...]
Compiling architecture arch of entity xil_defaultlib.classify_mac_muladEe [\classify_mac_muladEe(id=1,num_s...]
Compiling architecture behav of entity xil_defaultlib.classify [classify_default]
Compiling architecture behav of entity xil_defaultlib.AESL_automem_img [aesl_automem_img_default]
Compiling architecture behav of entity xil_defaultlib.apatb_classify_top
Built simulation snapshot classify
