{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1722181074357 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1722181074359 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 28 12:37:54 2024 " "Processing started: Sun Jul 28 12:37:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1722181074359 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1722181074359 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vend -c vend " "Command: quartus_map --read_settings_files=on --write_settings_files=off vend -c vend" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1722181074359 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1722181074544 ""}
{ "Warning" "WSGN_SEARCH_FILE" "vend.vhd 2 1 " "Using design file vend.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vend-behav " "Found design unit 1: vend-behav" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722181074957 ""} { "Info" "ISGN_ENTITY_NAME" "1 vend " "Found entity 1: vend" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722181074957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722181074957 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vend " "Elaborating entity \"vend\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1722181074961 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "sel_out vend.vhd(10) " "VHDL Signal Declaration warning at vend.vhd(10): used explicit default value for signal \"sel_out\" because signal was never assigned a value" {  } { { "vend.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 10 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1722181074963 "|vend"}
{ "Warning" "WSGN_SEARCH_FILE" "reg3.vhd 4 2 " "Using design file reg3.vhd, which is not specified as a design file for the current project, but contains definitions for 4 design units and 2 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 flipflop-behavioral " "Found design unit 1: flipflop-behavioral" {  } { { "reg3.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/reg3.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722181074967 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 reg3-structural " "Found design unit 2: reg3-structural" {  } { { "reg3.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/reg3.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722181074967 ""} { "Info" "ISGN_ENTITY_NAME" "1 flipflop " "Found entity 1: flipflop" {  } { { "reg3.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/reg3.vhd" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722181074967 ""} { "Info" "ISGN_ENTITY_NAME" "2 reg3 " "Found entity 2: reg3" {  } { { "reg3.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/reg3.vhd" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722181074967 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722181074967 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg3 reg3:r0 " "Elaborating entity \"reg3\" for hierarchy \"reg3:r0\"" {  } { { "vend.vhd" "r0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722181074968 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop reg3:r0\|flipflop:ff0 " "Elaborating entity \"flipflop\" for hierarchy \"reg3:r0\|flipflop:ff0\"" {  } { { "reg3.vhd" "ff0" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/reg3.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722181074969 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "load reg3.vhd(18) " "VHDL Process Statement warning at reg3.vhd(18): signal \"load\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg3.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/reg3.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1722181074969 "|vend|reg3:r0|flipflop:ff0"}
{ "Warning" "WSGN_SEARCH_FILE" "comb.vhd 2 1 " "Using design file comb.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 comb-hardware " "Found design unit 1: comb-hardware" {  } { { "comb.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comb.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722181074973 ""} { "Info" "ISGN_ENTITY_NAME" "1 comb " "Found entity 1: comb" {  } { { "comb.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/comb.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722181074973 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722181074973 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "comb comb:cb " "Elaborating entity \"comb\" for hierarchy \"comb:cb\"" {  } { { "vend.vhd" "cb" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722181074974 ""}
{ "Warning" "WSGN_SEARCH_FILE" "datapath.vhd 2 1 " "Using design file datapath.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-hardware " "Found design unit 1: datapath-hardware" {  } { { "datapath.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/datapath.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722181074977 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/datapath.vhd" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1722181074977 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1722181074977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "vend.vhd" "dp" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/vend.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1722181074978 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\" regfile.vhd(140) " "VHDL syntax error at regfile.vhd(140) near text \")\";  expecting an identifier, or \"constant\", or \"file\", or \"signal\", or \"variable\"" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 140 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1722181074981 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\" regfile.vhd(151) " "VHDL syntax error at regfile.vhd(151) near text \"component\";  expecting \";\", or an identifier (\"component\" is a reserved keyword), or \"entity\"" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 151 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1722181074981 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"architecture\";  expecting \";\", or an identifier (\"architecture\" is a reserved keyword), or \"entity\" regfile.vhd(220) " "VHDL syntax error at regfile.vhd(220) near text \"architecture\";  expecting \";\", or an identifier (\"architecture\" is a reserved keyword), or \"entity\"" {  } { { "regfile.vhd" "" { Text "/home/murilo/Documentos/GitHub/lab-circuitos-digitais/maq-vendas/regfile.vhd" 220 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1722181074981 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "584 " "Peak virtual memory: 584 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1722181075078 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sun Jul 28 12:37:55 2024 " "Processing ended: Sun Jul 28 12:37:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1722181075078 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1722181075078 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1722181075078 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722181075078 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus II Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1722181075149 ""}
