Release 14.7 - xst P.20131013 (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.22 secs
 
--> Reading design: TOP.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "TOP.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "TOP"
Output Format                      : NGC
Target Device                      : xc6slx9-2-tqg144

---- Source Options
Top Module Name                    : TOP
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "E:\GIT\spartan6 starter kit\sp6_star_board_test\SEVEN_SIGMENT.vhd" into library work
Parsing entity <SEVEN_SEGMENT>.
Parsing architecture <BEHAVE> of entity <seven_segment>.
Parsing VHDL file "E:\GIT\spartan6 starter kit\sp6_star_board_test\pwm.vhd" into library work
Parsing entity <PWM_TEST>.
Parsing architecture <BEH> of entity <pwm_test>.
Parsing VHDL file "E:\GIT\spartan6 starter kit\sp6_star_board_test\LED_SHIFTER.vhd" into library work
Parsing entity <LED_SHIFTER>.
Parsing architecture <Behavioral> of entity <led_shifter>.
Parsing VHDL file "E:\GIT\spartan6 starter kit\sp6_star_board_test\LCD_CNTROL.vhd" into library work
Parsing entity <LCD>.
Parsing architecture <a> of entity <lcd>.
Parsing VHDL file "E:\GIT\spartan6 starter kit\sp6_star_board_test\top.vhd" into library work
Parsing entity <TOP>.
Parsing architecture <BEHAVIORAL> of entity <top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <TOP> (architecture <BEHAVIORAL>) from library <work>.

Elaborating entity <PWM_TEST> (architecture <BEH>) from library <work>.
WARNING:HDLCompiler:92 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\pwm.vhd" Line 61: pwm_count should be on the sensitivity list of the process

Elaborating entity <SEVEN_SEGMENT> (architecture <BEHAVE>) from library <work>.
WARNING:HDLCompiler:92 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\SEVEN_SIGMENT.vhd" Line 52: reset should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\SEVEN_SIGMENT.vhd" Line 66: reset should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\SEVEN_SIGMENT.vhd" Line 80: bcd should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\SEVEN_SIGMENT.vhd" Line 89: data_disp_1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\SEVEN_SIGMENT.vhd" Line 99: data_disp_2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\SEVEN_SIGMENT.vhd" Line 109: data_disp_3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\SEVEN_SIGMENT.vhd" Line 120: data_disp_4 should be on the sensitivity list of the process

Elaborating entity <LCD> (architecture <a>) from library <work>.
WARNING:HDLCompiler:92 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\top.vhd" Line 253: reset should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\top.vhd" Line 264: reset should be on the sensitivity list of the process

Elaborating entity <LED_SHIFTER> (architecture <Behavioral>) from library <work>.
INFO:HDLCompiler:679 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\LED_SHIFTER.vhd" Line 63. Case statement is complete. others clause is never selected

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <TOP>.
    Related source file is "E:\GIT\spartan6 starter kit\sp6_star_board_test\top.vhd".
INFO:Xst:3210 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\top.vhd" line 181: Output port <sel_disp5> of the instance <INST_SEVEN_SEGMENT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\top.vhd" line 181: Output port <sel_disp6> of the instance <INST_SEVEN_SEGMENT> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\GIT\spartan6 starter kit\sp6_star_board_test\top.vhd" line 207: Output port <LCD_RW> of the instance <INST_LCD> is unconnected or connected to loadless signal.
    Found 27-bit register for signal <COUNT>.
    Found 8-bit register for signal <COUNT_RGB>.
    Found 1-bit register for signal <DC_M2>.
    Found 1-bit register for signal <DC_M1>.
    Found 27-bit adder for signal <COUNT[26]_GND_5_o_add_0_OUT> created at line 256.
    Found 8-bit adder for signal <COUNT_RGB[7]_GND_5_o_add_2_OUT> created at line 267.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  37 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <TOP> synthesized.

Synthesizing Unit <PWM_TEST>.
    Related source file is "E:\GIT\spartan6 starter kit\sp6_star_board_test\pwm.vhd".
    Found 9-bit register for signal <MEAN_COUNT>.
    Found 1-bit register for signal <PWM_OUT>.
    Found 9-bit adder for signal <MEAN_COUNT[8]_GND_6_o_add_1_OUT> created at line 31.
WARNING:Xst:737 - Found 1-bit latch for signal <PWM_COUNT_BUFF<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PWM_COUNT_BUFF<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PWM_COUNT_BUFF<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PWM_COUNT_BUFF<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PWM_COUNT_BUFF<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PWM_COUNT_BUFF<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PWM_COUNT_BUFF<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <PWM_COUNT_BUFF<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 9-bit comparator equal for signal <MEAN_COUNT[8]_GND_6_o_equal_7_o> created at line 45
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  10 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <PWM_TEST> synthesized.

Synthesizing Unit <SEVEN_SEGMENT>.
    Related source file is "E:\GIT\spartan6 starter kit\sp6_star_board_test\SEVEN_SIGMENT.vhd".
WARNING:Xst:647 - Input <data_disp_5> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <data_disp_6> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit register for signal <COUNT>.
    Found 3-bit register for signal <BCD>.
    Found 16-bit adder for signal <COUNT[15]_GND_16_o_add_0_OUT> created at line 56.
    Found 3-bit adder for signal <BCD[2]_GND_16_o_add_3_OUT> created at line 70.
    Found 16x7-bit Read Only RAM for signal <DISP>
    Found 8x5-bit Read Only RAM for signal <_n0061>
    Found 1-bit 4-to-1 multiplexer for signal <BCD[2]_COUNT_BCD[3]_Mux_18_o> created at line 80.
    Found 1-bit 4-to-1 multiplexer for signal <BCD[2]_COUNT_BCD[2]_Mux_20_o> created at line 80.
    Found 1-bit 4-to-1 multiplexer for signal <BCD[2]_COUNT_BCD[1]_Mux_22_o> created at line 80.
    Found 1-bit 4-to-1 multiplexer for signal <BCD[2]_COUNT_BCD[0]_Mux_24_o> created at line 80.
WARNING:Xst:737 - Found 1-bit latch for signal <sel_disp1>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sel_disp2>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sel_disp3>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <sel_disp4>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_BCD<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_BCD<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_BCD<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <COUNT_BCD<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred  19 D-type flip-flop(s).
	inferred   8 Latch(s).
	inferred   4 Multiplexer(s).
Unit <SEVEN_SEGMENT> synthesized.

Synthesizing Unit <LCD>.
    Related source file is "E:\GIT\spartan6 starter kit\sp6_star_board_test\LCD_CNTROL.vhd".
    Found 1-bit register for signal <LCD_E>.
    Found 8-bit register for signal <DATA_BUS_VALUE>.
    Found 5-bit register for signal <next_command>.
    Found 5-bit register for signal <state>.
    Found 1-bit register for signal <LCD_RS>.
    Found 1-bit register for signal <LCD_RW>.
    Found 1-bit register for signal <CLK_400HZ>.
    Found 1-bit register for signal <LINE>.
    Found 16-bit register for signal <CLK_COUNT_400HZ>.
    Found 16-bit adder for signal <CLK_COUNT_400HZ[15]_GND_33_o_add_2_OUT> created at line 50.
    Found 16-bit comparator greater for signal <CLK_COUNT_400HZ[15]_GND_33_o_LessThan_2_o> created at line 49
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <LCD> synthesized.

Synthesizing Unit <LED_SHIFTER>.
    Related source file is "E:\GIT\spartan6 starter kit\sp6_star_board_test\LED_SHIFTER.vhd".
    Found 16x8-bit Read Only RAM for signal <LED>
    Summary:
	inferred   1 RAM(s).
Unit <LED_SHIFTER> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port Read Only RAM                    : 1
 16x8-bit single-port Read Only RAM                    : 1
 8x5-bit single-port Read Only RAM                     : 1
# Adders/Subtractors                                   : 6
 16-bit adder                                          : 2
 27-bit adder                                          : 1
 3-bit adder                                           : 1
 8-bit adder                                           : 1
 9-bit adder                                           : 1
# Registers                                            : 16
 1-bit register                                        : 7
 16-bit register                                       : 2
 27-bit register                                       : 1
 3-bit register                                        : 1
 5-bit register                                        : 2
 8-bit register                                        : 2
 9-bit register                                        : 1
# Latches                                              : 16
 1-bit latch                                           : 16
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 9-bit comparator equal                                : 1
# Multiplexers                                         : 48
 1-bit 2-to-1 multiplexer                              : 9
 1-bit 4-to-1 multiplexer                              : 4
 16-bit 2-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 14
 8-bit 2-to-1 multiplexer                              : 19
 9-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <LCD>.
The following registers are absorbed into counter <CLK_COUNT_400HZ>: 1 register on signal <CLK_COUNT_400HZ>.
Unit <LCD> synthesized (advanced).

Synthesizing (advanced) Unit <LED_SHIFTER>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_LED> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 8-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <IND>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <LED>           |          |
    -----------------------------------------------------------------------
Unit <LED_SHIFTER> synthesized (advanced).

Synthesizing (advanced) Unit <PWM_TEST>.
The following registers are absorbed into counter <MEAN_COUNT>: 1 register on signal <MEAN_COUNT>.
Unit <PWM_TEST> synthesized (advanced).

Synthesizing (advanced) Unit <SEVEN_SEGMENT>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
The following registers are absorbed into counter <BCD>: 1 register on signal <BCD>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram__n0061> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 5-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <BCD>           |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_DISP> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <COUNT_BCD>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <DISP>          |          |
    -----------------------------------------------------------------------
Unit <SEVEN_SEGMENT> synthesized (advanced).

Synthesizing (advanced) Unit <TOP>.
The following registers are absorbed into counter <COUNT>: 1 register on signal <COUNT>.
The following registers are absorbed into counter <COUNT_RGB>: 1 register on signal <COUNT_RGB>.
Unit <TOP> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 3
 16x7-bit single-port distributed Read Only RAM        : 1
 16x8-bit single-port distributed Read Only RAM        : 1
 8x5-bit single-port distributed Read Only RAM         : 1
# Counters                                             : 6
 16-bit up counter                                     : 2
 27-bit up counter                                     : 1
 3-bit up counter                                      : 1
 8-bit up counter                                      : 1
 9-bit up counter                                      : 1
# Registers                                            : 25
 Flip-Flops                                            : 25
# Comparators                                          : 2
 16-bit comparator greater                             : 1
 9-bit comparator equal                                : 1
# Multiplexers                                         : 45
 1-bit 2-to-1 multiplexer                              : 8
 1-bit 4-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 14
 8-bit 2-to-1 multiplexer                              : 19

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <COUNT_15> of sequential type is unconnected in block <SEVEN_SEGMENT>.
WARNING:Xst:2677 - Node <COUNT_23> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <COUNT_24> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <COUNT_25> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <COUNT_26> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <COUNT_RGB_4> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <COUNT_RGB_5> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <COUNT_RGB_6> of sequential type is unconnected in block <TOP>.
WARNING:Xst:2677 - Node <COUNT_RGB_7> of sequential type is unconnected in block <TOP>.
WARNING:Xst:3002 - This design contains one or more registers/latches that are directly
   incompatible with the Spartan6 architecture. The two primary causes of this is
   either a register or latch described with both an asynchronous set and
   asynchronous reset, or a register or latch described with an asynchronous
   set or reset which however has an initialization value of the opposite 
   polarity (i.e. asynchronous reset with an initialization value of 1).
    While this circuit can be built, it creates a sub-optimal implementation
   in terms of area, power and performance. For a more optimal implementation
   Xilinx highly recommends one of the following:

          1) Remove either the set or reset from all registers and latches
             if not needed for required functionality
          2) Modify the code in order to produce a synchronous set
             and/or reset (both is preferred)
          3) Ensure all registers have the same initialization value as the
             described asynchronous set or reset polarity
          4) Use the -async_to_sync option to transform the asynchronous
             set/reset to synchronous operation
             (timing simulation highly recommended when using this option)

  Please refer to http://www.xilinx.com search string "Spartan6 asynchronous set/reset" for more details.

  List of register instances with asynchronous set or reset and opposite initialization value:
    state_4 in unit <LCD>
    state_2 in unit <LCD>
    state_1 in unit <LCD>


Optimizing unit <TOP> ...

Optimizing unit <PWM_TEST> ...

Optimizing unit <SEVEN_SEGMENT> ...

Optimizing unit <LCD> ...
WARNING:Xst:1710 - FF/Latch <INST_LCD/CLK_COUNT_400HZ_15> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <INST_LCD/CLK_COUNT_400HZ_14> (without init value) has a constant value of 0 in block <TOP>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <COUNT_0> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_0> 
INFO:Xst:2261 - The FF/Latch <COUNT_1> in Unit <TOP> is equivalent to the following 2 FFs/Latches, which will be removed : <INST_PWM_TEST/MEAN_COUNT_1> <INST_SEVEN_SEGMENT/COUNT_1> 
INFO:Xst:2261 - The FF/Latch <COUNT_2> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_2> 
INFO:Xst:2261 - The FF/Latch <COUNT_3> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_3> 
INFO:Xst:2261 - The FF/Latch <COUNT_4> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_4> 
INFO:Xst:2261 - The FF/Latch <COUNT_5> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_5> 
INFO:Xst:2261 - The FF/Latch <COUNT_6> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_6> 
INFO:Xst:2261 - The FF/Latch <COUNT_7> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_7> 
INFO:Xst:2261 - The FF/Latch <COUNT_8> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_8> 
INFO:Xst:2261 - The FF/Latch <COUNT_9> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_9> 
INFO:Xst:2261 - The FF/Latch <COUNT_10> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_10> 
INFO:Xst:2261 - The FF/Latch <COUNT_11> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_11> 
INFO:Xst:2261 - The FF/Latch <COUNT_12> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_12> 
INFO:Xst:2261 - The FF/Latch <COUNT_13> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_13> 
INFO:Xst:2261 - The FF/Latch <COUNT_14> in Unit <TOP> is equivalent to the following FF/Latch, which will be removed : <INST_SEVEN_SEGMENT/COUNT_14> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block TOP, actual ratio is 2.
WARNING:Xst:1426 - The value init of the FF/Latch INST_LCD/state_4_LD hinder the constant cleaning in the block TOP.
   You should achieve better results by setting this init to 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 80
 Flip-Flops                                            : 80

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : TOP.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 223
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 25
#      LUT2                        : 9
#      LUT3                        : 10
#      LUT4                        : 18
#      LUT5                        : 8
#      LUT6                        : 49
#      MUXCY                       : 46
#      VCC                         : 1
#      XORCY                       : 49
# FlipFlops/Latches                : 97
#      FD                          : 6
#      FDC                         : 40
#      FDCE                        : 7
#      FDE                         : 1
#      FDP                         : 4
#      FDPE                        : 7
#      FDR                         : 15
#      LD                          : 17
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 49
#      IBUF                        : 12
#      OBUF                        : 37

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:              85  out of  11440     0%  
 Number of Slice LUTs:                  126  out of   5720     2%  
    Number used as Logic:               126  out of   5720     2%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    134
   Number with an unused Flip Flop:      49  out of    134    36%  
   Number with an unused LUT:             8  out of    134     5%  
   Number of fully used LUT-FF pairs:    77  out of    134    57%  
   Number of unique control sets:        12

IO Utilization: 
 Number of IOs:                          50
 Number of bonded IOBs:                  50  out of    102    49%  
    IOB Flip Flops/Latches:              12

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                3  out of     16    18%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+----------------------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)                  | Load  |
---------------------------------------------+----------------------------------------+-------+
CLK_12MHZ                                    | BUFGP                                  | 49    |
COUNT_22                                     | NONE(COUNT_RGB_0)                      | 4     |
INST_PWM_TEST/LATCH(INST_PWM_TEST/LATCH<8>:O)| NONE(*)(INST_PWM_TEST/PWM_COUNT_BUFF_1)| 8     |
COUNT_14                                     | NONE(INST_SEVEN_SEGMENT/BCD_2)         | 3     |
INST_SEVEN_SEGMENT/BCD_2                     | NONE(INST_SEVEN_SEGMENT/sel_disp4)     | 8     |
INST_LCD/CLK_400HZ                           | BUFG                                   | 24    |
KEY_0                                        | IBUF+BUFG                              | 1     |
---------------------------------------------+----------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.786ns (Maximum Frequency: 208.943MHz)
   Minimum input arrival time before clock: 4.782ns
   Maximum output required time after clock: 5.687ns
   Maximum combinational path delay: 5.961ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK_12MHZ'
  Clock period: 4.632ns (frequency: 215.878MHz)
  Total number of paths / destination ports: 2167 / 49
-------------------------------------------------------------------------
Delay:               4.632ns (Levels of Logic = 16)
  Source:            INST_LCD/CLK_COUNT_400HZ_8 (FF)
  Destination:       INST_LCD/CLK_COUNT_400HZ_13 (FF)
  Source Clock:      CLK_12MHZ rising
  Destination Clock: CLK_12MHZ rising

  Data Path: INST_LCD/CLK_COUNT_400HZ_8 to INST_LCD/CLK_COUNT_400HZ_13
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   1.181  INST_LCD/CLK_COUNT_400HZ_8 (INST_LCD/CLK_COUNT_400HZ_8)
     LUT6:I0->O           15   0.254   1.155  INST_LCD/CLK_COUNT_400HZ[15]_GND_33_o_LessThan_2_o_inv1_inv21 (INST_LCD/CLK_COUNT_400HZ[15]_GND_33_o_LessThan_2_o_inv1_inv2)
     LUT6:I5->O            1   0.254   0.681  INST_LCD/CLK_COUNT_400HZ[15]_GND_33_o_LessThan_2_o_inv1_inv22 (INST_LCD/CLK_COUNT_400HZ[15]_GND_33_o_LessThan_2_o_inv1_inv)
     MUXCY:CI->O           1   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<0> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<1> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<2> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<3> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<4> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<5> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<6> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<7> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<8> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<9> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<10> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<11> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<11>)
     MUXCY:CI->O           0   0.023   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_cy<12> (INST_LCD/Mcount_CLK_COUNT_400HZ_cy<12>)
     XORCY:CI->O           1   0.206   0.000  INST_LCD/Mcount_CLK_COUNT_400HZ_xor<13> (INST_LCD/Mcount_CLK_COUNT_400HZ13)
     FDR:D                     0.074          INST_LCD/CLK_COUNT_400HZ_13
    ----------------------------------------
    Total                      4.632ns (1.615ns logic, 3.017ns route)
                                       (34.9% logic, 65.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'COUNT_22'
  Clock period: 2.360ns (frequency: 423.819MHz)
  Total number of paths / destination ports: 10 / 4
-------------------------------------------------------------------------
Delay:               2.360ns (Levels of Logic = 5)
  Source:            COUNT_RGB_0 (FF)
  Destination:       COUNT_RGB_3 (FF)
  Source Clock:      COUNT_22 rising
  Destination Clock: COUNT_22 rising

  Data Path: COUNT_RGB_0 to COUNT_RGB_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.525   1.038  COUNT_RGB_0 (COUNT_RGB_0)
     INV:I->O              1   0.255   0.000  Mcount_COUNT_RGB_lut<0>_INV_0 (Mcount_COUNT_RGB_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mcount_COUNT_RGB_cy<0> (Mcount_COUNT_RGB_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcount_COUNT_RGB_cy<1> (Mcount_COUNT_RGB_cy<1>)
     MUXCY:CI->O           0   0.023   0.000  Mcount_COUNT_RGB_cy<2> (Mcount_COUNT_RGB_cy<2>)
     XORCY:CI->O           1   0.206   0.000  Mcount_COUNT_RGB_xor<3> (Result<3>1)
     FDC:D                     0.074          COUNT_RGB_3
    ----------------------------------------
    Total                      2.360ns (1.322ns logic, 1.038ns route)
                                       (56.0% logic, 44.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'COUNT_14'
  Clock period: 3.189ns (frequency: 313.578MHz)
  Total number of paths / destination ports: 15 / 6
-------------------------------------------------------------------------
Delay:               3.189ns (Levels of Logic = 1)
  Source:            INST_SEVEN_SEGMENT/BCD_2 (FF)
  Destination:       INST_SEVEN_SEGMENT/BCD_2 (FF)
  Source Clock:      COUNT_14 rising
  Destination Clock: COUNT_14 rising

  Data Path: INST_SEVEN_SEGMENT/BCD_2 to INST_SEVEN_SEGMENT/BCD_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              7   0.525   1.186  INST_SEVEN_SEGMENT/BCD_2 (INST_SEVEN_SEGMENT/BCD_2)
     LUT4:I0->O            3   0.254   0.765  INST_SEVEN_SEGMENT/RESET_BCD[2]_OR_20_o1 (INST_SEVEN_SEGMENT/RESET_BCD[2]_OR_20_o)
     FDC:CLR                   0.459          INST_SEVEN_SEGMENT/BCD_0
    ----------------------------------------
    Total                      3.189ns (1.238ns logic, 1.951ns route)
                                       (38.8% logic, 61.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'INST_LCD/CLK_400HZ'
  Clock period: 4.786ns (frequency: 208.943MHz)
  Total number of paths / destination ports: 318 / 39
-------------------------------------------------------------------------
Delay:               4.786ns (Levels of Logic = 2)
  Source:            INST_LCD/state_1_C_1 (FF)
  Destination:       INST_LCD/DATA_BUS_VALUE_7 (FF)
  Source Clock:      INST_LCD/CLK_400HZ rising
  Destination Clock: INST_LCD/CLK_400HZ rising

  Data Path: INST_LCD/state_1_C_1 to INST_LCD/DATA_BUS_VALUE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.525   0.834  INST_LCD/state_1_C_1 (INST_LCD/state_1_C_1)
     LUT3:I1->O           20   0.250   1.514  INST_LCD/state_11 (INST_LCD/state_1)
     LUT5:I2->O           14   0.235   1.126  INST_LCD/_n0190_inv1 (INST_LCD/_n0190_inv)
     FDCE:CE                   0.302          INST_LCD/DATA_BUS_VALUE_0
    ----------------------------------------
    Total                      4.786ns (1.312ns logic, 3.474ns route)
                                       (27.4% logic, 72.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK_12MHZ'
  Total number of paths / destination ports: 48 / 48
-------------------------------------------------------------------------
Offset:              4.782ns (Levels of Logic = 2)
  Source:            KEY_0 (PAD)
  Destination:       COUNT_0 (FF)
  Destination Clock: CLK_12MHZ rising

  Data Path: KEY_0 to COUNT_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  KEY_0_IBUF (KEY_0_IBUF)
     INV:I->O             70   0.255   1.975  KEY_0_IBUF_BUFG_LUT1_INV_0 (KEY_0_IBUF_BUFG_LUT1)
     FDC:CLR                   0.459          COUNT_0
    ----------------------------------------
    Total                      4.782ns (2.042ns logic, 2.740ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'COUNT_22'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              4.782ns (Levels of Logic = 2)
  Source:            KEY_0 (PAD)
  Destination:       COUNT_RGB_0 (FF)
  Destination Clock: COUNT_22 rising

  Data Path: KEY_0 to COUNT_RGB_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  KEY_0_IBUF (KEY_0_IBUF)
     INV:I->O             70   0.255   1.975  KEY_0_IBUF_BUFG_LUT1_INV_0 (KEY_0_IBUF_BUFG_LUT1)
     FDC:CLR                   0.459          COUNT_RGB_0
    ----------------------------------------
    Total                      4.782ns (2.042ns logic, 2.740ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'INST_PWM_TEST/LATCH'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              2.045ns (Levels of Logic = 1)
  Source:            SLIDE_SW<1> (PAD)
  Destination:       INST_PWM_TEST/PWM_COUNT_BUFF_1 (LATCH)
  Destination Clock: INST_PWM_TEST/LATCH falling

  Data Path: SLIDE_SW<1> to INST_PWM_TEST/PWM_COUNT_BUFF_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.681  SLIDE_SW_1_IBUF (SLIDE_SW_1_IBUF)
     LD:D                      0.036          INST_PWM_TEST/PWM_COUNT_BUFF_1
    ----------------------------------------
    Total                      2.045ns (1.364ns logic, 0.681ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'COUNT_14'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              3.572ns (Levels of Logic = 2)
  Source:            KEY_0 (PAD)
  Destination:       INST_SEVEN_SEGMENT/BCD_2 (FF)
  Destination Clock: COUNT_14 rising

  Data Path: KEY_0 to INST_SEVEN_SEGMENT/BCD_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.766  KEY_0_IBUF (KEY_0_IBUF)
     LUT4:I3->O            3   0.254   0.765  INST_SEVEN_SEGMENT/RESET_BCD[2]_OR_20_o1 (INST_SEVEN_SEGMENT/RESET_BCD[2]_OR_20_o)
     FDC:CLR                   0.459          INST_SEVEN_SEGMENT/BCD_0
    ----------------------------------------
    Total                      3.572ns (2.041ns logic, 1.531ns route)
                                       (57.1% logic, 42.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'INST_LCD/CLK_400HZ'
  Total number of paths / destination ports: 21 / 21
-------------------------------------------------------------------------
Offset:              4.782ns (Levels of Logic = 2)
  Source:            KEY_0 (PAD)
  Destination:       INST_LCD/DATA_BUS_VALUE_7 (FF)
  Destination Clock: INST_LCD/CLK_400HZ rising

  Data Path: KEY_0 to INST_LCD/DATA_BUS_VALUE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.328   0.765  KEY_0_IBUF (KEY_0_IBUF)
     INV:I->O             70   0.255   1.975  KEY_0_IBUF_BUFG_LUT1_INV_0 (KEY_0_IBUF_BUFG_LUT1)
     FDPE:PRE                  0.459          INST_LCD/next_command_0
    ----------------------------------------
    Total                      4.782ns (2.042ns logic, 2.740ns route)
                                       (42.7% logic, 57.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'INST_LCD/CLK_400HZ'
  Total number of paths / destination ports: 10 / 10
-------------------------------------------------------------------------
Offset:              4.162ns (Levels of Logic = 1)
  Source:            INST_LCD/LCD_E (FF)
  Destination:       LCD_EN (PAD)
  Source Clock:      INST_LCD/CLK_400HZ rising

  Data Path: INST_LCD/LCD_E to LCD_EN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              2   0.525   0.725  INST_LCD/LCD_E (INST_LCD/LCD_E)
     OBUF:I->O                 2.912          LCD_EN_OBUF (LCD_EN)
    ----------------------------------------
    Total                      4.162ns (3.437ns logic, 0.725ns route)
                                       (82.6% logic, 17.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'COUNT_22'
  Total number of paths / destination ports: 34 / 11
-------------------------------------------------------------------------
Offset:              5.687ns (Levels of Logic = 2)
  Source:            COUNT_RGB_0 (FF)
  Destination:       LED<7> (PAD)
  Source Clock:      COUNT_22 rising

  Data Path: COUNT_RGB_0 to LED<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q             11   0.525   1.315  COUNT_RGB_0 (COUNT_RGB_0)
     LUT4:I0->O            1   0.254   0.681  Inst_LED_SHIFTER/Mram_LED11 (LED_0_OBUF)
     OBUF:I->O                 2.912          LED_0_OBUF (LED<0>)
    ----------------------------------------
    Total                      5.687ns (3.691ns logic, 1.996ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK_12MHZ'
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Offset:              5.098ns (Levels of Logic = 2)
  Source:            INST_LCD/CLK_400HZ (FF)
  Destination:       BUZZER (PAD)
  Source Clock:      CLK_12MHZ rising

  Data Path: INST_LCD/CLK_400HZ to BUZZER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.525   0.726  INST_LCD/CLK_400HZ (INST_LCD/CLK_400HZ)
     LUT2:I1->O            1   0.254   0.681  Mmux_BUZZER11 (BUZZER_OBUF)
     OBUF:I->O                 2.912          BUZZER_OBUF (BUZZER)
    ----------------------------------------
    Total                      5.098ns (3.691ns logic, 1.407ns route)
                                       (72.4% logic, 27.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'INST_SEVEN_SEGMENT/BCD_2'
  Total number of paths / destination ports: 32 / 11
-------------------------------------------------------------------------
Offset:              5.614ns (Levels of Logic = 2)
  Source:            INST_SEVEN_SEGMENT/COUNT_BCD_1 (LATCH)
  Destination:       SIG_A (PAD)
  Source Clock:      INST_SEVEN_SEGMENT/BCD_2 rising

  Data Path: INST_SEVEN_SEGMENT/COUNT_BCD_1 to SIG_A
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               7   0.581   1.186  INST_SEVEN_SEGMENT/COUNT_BCD_1 (INST_SEVEN_SEGMENT/COUNT_BCD_1)
     LUT4:I0->O            1   0.254   0.681  INST_SEVEN_SEGMENT/DISP<0>1 (SIG_A_OBUF)
     OBUF:I->O                 2.912          SIG_A_OBUF (SIG_A)
    ----------------------------------------
    Total                      5.614ns (3.747ns logic, 1.867ns route)
                                       (66.7% logic, 33.3% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               5.961ns (Levels of Logic = 3)
  Source:            KEY_2 (PAD)
  Destination:       BUZZER (PAD)

  Data Path: KEY_2 to BUZZER
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.328   0.790  KEY_2_IBUF (KEY_2_IBUF)
     LUT2:I0->O            1   0.250   0.681  Mmux_BUZZER11 (BUZZER_OBUF)
     OBUF:I->O                 2.912          BUZZER_OBUF (BUZZER)
    ----------------------------------------
    Total                      5.961ns (4.490ns logic, 1.471ns route)
                                       (75.3% logic, 24.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock CLK_12MHZ
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
CLK_12MHZ          |    4.632|         |         |         |
INST_PWM_TEST/LATCH|         |    4.432|         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock COUNT_14
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
COUNT_14       |    3.189|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock COUNT_22
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
COUNT_22       |    2.360|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock INST_LCD/CLK_400HZ
------------------+---------+---------+---------+---------+
                  | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock      |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------+---------+---------+---------+---------+
INST_LCD/CLK_400HZ|    4.786|         |         |         |
KEY_0             |    5.097|         |         |         |
------------------+---------+---------+---------+---------+

Clock to Setup on destination clock INST_SEVEN_SEGMENT/BCD_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
COUNT_14       |    1.968|         |         |         |
COUNT_22       |    1.599|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.60 secs
 
--> 

Total memory usage is 237600 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   41 (   0 filtered)
Number of infos    :   22 (   0 filtered)

