

================================================================
== Vivado HLS Report for 'inference_sm'
================================================================
* Date:           Tue Jun  7 02:03:08 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        convnet_cpp
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx690tffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      9.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  474|  474|  474|  474|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------+-----------------------------+-----+-----+-----+-----+---------+
        |                                        |                             |  Latency  |  Interval | Pipeline|
        |                Instance                |            Module           | min | max | min | max |   Type  |
        +----------------------------------------+-----------------------------+-----+-----+-----+-----+---------+
        |grp_inference_mult_1_84_84_10_s_fu_364  |inference_mult_1_84_84_10_s  |  441|  441|  441|  441|   none  |
        |grp_inference_add_1_10_s_fu_552         |inference_add_1_10_s         |   17|   17|   17|   17|   none  |
        +----------------------------------------+-----------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                    |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- L_softmax_label7  |   11|   11|         3|          1|          1|    10|    yes   |
        +--------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     148|
|FIFO             |        -|      -|       -|       -|
|Instance         |        0|     42|   13552|    8164|
|Memory           |        0|      -|     512|      12|
|Multiplexer      |        -|      -|       -|      80|
|Register         |        -|      -|      99|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|     42|   14163|    8404|
+-----------------+---------+-------+--------+--------+
|Available        |     2940|   3600|  866400|  433200|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      1|       1|       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    +----------------------------------------+------------------------------+---------+-------+-------+------+
    |                Instance                |            Module            | BRAM_18K| DSP48E|   FF  |  LUT |
    +----------------------------------------+------------------------------+---------+-------+-------+------+
    |grp_inference_add_1_10_s_fu_552         |inference_add_1_10_s          |        0|      2|    377|   339|
    |inference_fcmp_32ns_32ns_1_1_U1931      |inference_fcmp_32ns_32ns_1_1  |        0|      0|     66|    72|
    |grp_inference_mult_1_84_84_10_s_fu_364  |inference_mult_1_84_84_10_s   |        0|     40|  13109|  7753|
    +----------------------------------------+------------------------------+---------+-------+-------+------+
    |Total                                   |                              |        0|     42|  13552|  8164|
    +----------------------------------------+------------------------------+---------+-------+-------+------+

    * DSP48: 
    N/A

    * Memory: 
    +---------+--------------------+---------+----+----+------+-----+------+-------------+
    |  Memory |       Module       | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------+--------------------+---------+----+----+------+-----+------+-------------+
    |T_0_0_U  |inference_sm_T_0_0  |        0|  64|   2|     3|   32|     1|           96|
    |T_1_0_U  |inference_sm_T_0_0  |        0|  64|   2|     3|   32|     1|           96|
    |S_0_0_U  |inference_sm_T_0_0  |        0|  64|   2|     3|   32|     1|           96|
    |S_1_0_U  |inference_sm_T_0_0  |        0|  64|   2|     3|   32|     1|           96|
    |T_2_0_U  |inference_sm_T_2_0  |        0|  64|   1|     2|   32|     1|           64|
    |T_3_0_U  |inference_sm_T_2_0  |        0|  64|   1|     2|   32|     1|           64|
    |S_2_0_U  |inference_sm_T_2_0  |        0|  64|   1|     2|   32|     1|           64|
    |S_3_0_U  |inference_sm_T_2_0  |        0|  64|   1|     2|   32|     1|           64|
    +---------+--------------------+---------+----+----+------+-----+------+-------------+
    |Total    |                    |        0| 512|  12|    20|  256|     8|          640|
    +---------+--------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_581_p2  |     +    |      0|  0|   4|           4|           1|
    |j_fu_629_p2                    |     +    |      0|  0|   4|           4|           1|
    |tmp_4_i_fu_764_p2              |     +    |      0|  0|   4|           4|           4|
    |j_i_mid2_fu_593_p3             |  Select  |      0|  0|   4|           1|           1|
    |max_val_fu_666_p3              |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp1_i_fu_640_p3           |  Select  |      0|  0|  32|           1|          32|
    |sel_tmp3_i_fu_653_p3           |  Select  |      0|  0|  32|           1|          32|
    |tmp_6_fu_752_p2                |    and   |      0|  0|   1|           1|           1|
    |tmp_8_fu_758_p2                |    and   |      0|  0|   1|           1|           1|
    |exitcond_flatten_fu_575_p2     |   icmp   |      0|  0|   2|           4|           4|
    |exitcond_i_fu_587_p2           |   icmp   |      0|  0|   2|           4|           4|
    |notlhs1_fu_734_p2              |   icmp   |      0|  0|   3|           8|           2|
    |notlhs_fu_716_p2               |   icmp   |      0|  0|   3|           8|           2|
    |notrhs2_fu_740_p2              |   icmp   |      0|  0|   8|          23|           1|
    |notrhs_fu_722_p2               |   icmp   |      0|  0|   8|          23|           1|
    |sel_tmp2_i_fu_648_p2           |   icmp   |      0|  0|   1|           2|           1|
    |sel_tmp4_i_fu_661_p2           |   icmp   |      0|  0|   2|           2|           3|
    |sel_tmp_i_fu_635_p2            |   icmp   |      0|  0|   1|           2|           1|
    |ap_sig_bdd_302                 |    or    |      0|  0|   1|           1|           1|
    |i_i_mid2_fu_601_p2             |    or    |      0|  0|   1|           1|           1|
    |tmp_4_fu_728_p2                |    or    |      0|  0|   1|           1|           1|
    |tmp_5_fu_746_p2                |    or    |      0|  0|   1|           1|           1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 148|          98|         128|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |S_0_0_address0          |   2|          3|    2|          6|
    |S_0_0_ce0               |   1|          3|    1|          3|
    |S_0_0_we0               |   1|          2|    1|          2|
    |S_1_0_address0          |   2|          3|    2|          6|
    |S_1_0_ce0               |   1|          3|    1|          3|
    |S_1_0_we0               |   1|          2|    1|          2|
    |S_2_0_address0          |   1|          3|    1|          3|
    |S_2_0_ce0               |   1|          3|    1|          3|
    |S_2_0_we0               |   1|          2|    1|          2|
    |S_3_0_address0          |   1|          3|    1|          3|
    |S_3_0_ce0               |   1|          3|    1|          3|
    |S_3_0_we0               |   1|          2|    1|          2|
    |T_0_0_address0          |   2|          3|    2|          6|
    |T_0_0_ce0               |   1|          3|    1|          3|
    |T_0_0_we0               |   1|          2|    1|          2|
    |T_1_0_address0          |   2|          3|    2|          6|
    |T_1_0_ce0               |   1|          3|    1|          3|
    |T_1_0_we0               |   1|          2|    1|          2|
    |T_2_0_address0          |   1|          3|    1|          3|
    |T_2_0_ce0               |   1|          3|    1|          3|
    |T_2_0_we0               |   1|          2|    1|          2|
    |T_3_0_address0          |   1|          3|    1|          3|
    |T_3_0_ce0               |   1|          3|    1|          3|
    |T_3_0_we0               |   1|          2|    1|          2|
    |X_0_0_ce0               |   1|          2|    1|          2|
    |X_0_0_ce1               |   1|          2|    1|          2|
    |X_1_0_ce0               |   1|          2|    1|          2|
    |X_1_0_ce1               |   1|          2|    1|          2|
    |X_2_0_ce0               |   1|          2|    1|          2|
    |X_2_0_ce1               |   1|          2|    1|          2|
    |X_3_0_ce0               |   1|          2|    1|          2|
    |X_3_0_ce1               |   1|          2|    1|          2|
    |ap_NS_fsm               |   1|          7|    1|          7|
    |ap_reg_ppiten_pp0_it2   |   1|          2|    1|          2|
    |i_i_phi_fu_346_p4       |   1|          2|    1|          2|
    |i_i_reg_342             |   1|          2|    1|          2|
    |indvar_flatten_reg_331  |   4|          2|    4|          8|
    |j_i_reg_353             |   4|          2|    4|          8|
    |max_val_1_fu_244        |  32|          2|   32|         64|
    +------------------------+----+-----------+-----+-----------+
    |Total                   |  80|         99|   80|        185|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------+----+----+-----+-----------+
    |                             Name                             | FF | LUT| Bits| Const Bits|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                     |   6|   0|    6|          0|
    |ap_done_reg                                                   |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it0                                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1                                         |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it2                                         |   1|   0|    1|          0|
    |ap_reg_ppstg_exitcond_flatten_reg_785_pp0_it1                 |   1|   0|    1|          0|
    |ap_reg_ppstg_i_i_mid2_reg_799_pp0_it1                         |   1|   0|    1|          0|
    |ap_reg_ppstg_j_i_mid2_reg_794_pp0_it1                         |   4|   0|    4|          0|
    |exitcond_flatten_reg_785                                      |   1|   0|    1|          0|
    |grp_inference_add_1_10_s_fu_552_ap_start_ap_start_reg         |   1|   0|    1|          0|
    |grp_inference_mult_1_84_84_10_s_fu_364_ap_start_ap_start_reg  |   1|   0|    1|          0|
    |i_i_mid2_reg_799                                              |   1|   0|    1|          0|
    |i_i_reg_342                                                   |   1|   0|    1|          0|
    |indvar_flatten_reg_331                                        |   4|   0|    4|          0|
    |j_i_mid2_reg_794                                              |   4|   0|    4|          0|
    |j_i_reg_353                                                   |   4|   0|    4|          0|
    |max_val_1_fu_244                                              |  32|   0|   32|          0|
    |max_val_reg_837                                               |  32|   0|   32|          0|
    |tmp_1_reg_805                                                 |   2|   0|    2|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+
    |Total                                                         |  99|   0|   99|          0|
    +--------------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+----------------+-----+-----+------------+--------------+--------------+
|ap_clk          |  in |    1| ap_ctrl_hs | inference_sm | return value |
|ap_rst          |  in |    1| ap_ctrl_hs | inference_sm | return value |
|ap_start        |  in |    1| ap_ctrl_hs | inference_sm | return value |
|ap_done         | out |    1| ap_ctrl_hs | inference_sm | return value |
|ap_continue     |  in |    1| ap_ctrl_hs | inference_sm | return value |
|ap_idle         | out |    1| ap_ctrl_hs | inference_sm | return value |
|ap_ready        | out |    1| ap_ctrl_hs | inference_sm | return value |
|X_0_0_address0  | out |    5|  ap_memory |     X_0_0    |     array    |
|X_0_0_ce0       | out |    1|  ap_memory |     X_0_0    |     array    |
|X_0_0_q0        |  in |   32|  ap_memory |     X_0_0    |     array    |
|X_0_0_address1  | out |    5|  ap_memory |     X_0_0    |     array    |
|X_0_0_ce1       | out |    1|  ap_memory |     X_0_0    |     array    |
|X_0_0_q1        |  in |   32|  ap_memory |     X_0_0    |     array    |
|X_1_0_address0  | out |    5|  ap_memory |     X_1_0    |     array    |
|X_1_0_ce0       | out |    1|  ap_memory |     X_1_0    |     array    |
|X_1_0_q0        |  in |   32|  ap_memory |     X_1_0    |     array    |
|X_1_0_address1  | out |    5|  ap_memory |     X_1_0    |     array    |
|X_1_0_ce1       | out |    1|  ap_memory |     X_1_0    |     array    |
|X_1_0_q1        |  in |   32|  ap_memory |     X_1_0    |     array    |
|X_2_0_address0  | out |    5|  ap_memory |     X_2_0    |     array    |
|X_2_0_ce0       | out |    1|  ap_memory |     X_2_0    |     array    |
|X_2_0_q0        |  in |   32|  ap_memory |     X_2_0    |     array    |
|X_2_0_address1  | out |    5|  ap_memory |     X_2_0    |     array    |
|X_2_0_ce1       | out |    1|  ap_memory |     X_2_0    |     array    |
|X_2_0_q1        |  in |   32|  ap_memory |     X_2_0    |     array    |
|X_3_0_address0  | out |    5|  ap_memory |     X_3_0    |     array    |
|X_3_0_ce0       | out |    1|  ap_memory |     X_3_0    |     array    |
|X_3_0_q0        |  in |   32|  ap_memory |     X_3_0    |     array    |
|X_3_0_address1  | out |    5|  ap_memory |     X_3_0    |     array    |
|X_3_0_ce1       | out |    1|  ap_memory |     X_3_0    |     array    |
|X_3_0_q1        |  in |   32|  ap_memory |     X_3_0    |     array    |
|argmax          | out |   32|   ap_vld   |    argmax    |    pointer   |
|argmax_ap_vld   | out |    1|   ap_vld   |    argmax    |    pointer   |
+----------------+-----+-----+------------+--------------+--------------+

