$date
	Tue Jun  7 17:38:00 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module reg_bank_tb $end
$var wire 64 ! outB [63:0] $end
$var wire 64 " outA [63:0] $end
$var reg 1 # clock $end
$var reg 1 $ cnstA $end
$var reg 1 % cnstB $end
$var reg 2 & endreg [1:0] $end
$var reg 1 ' enrregA $end
$var reg 1 ( enrregB $end
$var reg 64 ) inA [63:0] $end
$var reg 1 * regwen $end
$var reg 1 + reset $end
$var reg 4 , seloutA [3:0] $end
$var reg 4 - seloutB [3:0] $end
$var reg 4 . selwreg [3:0] $end
$scope module reg_bank_1 $end
$var wire 1 # clock $end
$var wire 1 $ cnstA $end
$var wire 1 % cnstB $end
$var wire 2 / endreg [1:0] $end
$var wire 1 ' enrregA $end
$var wire 1 ( enrregB $end
$var wire 64 0 inA [63:0] $end
$var wire 1 * regwen $end
$var wire 1 + reset $end
$var wire 4 1 seloutA [3:0] $end
$var wire 4 2 seloutB [3:0] $end
$var wire 4 3 selwreg [3:0] $end
$var reg 64 4 outA [63:0] $end
$var reg 64 5 outB [63:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx 5
bx 4
b0 3
b0 2
b0 1
b1 0
b0 /
b0 .
b0 -
b0 ,
0+
0*
b1 )
0(
0'
b0 &
0%
0$
0#
bx "
bx !
$end
#3
1+
#5
b0 !
b0 5
b0 "
b0 4
1#
#10
0#
#15
1#
#20
0#
#23
b11 .
b11 3
1*
0+
#25
1#
#30
0#
#35
1#
#40
0#
#43
1%
1(
1'
b1 -
b1 2
b11 ,
b11 1
#45
b1 !
b1 5
b1 "
b1 4
1#
#50
0#
#55
1#
#60
0#
#65
1#
#70
0#
#75
1#
#80
0#
#85
1#
#90
0#
#95
1#
#100
0#
#105
1#
#110
0#
#115
1#
#120
0#
#125
1#
#130
0#
#135
1#
#140
0#
#145
1#
#150
0#
#155
1#
#160
0#
#165
1#
#170
0#
#175
1#
#180
0#
#185
1#
#190
0#
#195
1#
#200
