// Seed: 2075142882
module module_0 (
    input tri id_0,
    input supply1 id_1,
    output wor id_2,
    output tri1 id_3
);
  assign id_3 = id_0;
  assign module_1.id_4 = 0;
endmodule
module module_1 #(
    parameter id_1 = 32'd96,
    parameter id_4 = 32'd83,
    parameter id_5 = 32'd85
) (
    output supply0 id_0,
    output supply1 _id_1,
    input supply1 id_2,
    output tri0 id_3,
    input wand _id_4,
    input supply0 _id_5
);
  logic [-1 'b0 -  id_5  &  id_4  &  -1  &  1 'b0 : id_1] id_7 = 1;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_0,
      id_3
  );
endmodule
