m255
K4
z2
!s11f vlog 2020.3 2020.07, Jul 22 2020
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/Aadhithan/Documents/Verilog_labs/lab4/sim
vsr
!s110 1616680383
!i10b 1
!s100 UJmm8khTbISfMJai0jJ`j1
Z0 !s11b Dg1SIo80bB@j0V0VzS_@n1
IUnJXd_P`@7ZAG^hLkO1Bb2
Z1 dC:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr
w1616680372
8C:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr/srlatch.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr/srlatch.v
!i122 2
L0 1 4
Z2 VDg1SIo80bB@j0V0VzS_@n1
Z3 OV;L;2020.3;71
r1
!s85 0
31
!s108 1616680383.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr/srlatch.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr/srlatch.v|
!i113 1
Z4 o-work work
Z5 tCvgOpt 0
vsr_tb
!s110 1616680793
!i10b 1
!s100 Ma;cko^k^;h3QFomEPT3X2
R0
IK=^^>]G:gDoIND@i10;>30
R1
w1616680783
8C:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr/sr_tb.v
FC:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr/sr_tb.v
!i122 6
L0 1 20
R2
R3
r1
!s85 0
31
!s108 1616680792.000000
!s107 C:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr/sr_tb.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/Users/Aadhithan/Documents/Verilog_labs/lab4/sr/sr_tb.v|
!i113 1
R4
R5
