ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.debounceCallback,"ax",%progbits
  20              		.align	1
  21              		.global	debounceCallback
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	debounceCallback:
  27              	.LVL0:
  28              	.LFB148:
  29              		.file 1 "Core/Src/main.c"
   1:Core/Src/main.c **** /* USER CODE BEGIN Header */
   2:Core/Src/main.c **** /**
   3:Core/Src/main.c ****   ******************************************************************************
   4:Core/Src/main.c ****   * @file           : main.c
   5:Core/Src/main.c ****   * @brief          : Main program body
   6:Core/Src/main.c ****   ******************************************************************************
   7:Core/Src/main.c ****   * @attention
   8:Core/Src/main.c ****   *
   9:Core/Src/main.c ****   * Copyright (c) 2024 STMicroelectronics.
  10:Core/Src/main.c ****   * All rights reserved.
  11:Core/Src/main.c ****   *
  12:Core/Src/main.c ****   * This software is licensed under terms that can be found in the LICENSE file
  13:Core/Src/main.c ****   * in the root directory of this software component.
  14:Core/Src/main.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  15:Core/Src/main.c ****   *
  16:Core/Src/main.c ****   ******************************************************************************
  17:Core/Src/main.c ****   */
  18:Core/Src/main.c **** /* USER CODE END Header */
  19:Core/Src/main.c **** /* Includes ------------------------------------------------------------------*/
  20:Core/Src/main.c **** #include "main.h"
  21:Core/Src/main.c **** #include "cmsis_os.h"
  22:Core/Src/main.c **** 
  23:Core/Src/main.c **** /* Private includes ----------------------------------------------------------*/
  24:Core/Src/main.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/main.c **** #include "extern.h"
  26:Core/Src/main.c **** #include "i2c-lcd.h"
  27:Core/Src/main.c **** #include "lora.h"
  28:Core/Src/main.c **** #include <string.h>
  29:Core/Src/main.c **** #include <stdio.h>
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 2


  30:Core/Src/main.c **** #include "ssd1306.h"
  31:Core/Src/main.c **** #include "semphr.h"
  32:Core/Src/main.c **** 
  33:Core/Src/main.c **** 
  34:Core/Src/main.c **** /* USER CODE END Includes */
  35:Core/Src/main.c **** 
  36:Core/Src/main.c **** /* Private typedef -----------------------------------------------------------*/
  37:Core/Src/main.c **** /* USER CODE BEGIN PTD */
  38:Core/Src/main.c **** 
  39:Core/Src/main.c **** /* USER CODE END PTD */
  40:Core/Src/main.c **** 
  41:Core/Src/main.c **** /* Private define ------------------------------------------------------------*/
  42:Core/Src/main.c **** /* USER CODE BEGIN PD */
  43:Core/Src/main.c **** /* USER CODE END PD */
  44:Core/Src/main.c **** 
  45:Core/Src/main.c **** /* Private macro -------------------------------------------------------------*/
  46:Core/Src/main.c **** /* USER CODE BEGIN PM */
  47:Core/Src/main.c **** 
  48:Core/Src/main.c **** /* USER CODE END PM */
  49:Core/Src/main.c **** 
  50:Core/Src/main.c **** /* Private variables ---------------------------------------------------------*/
  51:Core/Src/main.c **** I2C_HandleTypeDef hi2c1;
  52:Core/Src/main.c **** DMA_HandleTypeDef hdma_i2c1_tx;
  53:Core/Src/main.c **** 
  54:Core/Src/main.c **** SPI_HandleTypeDef hspi1;
  55:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_tx;
  56:Core/Src/main.c **** DMA_HandleTypeDef hdma_spi1_rx;
  57:Core/Src/main.c **** 
  58:Core/Src/main.c **** osThreadId defaultTaskHandle;
  59:Core/Src/main.c **** osThreadId loraTaskHandle;
  60:Core/Src/main.c **** osThreadId displayTaskHandle;
  61:Core/Src/main.c **** osTimerId msTickHandle;
  62:Core/Src/main.c **** osTimerId debounceTimerHandle;
  63:Core/Src/main.c **** osTimerId blinkTimerHandle;
  64:Core/Src/main.c **** osMutexId lora_mutexHandle;
  65:Core/Src/main.c **** /* USER CODE BEGIN PV */
  66:Core/Src/main.c **** SemaphoreHandle_t xloraMutex;
  67:Core/Src/main.c **** LoRa myLoRa;
  68:Core/Src/main.c **** 
  69:Core/Src/main.c **** 
  70:Core/Src/main.c **** /* USER CODE END PV */
  71:Core/Src/main.c **** 
  72:Core/Src/main.c **** /* Private function prototypes -----------------------------------------------*/
  73:Core/Src/main.c **** void SystemClock_Config(void);
  74:Core/Src/main.c **** static void MX_GPIO_Init(void);
  75:Core/Src/main.c **** static void MX_DMA_Init(void);
  76:Core/Src/main.c **** static void MX_SPI1_Init(void);
  77:Core/Src/main.c **** static void MX_I2C1_Init(void);
  78:Core/Src/main.c **** void StartDefaultTask(void const * argument);
  79:Core/Src/main.c **** void StartLoraTask(void const * argument);
  80:Core/Src/main.c **** void StartDisplayTask(void const * argument);
  81:Core/Src/main.c **** void msTickCallback(void const * argument);
  82:Core/Src/main.c **** void debounceCallback(void const * argument);
  83:Core/Src/main.c **** void blinkTimerCallback(void const * argument);
  84:Core/Src/main.c **** 
  85:Core/Src/main.c **** /* USER CODE BEGIN PFP */
  86:Core/Src/main.c **** 
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 3


  87:Core/Src/main.c **** /* USER CODE END PFP */
  88:Core/Src/main.c **** 
  89:Core/Src/main.c **** /* Private user code ---------------------------------------------------------*/
  90:Core/Src/main.c **** /* USER CODE BEGIN 0 */
  91:Core/Src/main.c **** 
  92:Core/Src/main.c **** /* USER CODE END 0 */
  93:Core/Src/main.c **** 
  94:Core/Src/main.c **** /**
  95:Core/Src/main.c ****   * @brief  The application entry point.
  96:Core/Src/main.c ****   * @retval int
  97:Core/Src/main.c ****   */
  98:Core/Src/main.c **** int main(void)
  99:Core/Src/main.c **** {
 100:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 101:Core/Src/main.c **** 
 102:Core/Src/main.c ****   /* USER CODE END 1 */
 103:Core/Src/main.c **** 
 104:Core/Src/main.c ****   /* MCU Configuration--------------------------------------------------------*/
 105:Core/Src/main.c **** 
 106:Core/Src/main.c ****   /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
 107:Core/Src/main.c ****   HAL_Init();
 108:Core/Src/main.c **** 
 109:Core/Src/main.c ****   /* USER CODE BEGIN Init */
 110:Core/Src/main.c **** 
 111:Core/Src/main.c ****   /* USER CODE END Init */
 112:Core/Src/main.c **** 
 113:Core/Src/main.c ****   /* Configure the system clock */
 114:Core/Src/main.c ****   SystemClock_Config();
 115:Core/Src/main.c **** 
 116:Core/Src/main.c ****   /* USER CODE BEGIN SysInit */
 117:Core/Src/main.c **** 
 118:Core/Src/main.c ****   /* USER CODE END SysInit */
 119:Core/Src/main.c **** 
 120:Core/Src/main.c ****   /* Initialize all configured peripherals */
 121:Core/Src/main.c ****   MX_GPIO_Init();
 122:Core/Src/main.c ****   MX_DMA_Init();
 123:Core/Src/main.c ****   MX_SPI1_Init();
 124:Core/Src/main.c ****   MX_I2C1_Init();
 125:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 126:Core/Src/main.c **** 
 127:Core/Src/main.c **** 
 128:Core/Src/main.c **** 
 129:Core/Src/main.c ****   /* USER CODE END 2 */
 130:Core/Src/main.c **** 
 131:Core/Src/main.c ****   /* Create the mutex(es) */
 132:Core/Src/main.c ****   /* definition and creation of lora_mutex */
 133:Core/Src/main.c ****   //debug osMutexDef(lora_mutex);
 134:Core/Src/main.c ****   //debug lora_mutexHandle = osMutexCreate(osMutex(lora_mutex));
 135:Core/Src/main.c **** 
 136:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_MUTEX */
 137:Core/Src/main.c ****   /* add mutexes, ... */
 138:Core/Src/main.c **** 
 139:Core/Src/main.c ****   xloraMutex = xSemaphoreCreateMutex();
 140:Core/Src/main.c **** 
 141:Core/Src/main.c ****   /* USER CODE END RTOS_MUTEX */
 142:Core/Src/main.c **** 
 143:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_SEMAPHORES */
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 4


 144:Core/Src/main.c ****   /* add semaphores, ... */
 145:Core/Src/main.c ****   /* USER CODE END RTOS_SEMAPHORES */
 146:Core/Src/main.c **** 
 147:Core/Src/main.c ****   /* Create the timer(s) */
 148:Core/Src/main.c ****   /* definition and creation of msTick */
 149:Core/Src/main.c ****   osTimerDef(msTick, msTickCallback);
 150:Core/Src/main.c ****   msTickHandle = osTimerCreate(osTimer(msTick), osTimerPeriodic, NULL);
 151:Core/Src/main.c **** 
 152:Core/Src/main.c ****   /* definition and creation of debounceTimer */
 153:Core/Src/main.c ****   osTimerDef(debounceTimer, debounceCallback);
 154:Core/Src/main.c ****   debounceTimerHandle = osTimerCreate(osTimer(debounceTimer), osTimerOnce, NULL);
 155:Core/Src/main.c **** 
 156:Core/Src/main.c ****   /* definition and creation of blinkTimer */
 157:Core/Src/main.c ****   osTimerDef(blinkTimer, blinkTimerCallback);
 158:Core/Src/main.c ****   blinkTimerHandle = osTimerCreate(osTimer(blinkTimer), osTimerOnce, NULL);
 159:Core/Src/main.c **** 
 160:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_TIMERS */
 161:Core/Src/main.c ****   /* start timers, add new ones, ... */
 162:Core/Src/main.c ****  
 163:Core/Src/main.c ****   /* USER CODE END RTOS_TIMERS */
 164:Core/Src/main.c **** 
 165:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_QUEUES */
 166:Core/Src/main.c ****   /* add queues, ... */
 167:Core/Src/main.c ****   /* USER CODE END RTOS_QUEUES */
 168:Core/Src/main.c **** 
 169:Core/Src/main.c ****   /* Create the thread(s) */
 170:Core/Src/main.c ****   /* definition and creation of defaultTask */
 171:Core/Src/main.c ****   osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 172:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 173:Core/Src/main.c **** 
 174:Core/Src/main.c ****   /* definition and creation of loraRXTask */
 175:Core/Src/main.c ****   
 176:Core/Src/main.c **** 
 177:Core/Src/main.c ****   /* definition and creation of displayTask */
 178:Core/Src/main.c ****   osThreadDef(displayTask, StartDisplayTask, osPriorityNormal, 0, 128);
 179:Core/Src/main.c ****   displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 180:Core/Src/main.c **** 
 181:Core/Src/main.c ****   /* USER CODE BEGIN RTOS_THREADS */
 182:Core/Src/main.c ****   /* add threads, ... */
 183:Core/Src/main.c ****   /* USER CODE END RTOS_THREADS */
 184:Core/Src/main.c **** 
 185:Core/Src/main.c ****   /* Start scheduler */
 186:Core/Src/main.c ****   osKernelStart();
 187:Core/Src/main.c **** 
 188:Core/Src/main.c ****   /* We should never get here as control is now taken by the scheduler */
 189:Core/Src/main.c ****   /* Infinite loop */
 190:Core/Src/main.c ****   /* USER CODE BEGIN WHILE */
 191:Core/Src/main.c ****   while (1)
 192:Core/Src/main.c ****   {
 193:Core/Src/main.c ****     /* USER CODE END WHILE */
 194:Core/Src/main.c **** 
 195:Core/Src/main.c ****     /* USER CODE BEGIN 3 */
 196:Core/Src/main.c ****   }
 197:Core/Src/main.c ****   /* USER CODE END 3 */
 198:Core/Src/main.c **** }
 199:Core/Src/main.c **** 
 200:Core/Src/main.c **** /**
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 5


 201:Core/Src/main.c ****   * @brief System Clock Configuration
 202:Core/Src/main.c ****   * @retval None
 203:Core/Src/main.c ****   */
 204:Core/Src/main.c **** void SystemClock_Config(void)
 205:Core/Src/main.c **** {
 206:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 207:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 208:Core/Src/main.c **** 
 209:Core/Src/main.c ****   /** Configure the main internal regulator output voltage
 210:Core/Src/main.c ****   */
 211:Core/Src/main.c ****   __HAL_RCC_PWR_CLK_ENABLE();
 212:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 213:Core/Src/main.c **** 
 214:Core/Src/main.c ****   /** Initializes the RCC Oscillators according to the specified parameters
 215:Core/Src/main.c ****   * in the RCC_OscInitTypeDef structure.
 216:Core/Src/main.c ****   */
 217:Core/Src/main.c ****   RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 218:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 223:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 224:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 225:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 226:Core/Src/main.c ****   {
 227:Core/Src/main.c ****     Error_Handler();
 228:Core/Src/main.c ****   }
 229:Core/Src/main.c **** 
 230:Core/Src/main.c ****   /** Initializes the CPU, AHB and APB buses clocks
 231:Core/Src/main.c ****   */
 232:Core/Src/main.c ****   RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 233:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 234:Core/Src/main.c ****   RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 235:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 236:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 237:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 238:Core/Src/main.c **** 
 239:Core/Src/main.c ****   if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 240:Core/Src/main.c ****   {
 241:Core/Src/main.c ****     Error_Handler();
 242:Core/Src/main.c ****   }
 243:Core/Src/main.c **** }
 244:Core/Src/main.c **** 
 245:Core/Src/main.c **** /**
 246:Core/Src/main.c ****   * @brief I2C1 Initialization Function
 247:Core/Src/main.c ****   * @param None
 248:Core/Src/main.c ****   * @retval None
 249:Core/Src/main.c ****   */
 250:Core/Src/main.c **** static void MX_I2C1_Init(void)
 251:Core/Src/main.c **** {
 252:Core/Src/main.c **** 
 253:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 0 */
 254:Core/Src/main.c **** 
 255:Core/Src/main.c ****   /* USER CODE END I2C1_Init 0 */
 256:Core/Src/main.c **** 
 257:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 1 */
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 6


 258:Core/Src/main.c **** 
 259:Core/Src/main.c ****   /* USER CODE END I2C1_Init 1 */
 260:Core/Src/main.c ****   hi2c1.Instance = I2C1;
 261:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 262:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 263:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 78;
 264:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 265:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 266:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 267:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 268:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 269:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 270:Core/Src/main.c ****   {
 271:Core/Src/main.c ****     Error_Handler();
 272:Core/Src/main.c ****   }
 273:Core/Src/main.c ****   /* USER CODE BEGIN I2C1_Init 2 */
 274:Core/Src/main.c **** 
 275:Core/Src/main.c ****   /* USER CODE END I2C1_Init 2 */
 276:Core/Src/main.c **** 
 277:Core/Src/main.c **** }
 278:Core/Src/main.c **** 
 279:Core/Src/main.c **** /**
 280:Core/Src/main.c ****   * @brief SPI1 Initialization Function
 281:Core/Src/main.c ****   * @param None
 282:Core/Src/main.c ****   * @retval None
 283:Core/Src/main.c ****   */
 284:Core/Src/main.c **** static void MX_SPI1_Init(void)
 285:Core/Src/main.c **** {
 286:Core/Src/main.c **** 
 287:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 0 */
 288:Core/Src/main.c **** 
 289:Core/Src/main.c ****   /* USER CODE END SPI1_Init 0 */
 290:Core/Src/main.c **** 
 291:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 1 */
 292:Core/Src/main.c **** 
 293:Core/Src/main.c ****   /* USER CODE END SPI1_Init 1 */
 294:Core/Src/main.c ****   /* SPI1 parameter configuration*/
 295:Core/Src/main.c ****   hspi1.Instance = SPI1;
 296:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 297:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 298:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 299:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 300:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 301:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 302:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 303:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 304:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 305:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 306:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 307:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 308:Core/Src/main.c ****   {
 309:Core/Src/main.c ****     Error_Handler();
 310:Core/Src/main.c ****   }
 311:Core/Src/main.c ****   /* USER CODE BEGIN SPI1_Init 2 */
 312:Core/Src/main.c **** 
 313:Core/Src/main.c ****   /* USER CODE END SPI1_Init 2 */
 314:Core/Src/main.c **** 
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 7


 315:Core/Src/main.c **** }
 316:Core/Src/main.c **** 
 317:Core/Src/main.c **** /**
 318:Core/Src/main.c ****   * Enable DMA controller clock
 319:Core/Src/main.c ****   */
 320:Core/Src/main.c **** static void MX_DMA_Init(void)
 321:Core/Src/main.c **** {
 322:Core/Src/main.c **** 
 323:Core/Src/main.c ****   /* DMA controller clock enable */
 324:Core/Src/main.c ****   __HAL_RCC_DMA1_CLK_ENABLE();
 325:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 326:Core/Src/main.c **** 
 327:Core/Src/main.c ****   /* DMA interrupt init */
 328:Core/Src/main.c ****   /* DMA1_Stream6_IRQn interrupt configuration */
 329:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 330:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 331:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 332:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 333:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 334:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 335:Core/Src/main.c ****   HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 5, 0);
 336:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 337:Core/Src/main.c **** 
 338:Core/Src/main.c **** }
 339:Core/Src/main.c **** 
 340:Core/Src/main.c **** /**
 341:Core/Src/main.c ****   * @brief GPIO Initialization Function
 342:Core/Src/main.c ****   * @param None
 343:Core/Src/main.c ****   * @retval None
 344:Core/Src/main.c ****   */
 345:Core/Src/main.c **** static void MX_GPIO_Init(void)
 346:Core/Src/main.c **** {
 347:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 348:Core/Src/main.c **** 
 349:Core/Src/main.c ****   /* GPIO Ports Clock Enable */
 350:Core/Src/main.c ****   __HAL_RCC_GPIOH_CLK_ENABLE();
 351:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 352:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 353:Core/Src/main.c **** 
 354:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 355:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOB, LED1_Pin|LED2_Pin, GPIO_PIN_SET);
 356:Core/Src/main.c **** 
 357:Core/Src/main.c ****   /*Configure GPIO pin Output Level */
 358:Core/Src/main.c ****   HAL_GPIO_WritePin(GPIOA, LORA_RST_Pin|LORA_CS_Pin, GPIO_PIN_SET);
 359:Core/Src/main.c **** 
 360:Core/Src/main.c ****   /*Configure GPIO pin : BTN_IN_Pin */
 361:Core/Src/main.c ****   GPIO_InitStruct.Pin = BTN_IN_Pin;
 362:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 363:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 364:Core/Src/main.c ****   HAL_GPIO_Init(BTN_IN_GPIO_Port, &GPIO_InitStruct);
 365:Core/Src/main.c **** 
 366:Core/Src/main.c ****   /*Configure GPIO pins : LED1_Pin LED2_Pin */
 367:Core/Src/main.c ****   GPIO_InitStruct.Pin = LED1_Pin|LED2_Pin;
 368:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 369:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 370:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 371:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 8


 372:Core/Src/main.c **** 
 373:Core/Src/main.c ****   /*Configure GPIO pin : LORA_EXTI_Pin */
 374:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_EXTI_Pin;
 375:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 376:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 377:Core/Src/main.c ****   HAL_GPIO_Init(LORA_EXTI_GPIO_Port, &GPIO_InitStruct);
 378:Core/Src/main.c **** 
 379:Core/Src/main.c ****   /*Configure GPIO pins : LORA_RST_Pin LORA_CS_Pin */
 380:Core/Src/main.c ****   GPIO_InitStruct.Pin = LORA_RST_Pin|LORA_CS_Pin;
 381:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 382:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 383:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 384:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 385:Core/Src/main.c **** 
 386:Core/Src/main.c ****   /* EXTI interrupt init*/
 387:Core/Src/main.c ****   HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 388:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 389:Core/Src/main.c **** 
 390:Core/Src/main.c **** }
 391:Core/Src/main.c **** 
 392:Core/Src/main.c **** /* USER CODE BEGIN 4 */
 393:Core/Src/main.c **** 
 394:Core/Src/main.c **** /* USER CODE END 4 */
 395:Core/Src/main.c **** 
 396:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDefaultTask */
 397:Core/Src/main.c **** /**
 398:Core/Src/main.c ****   * @brief  Function implementing the defaultTask thread.
 399:Core/Src/main.c ****   * @param  argument: Not used
 400:Core/Src/main.c ****   * @retval None
 401:Core/Src/main.c ****   */
 402:Core/Src/main.c **** /* USER CODE END Header_StartDefaultTask */
 403:Core/Src/main.c **** void StartDefaultTask(void const * argument)
 404:Core/Src/main.c **** {
 405:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 406:Core/Src/main.c ****   //xloraMutex = xSemaphoreCreateMutex();
 407:Core/Src/main.c ****   //xSemaphoreTake(xloraMutex, portMAX_DELAY);  
 408:Core/Src/main.c ****   //xSemaphoreGive(xloraMutex);
 409:Core/Src/main.c ****   //debug osMutexRelease(lora_mutexHandle);
 410:Core/Src/main.c **** 
 411:Core/Src/main.c ****   osThreadDef(loraTask, StartLoraTask, osPriorityAboveNormal, 0, 128);
 412:Core/Src/main.c ****   loraTaskHandle = osThreadCreate(osThread(loraTask), NULL);
 413:Core/Src/main.c **** 
 414:Core/Src/main.c ****   REDLED_OFF;
 415:Core/Src/main.c ****   BLUELED_OFF;
 416:Core/Src/main.c ****   ssd1306_Init();
 417:Core/Src/main.c ****   ssd1306_SetCursor(0,0);
 418:Core/Src/main.c ****   ssd1306_WriteString("KING",Font_16x24,1);
 419:Core/Src/main.c ****   ssd1306_UpdateScreen();
 420:Core/Src/main.c ****   osDelay(500);
 421:Core/Src/main.c ****   ssd1306_Fill(0);
 422:Core/Src/main.c ****   ssd1306_SetCursor(64,0);
 423:Core/Src/main.c ****   ssd1306_WriteString("OF",Font_16x24,1);
 424:Core/Src/main.c ****   ssd1306_UpdateScreen();
 425:Core/Src/main.c ****   osDelay(500);
 426:Core/Src/main.c ****   ssd1306_Fill(0);
 427:Core/Src/main.c ****   ssd1306_SetCursor(0,8);
 428:Core/Src/main.c ****   ssd1306_WriteString("THE",Font_16x24,1);
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 9


 429:Core/Src/main.c ****   ssd1306_UpdateScreen();
 430:Core/Src/main.c ****   osDelay(500);
 431:Core/Src/main.c ****   ssd1306_Fill(0);
 432:Core/Src/main.c ****   ssd1306_SetCursor(64,8);
 433:Core/Src/main.c ****   ssd1306_WriteString("HILL",Font_16x24,1);
 434:Core/Src/main.c ****   ssd1306_UpdateScreen();
 435:Core/Src/main.c **** 
 436:Core/Src/main.c ****   
 437:Core/Src/main.c **** 
 438:Core/Src/main.c ****   osDelay(1000);
 439:Core/Src/main.c **** 
 440:Core/Src/main.c ****   resetGame();
 441:Core/Src/main.c ****   osTimerStart(msTickHandle, pdMS_TO_TICKS(10));
 442:Core/Src/main.c ****   
 443:Core/Src/main.c **** 
 444:Core/Src/main.c ****   /* Infinite loop */
 445:Core/Src/main.c ****   for(;;)
 446:Core/Src/main.c ****   {
 447:Core/Src/main.c **** 
 448:Core/Src/main.c ****     // if packet received, process it
 449:Core/Src/main.c ****     if(newRX_flag) decodeKOTHPacket();
 450:Core/Src/main.c **** 
 451:Core/Src/main.c ****     // Evaluate current state
 452:Core/Src/main.c ****     doGameState();
 453:Core/Src/main.c **** 
 454:Core/Src/main.c ****   
 455:Core/Src/main.c ****     osDelay(20);
 456:Core/Src/main.c ****    
 457:Core/Src/main.c ****   }
 458:Core/Src/main.c ****   /* USER CODE END 5 */
 459:Core/Src/main.c **** }
 460:Core/Src/main.c **** 
 461:Core/Src/main.c **** /* USER CODE BEGIN Header_StartLoraRXTask */
 462:Core/Src/main.c **** /**
 463:Core/Src/main.c **** * @brief Function implementing the loraRXTask thread.
 464:Core/Src/main.c **** * @param argument: Not used
 465:Core/Src/main.c **** * @retval None
 466:Core/Src/main.c **** */
 467:Core/Src/main.c **** /* USER CODE END Header_StartLoraRXTask */
 468:Core/Src/main.c **** void StartLoraTask(void const * argument)
 469:Core/Src/main.c **** {
 470:Core/Src/main.c ****   /* USER CODE BEGIN StartLoraTask */
 471:Core/Src/main.c ****     
 472:Core/Src/main.c ****     // Create LoRa instance
 473:Core/Src/main.c ****     myLoRa = newLoRa();
 474:Core/Src/main.c **** 
 475:Core/Src/main.c ****       // configure
 476:Core/Src/main.c ****       myLoRa.CS_port         = LORA_CS_GPIO_Port;
 477:Core/Src/main.c ****       myLoRa.CS_pin          = LORA_CS_Pin;
 478:Core/Src/main.c ****       myLoRa.reset_port      = LORA_RST_GPIO_Port;
 479:Core/Src/main.c ****       myLoRa.reset_pin       = LORA_RST_Pin;
 480:Core/Src/main.c ****       myLoRa.DIO0_port       = LORA_EXTI_GPIO_Port;
 481:Core/Src/main.c ****       myLoRa.DIO0_pin        = LORA_EXTI_Pin;
 482:Core/Src/main.c ****       myLoRa.hSPIx           = &hspi1;
 483:Core/Src/main.c **** 
 484:Core/Src/main.c ****       // Test it
 485:Core/Src/main.c ****       uint16_t LoRa_Status = LoRa_init(&myLoRa);
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 10


 486:Core/Src/main.c ****       sprintf(opcodeString,"Josh wins", 10);
 487:Core/Src/main.c ****       if(LoRa_Status == LORA_OK)
 488:Core/Src/main.c ****       {
 489:Core/Src/main.c ****         LoRa_transmit(&myLoRa, (uint8_t*)opcodeString, 12, 100);
 490:Core/Src/main.c ****       }
 491:Core/Src/main.c **** 
 492:Core/Src/main.c ****     LoRa_startReceiving(&myLoRa);
 493:Core/Src/main.c ****     rxCount = 0;
 494:Core/Src/main.c ****     txCount = 0;
 495:Core/Src/main.c **** 
 496:Core/Src/main.c ****   /* Infinite loop */
 497:Core/Src/main.c ****   for(;;)
 498:Core/Src/main.c ****   {
 499:Core/Src/main.c ****     // RX first
 500:Core/Src/main.c ****     // Get the data
 501:Core/Src/main.c ****     // decodeKOTHPacket();
 502:Core/Src/main.c **** 
 503:Core/Src/main.c ****     packet_size = LoRa_receive(&myLoRa, loraRXbuf, 10);
 504:Core/Src/main.c **** 
 505:Core/Src/main.c ****     if(packet_size > 0)
 506:Core/Src/main.c ****     {
 507:Core/Src/main.c ****         newRX_flag = 1;
 508:Core/Src/main.c ****         if(loraRXbuf[0] != receivedPacket[0])
 509:Core/Src/main.c ****         {
 510:Core/Src/main.c ****             memcpy(receivedPacket,loraRXbuf,10);
 511:Core/Src/main.c ****         }
 512:Core/Src/main.c **** 
 513:Core/Src/main.c ****     }
 514:Core/Src/main.c **** 
 515:Core/Src/main.c ****     //osDelay(5);
 516:Core/Src/main.c **** 
 517:Core/Src/main.c ****     // TX for every meaningful button press
 518:Core/Src/main.c ****     if(newTX_flag)
 519:Core/Src/main.c ****     {
 520:Core/Src/main.c ****       newTX_flag = 0;
 521:Core/Src/main.c ****       // send a message
 522:Core/Src/main.c ****       LoRa_transmit(&myLoRa, (uint8_t*)opcodeString, 12, 100);
 523:Core/Src/main.c ****     }
 524:Core/Src/main.c ****     
 525:Core/Src/main.c ****     osDelay(200);
 526:Core/Src/main.c **** 
 527:Core/Src/main.c ****   }
 528:Core/Src/main.c ****   /* USER CODE END StartLoraTask */
 529:Core/Src/main.c **** }
 530:Core/Src/main.c **** 
 531:Core/Src/main.c **** /* USER CODE BEGIN Header_StartDisplayTask */
 532:Core/Src/main.c **** /**
 533:Core/Src/main.c **** * @brief Function implementing the displayTask thread.
 534:Core/Src/main.c **** * @param argument: Not used
 535:Core/Src/main.c **** * @retval None
 536:Core/Src/main.c **** */
 537:Core/Src/main.c **** /* USER CODE END Header_StartDisplayTask */
 538:Core/Src/main.c **** void StartDisplayTask(void const * argument)
 539:Core/Src/main.c **** {
 540:Core/Src/main.c ****   /* USER CODE BEGIN StartDisplayTask */
 541:Core/Src/main.c ****   /* Infinite loop */
 542:Core/Src/main.c ****   for(;;)
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 11


 543:Core/Src/main.c ****   {
 544:Core/Src/main.c **** 
 545:Core/Src/main.c ****     osDelay(100);
 546:Core/Src/main.c ****   }
 547:Core/Src/main.c ****   /* USER CODE END StartDisplayTask */
 548:Core/Src/main.c **** }
 549:Core/Src/main.c **** 
 550:Core/Src/main.c **** /* msTickCallback function */
 551:Core/Src/main.c **** void msTickCallback(void const * argument)
 552:Core/Src/main.c **** {
 553:Core/Src/main.c ****   /* USER CODE BEGIN msTickCallback */
 554:Core/Src/main.c ****     if(red_flag == 1)
 555:Core/Src/main.c ****     {
 556:Core/Src/main.c ****       red_counter += 10;
 557:Core/Src/main.c ****       if(red_counter >= 10000)
 558:Core/Src/main.c ****       {
 559:Core/Src/main.c ****         red_flag = 0;
 560:Core/Src/main.c ****         blue_flag = 0;
 561:Core/Src/main.c ****         gameState = REDWINS;
 562:Core/Src/main.c ****       }
 563:Core/Src/main.c ****     }
 564:Core/Src/main.c **** 
 565:Core/Src/main.c ****     if(blue_flag == 1)
 566:Core/Src/main.c ****     {
 567:Core/Src/main.c ****       blue_counter += 10;
 568:Core/Src/main.c ****       if(blue_counter >= 10000)
 569:Core/Src/main.c ****       { 
 570:Core/Src/main.c ****         red_flag = 0;
 571:Core/Src/main.c ****         blue_flag = 0;
 572:Core/Src/main.c ****         gameState = BLUEWINS;
 573:Core/Src/main.c ****       }
 574:Core/Src/main.c ****     }
 575:Core/Src/main.c **** 
 576:Core/Src/main.c ****     if(redLED_flag)
 577:Core/Src/main.c ****     {
 578:Core/Src/main.c ****         if(++redLED_timer >= 25)
 579:Core/Src/main.c ****         {
 580:Core/Src/main.c ****           redLED_flag = 0;
 581:Core/Src/main.c ****           REDLED_OFF;
 582:Core/Src/main.c ****         }
 583:Core/Src/main.c ****     }
 584:Core/Src/main.c ****     if(blueLED_flag)
 585:Core/Src/main.c ****     {
 586:Core/Src/main.c ****       if(++blueLED_timer >= 25)
 587:Core/Src/main.c ****       {
 588:Core/Src/main.c ****         blueLED_flag = 0;
 589:Core/Src/main.c ****         BLUELED_OFF;
 590:Core/Src/main.c ****       }
 591:Core/Src/main.c ****     }
 592:Core/Src/main.c ****   /* USER CODE END msTickCallback */
 593:Core/Src/main.c **** }
 594:Core/Src/main.c **** 
 595:Core/Src/main.c **** /* debounceCallback function */
 596:Core/Src/main.c **** void debounceCallback(void const * argument)
 597:Core/Src/main.c **** {
  30              		.loc 1 597 1 view -0
  31              		.cfi_startproc
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 12


  32              		@ args = 0, pretend = 0, frame = 0
  33              		@ frame_needed = 0, uses_anonymous_args = 0
  34              		@ link register save eliminated.
 598:Core/Src/main.c ****   /* USER CODE BEGIN debounceCallback */
 599:Core/Src/main.c ****   debouncing_Flag = 0;
  35              		.loc 1 599 3 view .LVU1
  36              		.loc 1 599 19 is_stmt 0 view .LVU2
  37 0000 014B     		ldr	r3, .L2
  38 0002 0022     		movs	r2, #0
  39 0004 1A70     		strb	r2, [r3]
 600:Core/Src/main.c ****   /* USER CODE END debounceCallback */
 601:Core/Src/main.c **** }
  40              		.loc 1 601 1 view .LVU3
  41 0006 7047     		bx	lr
  42              	.L3:
  43              		.align	2
  44              	.L2:
  45 0008 00000000 		.word	debouncing_Flag
  46              		.cfi_endproc
  47              	.LFE148:
  49              		.section	.text.blinkTimerCallback,"ax",%progbits
  50              		.align	1
  51              		.global	blinkTimerCallback
  52              		.syntax unified
  53              		.thumb
  54              		.thumb_func
  56              	blinkTimerCallback:
  57              	.LVL1:
  58              	.LFB149:
 602:Core/Src/main.c **** 
 603:Core/Src/main.c **** /* blinkTimerCallback function */
 604:Core/Src/main.c **** void blinkTimerCallback(void const * argument)
 605:Core/Src/main.c **** {
  59              		.loc 1 605 1 is_stmt 1 view -0
  60              		.cfi_startproc
  61              		@ args = 0, pretend = 0, frame = 0
  62              		@ frame_needed = 0, uses_anonymous_args = 0
  63              		@ link register save eliminated.
 606:Core/Src/main.c ****   /* USER CODE BEGIN blinkTimerCallback */
 607:Core/Src/main.c **** 
 608:Core/Src/main.c ****   /* USER CODE END blinkTimerCallback */
 609:Core/Src/main.c **** }
  64              		.loc 1 609 1 view .LVU5
  65 0000 7047     		bx	lr
  66              		.cfi_endproc
  67              	.LFE149:
  69              		.section	.text.msTickCallback,"ax",%progbits
  70              		.align	1
  71              		.global	msTickCallback
  72              		.syntax unified
  73              		.thumb
  74              		.thumb_func
  76              	msTickCallback:
  77              	.LVL2:
  78              	.LFB147:
 552:Core/Src/main.c ****   /* USER CODE BEGIN msTickCallback */
  79              		.loc 1 552 1 view -0
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 13


  80              		.cfi_startproc
  81              		@ args = 0, pretend = 0, frame = 0
  82              		@ frame_needed = 0, uses_anonymous_args = 0
 552:Core/Src/main.c ****   /* USER CODE BEGIN msTickCallback */
  83              		.loc 1 552 1 is_stmt 0 view .LVU7
  84 0000 08B5     		push	{r3, lr}
  85              	.LCFI0:
  86              		.cfi_def_cfa_offset 8
  87              		.cfi_offset 3, -8
  88              		.cfi_offset 14, -4
 554:Core/Src/main.c ****     {
  89              		.loc 1 554 5 is_stmt 1 view .LVU8
 554:Core/Src/main.c ****     {
  90              		.loc 1 554 17 is_stmt 0 view .LVU9
  91 0002 284B     		ldr	r3, .L15
  92 0004 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 554:Core/Src/main.c ****     {
  93              		.loc 1 554 7 view .LVU10
  94 0006 012B     		cmp	r3, #1
  95 0008 18D0     		beq	.L11
  96              	.L6:
 565:Core/Src/main.c ****     {
  97              		.loc 1 565 5 is_stmt 1 view .LVU11
 565:Core/Src/main.c ****     {
  98              		.loc 1 565 18 is_stmt 0 view .LVU12
  99 000a 274B     		ldr	r3, .L15+4
 100 000c 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 565:Core/Src/main.c ****     {
 101              		.loc 1 565 7 view .LVU13
 102 000e 012B     		cmp	r3, #1
 103 0010 25D0     		beq	.L12
 104              	.L7:
 576:Core/Src/main.c ****     {
 105              		.loc 1 576 5 is_stmt 1 view .LVU14
 576:Core/Src/main.c ****     {
 106              		.loc 1 576 8 is_stmt 0 view .LVU15
 107 0012 264B     		ldr	r3, .L15+8
 108 0014 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 576:Core/Src/main.c ****     {
 109              		.loc 1 576 7 view .LVU16
 110 0016 33B1     		cbz	r3, .L8
 578:Core/Src/main.c ****         {
 111              		.loc 1 578 9 is_stmt 1 view .LVU17
 578:Core/Src/main.c ****         {
 112              		.loc 1 578 12 is_stmt 0 view .LVU18
 113 0018 254A     		ldr	r2, .L15+12
 114 001a 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 115 001c 0133     		adds	r3, r3, #1
 116 001e DBB2     		uxtb	r3, r3
 578:Core/Src/main.c ****         {
 117              		.loc 1 578 11 view .LVU19
 118 0020 1370     		strb	r3, [r2]
 119 0022 182B     		cmp	r3, #24
 120 0024 2CD8     		bhi	.L13
 121              	.LVL3:
 122              	.L8:
 584:Core/Src/main.c ****     {
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 14


 123              		.loc 1 584 5 is_stmt 1 view .LVU20
 584:Core/Src/main.c ****     {
 124              		.loc 1 584 8 is_stmt 0 view .LVU21
 125 0026 234B     		ldr	r3, .L15+16
 126 0028 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 584:Core/Src/main.c ****     {
 127              		.loc 1 584 7 view .LVU22
 128 002a 33B1     		cbz	r3, .L5
 586:Core/Src/main.c ****       {
 129              		.loc 1 586 7 is_stmt 1 view .LVU23
 586:Core/Src/main.c ****       {
 130              		.loc 1 586 10 is_stmt 0 view .LVU24
 131 002c 224A     		ldr	r2, .L15+20
 132 002e 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 133 0030 0133     		adds	r3, r3, #1
 134 0032 DBB2     		uxtb	r3, r3
 586:Core/Src/main.c ****       {
 135              		.loc 1 586 9 view .LVU25
 136 0034 1370     		strb	r3, [r2]
 137 0036 182B     		cmp	r3, #24
 138 0038 2BD8     		bhi	.L14
 139              	.L5:
 593:Core/Src/main.c **** 
 140              		.loc 1 593 1 view .LVU26
 141 003a 08BD     		pop	{r3, pc}
 142              	.LVL4:
 143              	.L11:
 556:Core/Src/main.c ****       if(red_counter >= 10000)
 144              		.loc 1 556 7 is_stmt 1 view .LVU27
 556:Core/Src/main.c ****       if(red_counter >= 10000)
 145              		.loc 1 556 19 is_stmt 0 view .LVU28
 146 003c 1F4A     		ldr	r2, .L15+24
 147 003e 1368     		ldr	r3, [r2]
 148 0040 0A33     		adds	r3, r3, #10
 149 0042 1360     		str	r3, [r2]
 557:Core/Src/main.c ****       {
 150              		.loc 1 557 7 is_stmt 1 view .LVU29
 557:Core/Src/main.c ****       {
 151              		.loc 1 557 9 is_stmt 0 view .LVU30
 152 0044 42F20F72 		movw	r2, #9999
 153 0048 9342     		cmp	r3, r2
 154 004a DED9     		bls	.L6
 559:Core/Src/main.c ****         blue_flag = 0;
 155              		.loc 1 559 9 is_stmt 1 view .LVU31
 559:Core/Src/main.c ****         blue_flag = 0;
 156              		.loc 1 559 18 is_stmt 0 view .LVU32
 157 004c 0023     		movs	r3, #0
 158 004e 154A     		ldr	r2, .L15
 159 0050 1370     		strb	r3, [r2]
 560:Core/Src/main.c ****         gameState = REDWINS;
 160              		.loc 1 560 9 is_stmt 1 view .LVU33
 560:Core/Src/main.c ****         gameState = REDWINS;
 161              		.loc 1 560 19 is_stmt 0 view .LVU34
 162 0052 154A     		ldr	r2, .L15+4
 163 0054 1370     		strb	r3, [r2]
 561:Core/Src/main.c ****       }
 164              		.loc 1 561 9 is_stmt 1 view .LVU35
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 15


 561:Core/Src/main.c ****       }
 165              		.loc 1 561 19 is_stmt 0 view .LVU36
 166 0056 1A4B     		ldr	r3, .L15+28
 167 0058 0722     		movs	r2, #7
 168 005a 1A70     		strb	r2, [r3]
 169 005c D5E7     		b	.L6
 170              	.L12:
 567:Core/Src/main.c ****       if(blue_counter >= 10000)
 171              		.loc 1 567 7 is_stmt 1 view .LVU37
 567:Core/Src/main.c ****       if(blue_counter >= 10000)
 172              		.loc 1 567 20 is_stmt 0 view .LVU38
 173 005e 194A     		ldr	r2, .L15+32
 174 0060 1368     		ldr	r3, [r2]
 175 0062 0A33     		adds	r3, r3, #10
 176 0064 1360     		str	r3, [r2]
 568:Core/Src/main.c ****       { 
 177              		.loc 1 568 7 is_stmt 1 view .LVU39
 568:Core/Src/main.c ****       { 
 178              		.loc 1 568 9 is_stmt 0 view .LVU40
 179 0066 42F20F72 		movw	r2, #9999
 180 006a 9342     		cmp	r3, r2
 181 006c D1D9     		bls	.L7
 570:Core/Src/main.c ****         blue_flag = 0;
 182              		.loc 1 570 9 is_stmt 1 view .LVU41
 570:Core/Src/main.c ****         blue_flag = 0;
 183              		.loc 1 570 18 is_stmt 0 view .LVU42
 184 006e 0023     		movs	r3, #0
 185 0070 0C4A     		ldr	r2, .L15
 186 0072 1370     		strb	r3, [r2]
 571:Core/Src/main.c ****         gameState = BLUEWINS;
 187              		.loc 1 571 9 is_stmt 1 view .LVU43
 571:Core/Src/main.c ****         gameState = BLUEWINS;
 188              		.loc 1 571 19 is_stmt 0 view .LVU44
 189 0074 0C4A     		ldr	r2, .L15+4
 190 0076 1370     		strb	r3, [r2]
 572:Core/Src/main.c ****       }
 191              		.loc 1 572 9 is_stmt 1 view .LVU45
 572:Core/Src/main.c ****       }
 192              		.loc 1 572 19 is_stmt 0 view .LVU46
 193 0078 114B     		ldr	r3, .L15+28
 194 007a 0622     		movs	r2, #6
 195 007c 1A70     		strb	r2, [r3]
 196 007e C8E7     		b	.L7
 197              	.L13:
 580:Core/Src/main.c ****           REDLED_OFF;
 198              		.loc 1 580 11 is_stmt 1 view .LVU47
 580:Core/Src/main.c ****           REDLED_OFF;
 199              		.loc 1 580 23 is_stmt 0 view .LVU48
 200 0080 0A4B     		ldr	r3, .L15+8
 201 0082 0022     		movs	r2, #0
 202 0084 1A70     		strb	r2, [r3]
 581:Core/Src/main.c ****         }
 203              		.loc 1 581 11 is_stmt 1 view .LVU49
 204 0086 0122     		movs	r2, #1
 205 0088 0421     		movs	r1, #4
 206 008a 0F48     		ldr	r0, .L15+36
 207              	.LVL5:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 16


 581:Core/Src/main.c ****         }
 208              		.loc 1 581 11 is_stmt 0 view .LVU50
 209 008c FFF7FEFF 		bl	HAL_GPIO_WritePin
 210              	.LVL6:
 211 0090 C9E7     		b	.L8
 212              	.L14:
 588:Core/Src/main.c ****         BLUELED_OFF;
 213              		.loc 1 588 9 is_stmt 1 view .LVU51
 588:Core/Src/main.c ****         BLUELED_OFF;
 214              		.loc 1 588 22 is_stmt 0 view .LVU52
 215 0092 084B     		ldr	r3, .L15+16
 216 0094 0022     		movs	r2, #0
 217 0096 1A70     		strb	r2, [r3]
 589:Core/Src/main.c ****       }
 218              		.loc 1 589 9 is_stmt 1 view .LVU53
 219 0098 0122     		movs	r2, #1
 220 009a 0221     		movs	r1, #2
 221 009c 0A48     		ldr	r0, .L15+36
 222 009e FFF7FEFF 		bl	HAL_GPIO_WritePin
 223              	.LVL7:
 593:Core/Src/main.c **** 
 224              		.loc 1 593 1 is_stmt 0 view .LVU54
 225 00a2 CAE7     		b	.L5
 226              	.L16:
 227              		.align	2
 228              	.L15:
 229 00a4 00000000 		.word	red_flag
 230 00a8 00000000 		.word	blue_flag
 231 00ac 00000000 		.word	redLED_flag
 232 00b0 00000000 		.word	redLED_timer
 233 00b4 00000000 		.word	blueLED_flag
 234 00b8 00000000 		.word	blueLED_timer
 235 00bc 00000000 		.word	red_counter
 236 00c0 00000000 		.word	gameState
 237 00c4 00000000 		.word	blue_counter
 238 00c8 00040240 		.word	1073873920
 239              		.cfi_endproc
 240              	.LFE147:
 242              		.section	.text.MX_GPIO_Init,"ax",%progbits
 243              		.align	1
 244              		.syntax unified
 245              		.thumb
 246              		.thumb_func
 248              	MX_GPIO_Init:
 249              	.LFB143:
 346:Core/Src/main.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 250              		.loc 1 346 1 is_stmt 1 view -0
 251              		.cfi_startproc
 252              		@ args = 0, pretend = 0, frame = 32
 253              		@ frame_needed = 0, uses_anonymous_args = 0
 254 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 255              	.LCFI1:
 256              		.cfi_def_cfa_offset 24
 257              		.cfi_offset 4, -24
 258              		.cfi_offset 5, -20
 259              		.cfi_offset 6, -16
 260              		.cfi_offset 7, -12
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 17


 261              		.cfi_offset 8, -8
 262              		.cfi_offset 14, -4
 263 0004 88B0     		sub	sp, sp, #32
 264              	.LCFI2:
 265              		.cfi_def_cfa_offset 56
 347:Core/Src/main.c **** 
 266              		.loc 1 347 3 view .LVU56
 347:Core/Src/main.c **** 
 267              		.loc 1 347 20 is_stmt 0 view .LVU57
 268 0006 0024     		movs	r4, #0
 269 0008 0394     		str	r4, [sp, #12]
 270 000a 0494     		str	r4, [sp, #16]
 271 000c 0594     		str	r4, [sp, #20]
 272 000e 0694     		str	r4, [sp, #24]
 273 0010 0794     		str	r4, [sp, #28]
 350:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 274              		.loc 1 350 3 is_stmt 1 view .LVU58
 275              	.LBB4:
 350:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 276              		.loc 1 350 3 view .LVU59
 277 0012 0094     		str	r4, [sp]
 350:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 278              		.loc 1 350 3 view .LVU60
 279 0014 2F4B     		ldr	r3, .L19
 280 0016 1A6B     		ldr	r2, [r3, #48]
 281 0018 42F08002 		orr	r2, r2, #128
 282 001c 1A63     		str	r2, [r3, #48]
 350:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 283              		.loc 1 350 3 view .LVU61
 284 001e 1A6B     		ldr	r2, [r3, #48]
 285 0020 02F08002 		and	r2, r2, #128
 286 0024 0092     		str	r2, [sp]
 350:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 287              		.loc 1 350 3 view .LVU62
 288 0026 009A     		ldr	r2, [sp]
 289              	.LBE4:
 350:Core/Src/main.c ****   __HAL_RCC_GPIOA_CLK_ENABLE();
 290              		.loc 1 350 3 view .LVU63
 351:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 291              		.loc 1 351 3 view .LVU64
 292              	.LBB5:
 351:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 293              		.loc 1 351 3 view .LVU65
 294 0028 0194     		str	r4, [sp, #4]
 351:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 295              		.loc 1 351 3 view .LVU66
 296 002a 1A6B     		ldr	r2, [r3, #48]
 297 002c 42F00102 		orr	r2, r2, #1
 298 0030 1A63     		str	r2, [r3, #48]
 351:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 299              		.loc 1 351 3 view .LVU67
 300 0032 1A6B     		ldr	r2, [r3, #48]
 301 0034 02F00102 		and	r2, r2, #1
 302 0038 0192     		str	r2, [sp, #4]
 351:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 303              		.loc 1 351 3 view .LVU68
 304 003a 019A     		ldr	r2, [sp, #4]
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 18


 305              	.LBE5:
 351:Core/Src/main.c ****   __HAL_RCC_GPIOB_CLK_ENABLE();
 306              		.loc 1 351 3 view .LVU69
 352:Core/Src/main.c **** 
 307              		.loc 1 352 3 view .LVU70
 308              	.LBB6:
 352:Core/Src/main.c **** 
 309              		.loc 1 352 3 view .LVU71
 310 003c 0294     		str	r4, [sp, #8]
 352:Core/Src/main.c **** 
 311              		.loc 1 352 3 view .LVU72
 312 003e 1A6B     		ldr	r2, [r3, #48]
 313 0040 42F00202 		orr	r2, r2, #2
 314 0044 1A63     		str	r2, [r3, #48]
 352:Core/Src/main.c **** 
 315              		.loc 1 352 3 view .LVU73
 316 0046 1B6B     		ldr	r3, [r3, #48]
 317 0048 03F00203 		and	r3, r3, #2
 318 004c 0293     		str	r3, [sp, #8]
 352:Core/Src/main.c **** 
 319              		.loc 1 352 3 view .LVU74
 320 004e 029B     		ldr	r3, [sp, #8]
 321              	.LBE6:
 352:Core/Src/main.c **** 
 322              		.loc 1 352 3 view .LVU75
 355:Core/Src/main.c **** 
 323              		.loc 1 355 3 view .LVU76
 324 0050 DFF88880 		ldr	r8, .L19+8
 325 0054 0122     		movs	r2, #1
 326 0056 0621     		movs	r1, #6
 327 0058 4046     		mov	r0, r8
 328 005a FFF7FEFF 		bl	HAL_GPIO_WritePin
 329              	.LVL8:
 358:Core/Src/main.c **** 
 330              		.loc 1 358 3 view .LVU77
 331 005e 1E4F     		ldr	r7, .L19+4
 332 0060 0122     		movs	r2, #1
 333 0062 4FF4C061 		mov	r1, #1536
 334 0066 3846     		mov	r0, r7
 335 0068 FFF7FEFF 		bl	HAL_GPIO_WritePin
 336              	.LVL9:
 361:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 337              		.loc 1 361 3 view .LVU78
 361:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 338              		.loc 1 361 23 is_stmt 0 view .LVU79
 339 006c 0125     		movs	r5, #1
 340 006e 0395     		str	r5, [sp, #12]
 362:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 341              		.loc 1 362 3 is_stmt 1 view .LVU80
 362:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_PULLUP;
 342              		.loc 1 362 24 is_stmt 0 view .LVU81
 343 0070 4FF40413 		mov	r3, #2162688
 344 0074 0493     		str	r3, [sp, #16]
 363:Core/Src/main.c ****   HAL_GPIO_Init(BTN_IN_GPIO_Port, &GPIO_InitStruct);
 345              		.loc 1 363 3 is_stmt 1 view .LVU82
 363:Core/Src/main.c ****   HAL_GPIO_Init(BTN_IN_GPIO_Port, &GPIO_InitStruct);
 346              		.loc 1 363 24 is_stmt 0 view .LVU83
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 19


 347 0076 0595     		str	r5, [sp, #20]
 364:Core/Src/main.c **** 
 348              		.loc 1 364 3 is_stmt 1 view .LVU84
 349 0078 03A9     		add	r1, sp, #12
 350 007a 4046     		mov	r0, r8
 351 007c FFF7FEFF 		bl	HAL_GPIO_Init
 352              	.LVL10:
 367:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 353              		.loc 1 367 3 view .LVU85
 367:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 354              		.loc 1 367 23 is_stmt 0 view .LVU86
 355 0080 0626     		movs	r6, #6
 356 0082 0396     		str	r6, [sp, #12]
 368:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 357              		.loc 1 368 3 is_stmt 1 view .LVU87
 368:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 358              		.loc 1 368 24 is_stmt 0 view .LVU88
 359 0084 0495     		str	r5, [sp, #16]
 369:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 360              		.loc 1 369 3 is_stmt 1 view .LVU89
 369:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 361              		.loc 1 369 24 is_stmt 0 view .LVU90
 362 0086 0594     		str	r4, [sp, #20]
 370:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 363              		.loc 1 370 3 is_stmt 1 view .LVU91
 370:Core/Src/main.c ****   HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 364              		.loc 1 370 25 is_stmt 0 view .LVU92
 365 0088 0694     		str	r4, [sp, #24]
 371:Core/Src/main.c **** 
 366              		.loc 1 371 3 is_stmt 1 view .LVU93
 367 008a 03A9     		add	r1, sp, #12
 368 008c 4046     		mov	r0, r8
 369 008e FFF7FEFF 		bl	HAL_GPIO_Init
 370              	.LVL11:
 374:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 371              		.loc 1 374 3 view .LVU94
 374:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 372              		.loc 1 374 23 is_stmt 0 view .LVU95
 373 0092 4FF48073 		mov	r3, #256
 374 0096 0393     		str	r3, [sp, #12]
 375:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 375              		.loc 1 375 3 is_stmt 1 view .LVU96
 375:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 376              		.loc 1 375 24 is_stmt 0 view .LVU97
 377 0098 4FF48813 		mov	r3, #1114112
 378 009c 0493     		str	r3, [sp, #16]
 376:Core/Src/main.c ****   HAL_GPIO_Init(LORA_EXTI_GPIO_Port, &GPIO_InitStruct);
 379              		.loc 1 376 3 is_stmt 1 view .LVU98
 376:Core/Src/main.c ****   HAL_GPIO_Init(LORA_EXTI_GPIO_Port, &GPIO_InitStruct);
 380              		.loc 1 376 24 is_stmt 0 view .LVU99
 381 009e 0594     		str	r4, [sp, #20]
 377:Core/Src/main.c **** 
 382              		.loc 1 377 3 is_stmt 1 view .LVU100
 383 00a0 03A9     		add	r1, sp, #12
 384 00a2 3846     		mov	r0, r7
 385 00a4 FFF7FEFF 		bl	HAL_GPIO_Init
 386              	.LVL12:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 20


 380:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 387              		.loc 1 380 3 view .LVU101
 380:Core/Src/main.c ****   GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 388              		.loc 1 380 23 is_stmt 0 view .LVU102
 389 00a8 4FF4C063 		mov	r3, #1536
 390 00ac 0393     		str	r3, [sp, #12]
 381:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 391              		.loc 1 381 3 is_stmt 1 view .LVU103
 381:Core/Src/main.c ****   GPIO_InitStruct.Pull = GPIO_NOPULL;
 392              		.loc 1 381 24 is_stmt 0 view .LVU104
 393 00ae 0495     		str	r5, [sp, #16]
 382:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 394              		.loc 1 382 3 is_stmt 1 view .LVU105
 382:Core/Src/main.c ****   GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 395              		.loc 1 382 24 is_stmt 0 view .LVU106
 396 00b0 0594     		str	r4, [sp, #20]
 383:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 397              		.loc 1 383 3 is_stmt 1 view .LVU107
 383:Core/Src/main.c ****   HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 398              		.loc 1 383 25 is_stmt 0 view .LVU108
 399 00b2 0694     		str	r4, [sp, #24]
 384:Core/Src/main.c **** 
 400              		.loc 1 384 3 is_stmt 1 view .LVU109
 401 00b4 03A9     		add	r1, sp, #12
 402 00b6 3846     		mov	r0, r7
 403 00b8 FFF7FEFF 		bl	HAL_GPIO_Init
 404              	.LVL13:
 387:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 405              		.loc 1 387 3 view .LVU110
 406 00bc 2246     		mov	r2, r4
 407 00be 0521     		movs	r1, #5
 408 00c0 3046     		mov	r0, r6
 409 00c2 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 410              	.LVL14:
 388:Core/Src/main.c **** 
 411              		.loc 1 388 3 view .LVU111
 412 00c6 3046     		mov	r0, r6
 413 00c8 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 414              	.LVL15:
 390:Core/Src/main.c **** 
 415              		.loc 1 390 1 is_stmt 0 view .LVU112
 416 00cc 08B0     		add	sp, sp, #32
 417              	.LCFI3:
 418              		.cfi_def_cfa_offset 24
 419              		@ sp needed
 420 00ce BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 421              	.L20:
 422 00d2 00BF     		.align	2
 423              	.L19:
 424 00d4 00380240 		.word	1073887232
 425 00d8 00000240 		.word	1073872896
 426 00dc 00040240 		.word	1073873920
 427              		.cfi_endproc
 428              	.LFE143:
 430              		.section	.text.MX_DMA_Init,"ax",%progbits
 431              		.align	1
 432              		.syntax unified
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 21


 433              		.thumb
 434              		.thumb_func
 436              	MX_DMA_Init:
 437              	.LFB142:
 321:Core/Src/main.c **** 
 438              		.loc 1 321 1 is_stmt 1 view -0
 439              		.cfi_startproc
 440              		@ args = 0, pretend = 0, frame = 8
 441              		@ frame_needed = 0, uses_anonymous_args = 0
 442 0000 10B5     		push	{r4, lr}
 443              	.LCFI4:
 444              		.cfi_def_cfa_offset 8
 445              		.cfi_offset 4, -8
 446              		.cfi_offset 14, -4
 447 0002 82B0     		sub	sp, sp, #8
 448              	.LCFI5:
 449              		.cfi_def_cfa_offset 16
 324:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 450              		.loc 1 324 3 view .LVU114
 451              	.LBB7:
 324:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 452              		.loc 1 324 3 view .LVU115
 453 0004 0024     		movs	r4, #0
 454 0006 0094     		str	r4, [sp]
 324:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 455              		.loc 1 324 3 view .LVU116
 456 0008 164B     		ldr	r3, .L23
 457 000a 1A6B     		ldr	r2, [r3, #48]
 458 000c 42F40012 		orr	r2, r2, #2097152
 459 0010 1A63     		str	r2, [r3, #48]
 324:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 460              		.loc 1 324 3 view .LVU117
 461 0012 1A6B     		ldr	r2, [r3, #48]
 462 0014 02F40012 		and	r2, r2, #2097152
 463 0018 0092     		str	r2, [sp]
 324:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 464              		.loc 1 324 3 view .LVU118
 465 001a 009A     		ldr	r2, [sp]
 466              	.LBE7:
 324:Core/Src/main.c ****   __HAL_RCC_DMA2_CLK_ENABLE();
 467              		.loc 1 324 3 view .LVU119
 325:Core/Src/main.c **** 
 468              		.loc 1 325 3 view .LVU120
 469              	.LBB8:
 325:Core/Src/main.c **** 
 470              		.loc 1 325 3 view .LVU121
 471 001c 0194     		str	r4, [sp, #4]
 325:Core/Src/main.c **** 
 472              		.loc 1 325 3 view .LVU122
 473 001e 1A6B     		ldr	r2, [r3, #48]
 474 0020 42F48002 		orr	r2, r2, #4194304
 475 0024 1A63     		str	r2, [r3, #48]
 325:Core/Src/main.c **** 
 476              		.loc 1 325 3 view .LVU123
 477 0026 1B6B     		ldr	r3, [r3, #48]
 478 0028 03F48003 		and	r3, r3, #4194304
 479 002c 0193     		str	r3, [sp, #4]
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 22


 325:Core/Src/main.c **** 
 480              		.loc 1 325 3 view .LVU124
 481 002e 019B     		ldr	r3, [sp, #4]
 482              	.LBE8:
 325:Core/Src/main.c **** 
 483              		.loc 1 325 3 view .LVU125
 329:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 484              		.loc 1 329 3 view .LVU126
 485 0030 2246     		mov	r2, r4
 486 0032 0521     		movs	r1, #5
 487 0034 1120     		movs	r0, #17
 488 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 489              	.LVL16:
 330:Core/Src/main.c ****   /* DMA2_Stream0_IRQn interrupt configuration */
 490              		.loc 1 330 3 view .LVU127
 491 003a 1120     		movs	r0, #17
 492 003c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 493              	.LVL17:
 332:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 494              		.loc 1 332 3 view .LVU128
 495 0040 2246     		mov	r2, r4
 496 0042 0521     		movs	r1, #5
 497 0044 3820     		movs	r0, #56
 498 0046 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 499              	.LVL18:
 333:Core/Src/main.c ****   /* DMA2_Stream3_IRQn interrupt configuration */
 500              		.loc 1 333 3 view .LVU129
 501 004a 3820     		movs	r0, #56
 502 004c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 503              	.LVL19:
 335:Core/Src/main.c ****   HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 504              		.loc 1 335 3 view .LVU130
 505 0050 2246     		mov	r2, r4
 506 0052 0521     		movs	r1, #5
 507 0054 3B20     		movs	r0, #59
 508 0056 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 509              	.LVL20:
 336:Core/Src/main.c **** 
 510              		.loc 1 336 3 view .LVU131
 511 005a 3B20     		movs	r0, #59
 512 005c FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 513              	.LVL21:
 338:Core/Src/main.c **** 
 514              		.loc 1 338 1 is_stmt 0 view .LVU132
 515 0060 02B0     		add	sp, sp, #8
 516              	.LCFI6:
 517              		.cfi_def_cfa_offset 8
 518              		@ sp needed
 519 0062 10BD     		pop	{r4, pc}
 520              	.L24:
 521              		.align	2
 522              	.L23:
 523 0064 00380240 		.word	1073887232
 524              		.cfi_endproc
 525              	.LFE142:
 527              		.section	.text.StartDisplayTask,"ax",%progbits
 528              		.align	1
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 23


 529              		.global	StartDisplayTask
 530              		.syntax unified
 531              		.thumb
 532              		.thumb_func
 534              	StartDisplayTask:
 535              	.LFB146:
 539:Core/Src/main.c ****   /* USER CODE BEGIN StartDisplayTask */
 536              		.loc 1 539 1 is_stmt 1 view -0
 537              		.cfi_startproc
 538              		@ Volatile: function does not return.
 539              		@ args = 0, pretend = 0, frame = 0
 540              		@ frame_needed = 0, uses_anonymous_args = 0
 541              	.LVL22:
 539:Core/Src/main.c ****   /* USER CODE BEGIN StartDisplayTask */
 542              		.loc 1 539 1 is_stmt 0 view .LVU134
 543 0000 08B5     		push	{r3, lr}
 544              	.LCFI7:
 545              		.cfi_def_cfa_offset 8
 546              		.cfi_offset 3, -8
 547              		.cfi_offset 14, -4
 548              	.LVL23:
 549              	.L26:
 542:Core/Src/main.c ****   {
 550              		.loc 1 542 3 is_stmt 1 discriminator 1 view .LVU135
 545:Core/Src/main.c ****   }
 551              		.loc 1 545 5 discriminator 1 view .LVU136
 552 0002 6420     		movs	r0, #100
 553 0004 FFF7FEFF 		bl	osDelay
 554              	.LVL24:
 542:Core/Src/main.c ****   {
 555              		.loc 1 542 3 discriminator 1 view .LVU137
 556 0008 FBE7     		b	.L26
 557              		.cfi_endproc
 558              	.LFE146:
 560              		.section	.rodata.StartDefaultTask.str1.4,"aMS",%progbits,1
 561              		.align	2
 562              	.LC7:
 563 0000 4B494E47 		.ascii	"KING\000"
 563      00
 564 0005 000000   		.align	2
 565              	.LC8:
 566 0008 4F4600   		.ascii	"OF\000"
 567 000b 00       		.align	2
 568              	.LC9:
 569 000c 54484500 		.ascii	"THE\000"
 570              		.align	2
 571              	.LC10:
 572 0010 48494C4C 		.ascii	"HILL\000"
 572      00
 573              		.section	.text.StartDefaultTask,"ax",%progbits
 574              		.align	1
 575              		.global	StartDefaultTask
 576              		.syntax unified
 577              		.thumb
 578              		.thumb_func
 580              	StartDefaultTask:
 581              	.LVL25:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 24


 582              	.LFB144:
 404:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 583              		.loc 1 404 1 view -0
 584              		.cfi_startproc
 585              		@ Volatile: function does not return.
 586              		@ args = 0, pretend = 0, frame = 32
 587              		@ frame_needed = 0, uses_anonymous_args = 0
 404:Core/Src/main.c ****   /* USER CODE BEGIN 5 */
 588              		.loc 1 404 1 is_stmt 0 view .LVU139
 589 0000 00B5     		push	{lr}
 590              	.LCFI8:
 591              		.cfi_def_cfa_offset 4
 592              		.cfi_offset 14, -4
 593 0002 89B0     		sub	sp, sp, #36
 594              	.LCFI9:
 595              		.cfi_def_cfa_offset 40
 411:Core/Src/main.c ****   loraTaskHandle = osThreadCreate(osThread(loraTask), NULL);
 596              		.loc 1 411 3 is_stmt 1 view .LVU140
 597 0004 0DF1040C 		add	ip, sp, #4
 598 0008 3C4C     		ldr	r4, .L33
 599 000a 0FCC     		ldmia	r4!, {r0, r1, r2, r3}
 600              	.LVL26:
 411:Core/Src/main.c ****   loraTaskHandle = osThreadCreate(osThread(loraTask), NULL);
 601              		.loc 1 411 3 is_stmt 0 view .LVU141
 602 000c ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 603 0010 94E80700 		ldm	r4, {r0, r1, r2}
 604 0014 8CE80700 		stm	ip, {r0, r1, r2}
 412:Core/Src/main.c **** 
 605              		.loc 1 412 3 is_stmt 1 view .LVU142
 412:Core/Src/main.c **** 
 606              		.loc 1 412 20 is_stmt 0 view .LVU143
 607 0018 0021     		movs	r1, #0
 608 001a 01A8     		add	r0, sp, #4
 609 001c FFF7FEFF 		bl	osThreadCreate
 610              	.LVL27:
 412:Core/Src/main.c **** 
 611              		.loc 1 412 18 view .LVU144
 612 0020 374B     		ldr	r3, .L33+4
 613 0022 1860     		str	r0, [r3]
 414:Core/Src/main.c ****   BLUELED_OFF;
 614              		.loc 1 414 3 is_stmt 1 view .LVU145
 615 0024 374C     		ldr	r4, .L33+8
 616 0026 0122     		movs	r2, #1
 617 0028 0421     		movs	r1, #4
 618 002a 2046     		mov	r0, r4
 619 002c FFF7FEFF 		bl	HAL_GPIO_WritePin
 620              	.LVL28:
 415:Core/Src/main.c ****   ssd1306_Init();
 621              		.loc 1 415 3 view .LVU146
 622 0030 0122     		movs	r2, #1
 623 0032 0221     		movs	r1, #2
 624 0034 2046     		mov	r0, r4
 625 0036 FFF7FEFF 		bl	HAL_GPIO_WritePin
 626              	.LVL29:
 416:Core/Src/main.c ****   ssd1306_SetCursor(0,0);
 627              		.loc 1 416 3 view .LVU147
 628 003a FFF7FEFF 		bl	ssd1306_Init
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 25


 629              	.LVL30:
 417:Core/Src/main.c ****   ssd1306_WriteString("KING",Font_16x24,1);
 630              		.loc 1 417 3 view .LVU148
 631 003e 0021     		movs	r1, #0
 632 0040 0846     		mov	r0, r1
 633 0042 FFF7FEFF 		bl	ssd1306_SetCursor
 634              	.LVL31:
 418:Core/Src/main.c ****   ssd1306_UpdateScreen();
 635              		.loc 1 418 3 view .LVU149
 636 0046 304C     		ldr	r4, .L33+12
 637 0048 0123     		movs	r3, #1
 638 004a 94E80600 		ldm	r4, {r1, r2}
 639 004e 2F48     		ldr	r0, .L33+16
 640 0050 FFF7FEFF 		bl	ssd1306_WriteString
 641              	.LVL32:
 419:Core/Src/main.c ****   osDelay(500);
 642              		.loc 1 419 3 view .LVU150
 643 0054 FFF7FEFF 		bl	ssd1306_UpdateScreen
 644              	.LVL33:
 420:Core/Src/main.c ****   ssd1306_Fill(0);
 645              		.loc 1 420 3 view .LVU151
 646 0058 4FF4FA70 		mov	r0, #500
 647 005c FFF7FEFF 		bl	osDelay
 648              	.LVL34:
 421:Core/Src/main.c ****   ssd1306_SetCursor(64,0);
 649              		.loc 1 421 3 view .LVU152
 650 0060 0020     		movs	r0, #0
 651 0062 FFF7FEFF 		bl	ssd1306_Fill
 652              	.LVL35:
 422:Core/Src/main.c ****   ssd1306_WriteString("OF",Font_16x24,1);
 653              		.loc 1 422 3 view .LVU153
 654 0066 0021     		movs	r1, #0
 655 0068 4020     		movs	r0, #64
 656 006a FFF7FEFF 		bl	ssd1306_SetCursor
 657              	.LVL36:
 423:Core/Src/main.c ****   ssd1306_UpdateScreen();
 658              		.loc 1 423 3 view .LVU154
 659 006e 0123     		movs	r3, #1
 660 0070 94E80600 		ldm	r4, {r1, r2}
 661 0074 2648     		ldr	r0, .L33+20
 662 0076 FFF7FEFF 		bl	ssd1306_WriteString
 663              	.LVL37:
 424:Core/Src/main.c ****   osDelay(500);
 664              		.loc 1 424 3 view .LVU155
 665 007a FFF7FEFF 		bl	ssd1306_UpdateScreen
 666              	.LVL38:
 425:Core/Src/main.c ****   ssd1306_Fill(0);
 667              		.loc 1 425 3 view .LVU156
 668 007e 4FF4FA70 		mov	r0, #500
 669 0082 FFF7FEFF 		bl	osDelay
 670              	.LVL39:
 426:Core/Src/main.c ****   ssd1306_SetCursor(0,8);
 671              		.loc 1 426 3 view .LVU157
 672 0086 0020     		movs	r0, #0
 673 0088 FFF7FEFF 		bl	ssd1306_Fill
 674              	.LVL40:
 427:Core/Src/main.c ****   ssd1306_WriteString("THE",Font_16x24,1);
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 26


 675              		.loc 1 427 3 view .LVU158
 676 008c 0821     		movs	r1, #8
 677 008e 0020     		movs	r0, #0
 678 0090 FFF7FEFF 		bl	ssd1306_SetCursor
 679              	.LVL41:
 428:Core/Src/main.c ****   ssd1306_UpdateScreen();
 680              		.loc 1 428 3 view .LVU159
 681 0094 0123     		movs	r3, #1
 682 0096 94E80600 		ldm	r4, {r1, r2}
 683 009a 1E48     		ldr	r0, .L33+24
 684 009c FFF7FEFF 		bl	ssd1306_WriteString
 685              	.LVL42:
 429:Core/Src/main.c ****   osDelay(500);
 686              		.loc 1 429 3 view .LVU160
 687 00a0 FFF7FEFF 		bl	ssd1306_UpdateScreen
 688              	.LVL43:
 430:Core/Src/main.c ****   ssd1306_Fill(0);
 689              		.loc 1 430 3 view .LVU161
 690 00a4 4FF4FA70 		mov	r0, #500
 691 00a8 FFF7FEFF 		bl	osDelay
 692              	.LVL44:
 431:Core/Src/main.c ****   ssd1306_SetCursor(64,8);
 693              		.loc 1 431 3 view .LVU162
 694 00ac 0020     		movs	r0, #0
 695 00ae FFF7FEFF 		bl	ssd1306_Fill
 696              	.LVL45:
 432:Core/Src/main.c ****   ssd1306_WriteString("HILL",Font_16x24,1);
 697              		.loc 1 432 3 view .LVU163
 698 00b2 0821     		movs	r1, #8
 699 00b4 4020     		movs	r0, #64
 700 00b6 FFF7FEFF 		bl	ssd1306_SetCursor
 701              	.LVL46:
 433:Core/Src/main.c ****   ssd1306_UpdateScreen();
 702              		.loc 1 433 3 view .LVU164
 703 00ba 0123     		movs	r3, #1
 704 00bc 94E80600 		ldm	r4, {r1, r2}
 705 00c0 1548     		ldr	r0, .L33+28
 706 00c2 FFF7FEFF 		bl	ssd1306_WriteString
 707              	.LVL47:
 434:Core/Src/main.c **** 
 708              		.loc 1 434 3 view .LVU165
 709 00c6 FFF7FEFF 		bl	ssd1306_UpdateScreen
 710              	.LVL48:
 438:Core/Src/main.c **** 
 711              		.loc 1 438 3 view .LVU166
 712 00ca 4FF47A70 		mov	r0, #1000
 713 00ce FFF7FEFF 		bl	osDelay
 714              	.LVL49:
 440:Core/Src/main.c ****   osTimerStart(msTickHandle, pdMS_TO_TICKS(10));
 715              		.loc 1 440 3 view .LVU167
 716 00d2 FFF7FEFF 		bl	resetGame
 717              	.LVL50:
 441:Core/Src/main.c ****   
 718              		.loc 1 441 3 view .LVU168
 719 00d6 0A21     		movs	r1, #10
 720 00d8 104B     		ldr	r3, .L33+32
 721 00da 1868     		ldr	r0, [r3]
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 27


 722 00dc FFF7FEFF 		bl	osTimerStart
 723              	.LVL51:
 724 00e0 06E0     		b	.L30
 725              	.L32:
 449:Core/Src/main.c **** 
 726              		.loc 1 449 20 discriminator 1 view .LVU169
 727 00e2 FFF7FEFF 		bl	decodeKOTHPacket
 728              	.LVL52:
 729              	.L29:
 452:Core/Src/main.c **** 
 730              		.loc 1 452 5 view .LVU170
 731 00e6 FFF7FEFF 		bl	doGameState
 732              	.LVL53:
 455:Core/Src/main.c ****    
 733              		.loc 1 455 5 view .LVU171
 734 00ea 1420     		movs	r0, #20
 735 00ec FFF7FEFF 		bl	osDelay
 736              	.LVL54:
 445:Core/Src/main.c ****   {
 737              		.loc 1 445 3 view .LVU172
 738              	.L30:
 445:Core/Src/main.c ****   {
 739              		.loc 1 445 3 view .LVU173
 449:Core/Src/main.c **** 
 740              		.loc 1 449 5 view .LVU174
 449:Core/Src/main.c **** 
 741              		.loc 1 449 8 is_stmt 0 view .LVU175
 742 00f0 0B4B     		ldr	r3, .L33+36
 743 00f2 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 449:Core/Src/main.c **** 
 744              		.loc 1 449 7 view .LVU176
 745 00f4 002B     		cmp	r3, #0
 746 00f6 F4D1     		bne	.L32
 747 00f8 F5E7     		b	.L29
 748              	.L34:
 749 00fa 00BF     		.align	2
 750              	.L33:
 751 00fc 00000000 		.word	.LANCHOR0
 752 0100 00000000 		.word	.LANCHOR1
 753 0104 00040240 		.word	1073873920
 754 0108 00000000 		.word	Font_16x24
 755 010c 00000000 		.word	.LC7
 756 0110 08000000 		.word	.LC8
 757 0114 0C000000 		.word	.LC9
 758 0118 10000000 		.word	.LC10
 759 011c 00000000 		.word	.LANCHOR2
 760 0120 00000000 		.word	newRX_flag
 761              		.cfi_endproc
 762              	.LFE144:
 764              		.section	.rodata.StartLoraTask.str1.4,"aMS",%progbits,1
 765              		.align	2
 766              	.LC11:
 767 0000 4A6F7368 		.ascii	"Josh wins\000"
 767      2077696E 
 767      7300
 768              		.section	.text.StartLoraTask,"ax",%progbits
 769              		.align	1
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 28


 770              		.global	StartLoraTask
 771              		.syntax unified
 772              		.thumb
 773              		.thumb_func
 775              	StartLoraTask:
 776              	.LVL55:
 777              	.LFB145:
 469:Core/Src/main.c ****   /* USER CODE BEGIN StartLoraTask */
 778              		.loc 1 469 1 is_stmt 1 view -0
 779              		.cfi_startproc
 780              		@ args = 0, pretend = 0, frame = 48
 781              		@ frame_needed = 0, uses_anonymous_args = 0
 469:Core/Src/main.c ****   /* USER CODE BEGIN StartLoraTask */
 782              		.loc 1 469 1 is_stmt 0 view .LVU178
 783 0000 10B5     		push	{r4, lr}
 784              	.LCFI10:
 785              		.cfi_def_cfa_offset 8
 786              		.cfi_offset 4, -8
 787              		.cfi_offset 14, -4
 788 0002 8CB0     		sub	sp, sp, #48
 789              	.LCFI11:
 790              		.cfi_def_cfa_offset 56
 473:Core/Src/main.c **** 
 791              		.loc 1 473 5 is_stmt 1 view .LVU179
 473:Core/Src/main.c **** 
 792              		.loc 1 473 14 is_stmt 0 view .LVU180
 793 0004 324C     		ldr	r4, .L42
 794 0006 6846     		mov	r0, sp
 795              	.LVL56:
 473:Core/Src/main.c **** 
 796              		.loc 1 473 14 view .LVU181
 797 0008 FFF7FEFF 		bl	newLoRa
 798              	.LVL57:
 799 000c A646     		mov	lr, r4
 800 000e EC46     		mov	ip, sp
 801 0010 BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 802 0014 AEE80F00 		stmia	lr!, {r0, r1, r2, r3}
 803 0018 BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 804 001c AEE80F00 		stmia	lr!, {r0, r1, r2, r3}
 805 0020 9CE80700 		ldm	ip, {r0, r1, r2}
 806 0024 8EE80700 		stm	lr, {r0, r1, r2}
 476:Core/Src/main.c ****       myLoRa.CS_pin          = LORA_CS_Pin;
 807              		.loc 1 476 7 is_stmt 1 view .LVU182
 476:Core/Src/main.c ****       myLoRa.CS_pin          = LORA_CS_Pin;
 808              		.loc 1 476 30 is_stmt 0 view .LVU183
 809 0028 2A4B     		ldr	r3, .L42+4
 810 002a 2360     		str	r3, [r4]
 477:Core/Src/main.c ****       myLoRa.reset_port      = LORA_RST_GPIO_Port;
 811              		.loc 1 477 7 is_stmt 1 view .LVU184
 477:Core/Src/main.c ****       myLoRa.reset_port      = LORA_RST_GPIO_Port;
 812              		.loc 1 477 30 is_stmt 0 view .LVU185
 813 002c 4FF48062 		mov	r2, #1024
 814 0030 A280     		strh	r2, [r4, #4]	@ movhi
 478:Core/Src/main.c ****       myLoRa.reset_pin       = LORA_RST_Pin;
 815              		.loc 1 478 7 is_stmt 1 view .LVU186
 478:Core/Src/main.c ****       myLoRa.reset_pin       = LORA_RST_Pin;
 816              		.loc 1 478 30 is_stmt 0 view .LVU187
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 29


 817 0032 A360     		str	r3, [r4, #8]
 479:Core/Src/main.c ****       myLoRa.DIO0_port       = LORA_EXTI_GPIO_Port;
 818              		.loc 1 479 7 is_stmt 1 view .LVU188
 479:Core/Src/main.c ****       myLoRa.DIO0_port       = LORA_EXTI_GPIO_Port;
 819              		.loc 1 479 30 is_stmt 0 view .LVU189
 820 0034 4FF40072 		mov	r2, #512
 821 0038 A281     		strh	r2, [r4, #12]	@ movhi
 480:Core/Src/main.c ****       myLoRa.DIO0_pin        = LORA_EXTI_Pin;
 822              		.loc 1 480 7 is_stmt 1 view .LVU190
 480:Core/Src/main.c ****       myLoRa.DIO0_pin        = LORA_EXTI_Pin;
 823              		.loc 1 480 30 is_stmt 0 view .LVU191
 824 003a 2361     		str	r3, [r4, #16]
 481:Core/Src/main.c ****       myLoRa.hSPIx           = &hspi1;
 825              		.loc 1 481 7 is_stmt 1 view .LVU192
 481:Core/Src/main.c ****       myLoRa.hSPIx           = &hspi1;
 826              		.loc 1 481 30 is_stmt 0 view .LVU193
 827 003c 4FF48073 		mov	r3, #256
 828 0040 A382     		strh	r3, [r4, #20]	@ movhi
 482:Core/Src/main.c **** 
 829              		.loc 1 482 7 is_stmt 1 view .LVU194
 482:Core/Src/main.c **** 
 830              		.loc 1 482 30 is_stmt 0 view .LVU195
 831 0042 254B     		ldr	r3, .L42+8
 832 0044 A361     		str	r3, [r4, #24]
 485:Core/Src/main.c ****       sprintf(opcodeString,"Josh wins", 10);
 833              		.loc 1 485 7 is_stmt 1 view .LVU196
 485:Core/Src/main.c ****       sprintf(opcodeString,"Josh wins", 10);
 834              		.loc 1 485 30 is_stmt 0 view .LVU197
 835 0046 2046     		mov	r0, r4
 836 0048 FFF7FEFF 		bl	LoRa_init
 837              	.LVL58:
 838 004c 0446     		mov	r4, r0
 839              	.LVL59:
 486:Core/Src/main.c ****       if(LoRa_Status == LORA_OK)
 840              		.loc 1 486 7 is_stmt 1 view .LVU198
 841 004e 0A22     		movs	r2, #10
 842 0050 2249     		ldr	r1, .L42+12
 843 0052 2348     		ldr	r0, .L42+16
 844 0054 FFF7FEFF 		bl	sprintf
 845              	.LVL60:
 487:Core/Src/main.c ****       {
 846              		.loc 1 487 7 view .LVU199
 487:Core/Src/main.c ****       {
 847              		.loc 1 487 9 is_stmt 0 view .LVU200
 848 0058 C82C     		cmp	r4, #200
 849 005a 08D0     		beq	.L41
 850              	.L36:
 492:Core/Src/main.c ****     rxCount = 0;
 851              		.loc 1 492 5 is_stmt 1 view .LVU201
 852 005c 1C48     		ldr	r0, .L42
 853 005e FFF7FEFF 		bl	LoRa_startReceiving
 854              	.LVL61:
 493:Core/Src/main.c ****     txCount = 0;
 855              		.loc 1 493 5 view .LVU202
 493:Core/Src/main.c ****     txCount = 0;
 856              		.loc 1 493 13 is_stmt 0 view .LVU203
 857 0062 0023     		movs	r3, #0
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 30


 858 0064 1F4A     		ldr	r2, .L42+20
 859 0066 1380     		strh	r3, [r2]	@ movhi
 494:Core/Src/main.c **** 
 860              		.loc 1 494 5 is_stmt 1 view .LVU204
 494:Core/Src/main.c **** 
 861              		.loc 1 494 13 is_stmt 0 view .LVU205
 862 0068 1F4A     		ldr	r2, .L42+24
 863 006a 1380     		strh	r3, [r2]	@ movhi
 864 006c 15E0     		b	.L39
 865              	.L41:
 489:Core/Src/main.c ****       }
 866              		.loc 1 489 9 is_stmt 1 view .LVU206
 867 006e 6423     		movs	r3, #100
 868 0070 0C22     		movs	r2, #12
 869 0072 1B49     		ldr	r1, .L42+16
 870 0074 1648     		ldr	r0, .L42
 871 0076 FFF7FEFF 		bl	LoRa_transmit
 872              	.LVL62:
 873 007a EFE7     		b	.L36
 874              	.L37:
 518:Core/Src/main.c ****     {
 875              		.loc 1 518 5 view .LVU207
 518:Core/Src/main.c ****     {
 876              		.loc 1 518 8 is_stmt 0 view .LVU208
 877 007c 1B4B     		ldr	r3, .L42+28
 878 007e 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 518:Core/Src/main.c ****     {
 879              		.loc 1 518 7 view .LVU209
 880 0080 43B1     		cbz	r3, .L38
 520:Core/Src/main.c ****       // send a message
 881              		.loc 1 520 7 is_stmt 1 view .LVU210
 520:Core/Src/main.c ****       // send a message
 882              		.loc 1 520 18 is_stmt 0 view .LVU211
 883 0082 1A4B     		ldr	r3, .L42+28
 884 0084 0022     		movs	r2, #0
 885 0086 1A70     		strb	r2, [r3]
 522:Core/Src/main.c ****     }
 886              		.loc 1 522 7 is_stmt 1 view .LVU212
 887 0088 6423     		movs	r3, #100
 888 008a 0C22     		movs	r2, #12
 889 008c 1449     		ldr	r1, .L42+16
 890 008e 1048     		ldr	r0, .L42
 891 0090 FFF7FEFF 		bl	LoRa_transmit
 892              	.LVL63:
 893              	.L38:
 525:Core/Src/main.c **** 
 894              		.loc 1 525 5 view .LVU213
 895 0094 C820     		movs	r0, #200
 896 0096 FFF7FEFF 		bl	osDelay
 897              	.LVL64:
 497:Core/Src/main.c ****   {
 898              		.loc 1 497 3 view .LVU214
 899              	.L39:
 497:Core/Src/main.c ****   {
 900              		.loc 1 497 3 view .LVU215
 503:Core/Src/main.c **** 
 901              		.loc 1 503 5 view .LVU216
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 31


 503:Core/Src/main.c **** 
 902              		.loc 1 503 19 is_stmt 0 view .LVU217
 903 009a 0A22     		movs	r2, #10
 904 009c 1449     		ldr	r1, .L42+32
 905 009e 0C48     		ldr	r0, .L42
 906 00a0 FFF7FEFF 		bl	LoRa_receive
 907              	.LVL65:
 503:Core/Src/main.c **** 
 908              		.loc 1 503 17 view .LVU218
 909 00a4 134B     		ldr	r3, .L42+36
 910 00a6 1870     		strb	r0, [r3]
 505:Core/Src/main.c ****     {
 911              		.loc 1 505 5 is_stmt 1 view .LVU219
 505:Core/Src/main.c ****     {
 912              		.loc 1 505 7 is_stmt 0 view .LVU220
 913 00a8 0028     		cmp	r0, #0
 914 00aa E7D0     		beq	.L37
 507:Core/Src/main.c ****         if(loraRXbuf[0] != receivedPacket[0])
 915              		.loc 1 507 9 is_stmt 1 view .LVU221
 507:Core/Src/main.c ****         if(loraRXbuf[0] != receivedPacket[0])
 916              		.loc 1 507 20 is_stmt 0 view .LVU222
 917 00ac 124B     		ldr	r3, .L42+40
 918 00ae 0122     		movs	r2, #1
 919 00b0 1A70     		strb	r2, [r3]
 508:Core/Src/main.c ****         {
 920              		.loc 1 508 9 is_stmt 1 view .LVU223
 508:Core/Src/main.c ****         {
 921              		.loc 1 508 21 is_stmt 0 view .LVU224
 922 00b2 0F4B     		ldr	r3, .L42+32
 923 00b4 1A78     		ldrb	r2, [r3]	@ zero_extendqisi2
 508:Core/Src/main.c ****         {
 924              		.loc 1 508 42 view .LVU225
 925 00b6 114B     		ldr	r3, .L42+44
 926 00b8 1B78     		ldrb	r3, [r3]	@ zero_extendqisi2
 508:Core/Src/main.c ****         {
 927              		.loc 1 508 11 view .LVU226
 928 00ba 9A42     		cmp	r2, r3
 929 00bc DED0     		beq	.L37
 510:Core/Src/main.c ****         }
 930              		.loc 1 510 13 is_stmt 1 view .LVU227
 931 00be 0F4B     		ldr	r3, .L42+44
 932 00c0 0B4A     		ldr	r2, .L42+32
 933 00c2 1068     		ldr	r0, [r2]	@ unaligned
 934 00c4 5168     		ldr	r1, [r2, #4]	@ unaligned
 935 00c6 1860     		str	r0, [r3]	@ unaligned
 936 00c8 5960     		str	r1, [r3, #4]	@ unaligned
 937 00ca 1289     		ldrh	r2, [r2, #8]	@ unaligned
 938 00cc 1A81     		strh	r2, [r3, #8]	@ unaligned
 939 00ce D5E7     		b	.L37
 940              	.L43:
 941              		.align	2
 942              	.L42:
 943 00d0 00000000 		.word	.LANCHOR3
 944 00d4 00000240 		.word	1073872896
 945 00d8 00000000 		.word	.LANCHOR4
 946 00dc 00000000 		.word	.LC11
 947 00e0 00000000 		.word	opcodeString
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 32


 948 00e4 00000000 		.word	rxCount
 949 00e8 00000000 		.word	txCount
 950 00ec 00000000 		.word	newTX_flag
 951 00f0 00000000 		.word	loraRXbuf
 952 00f4 00000000 		.word	packet_size
 953 00f8 00000000 		.word	newRX_flag
 954 00fc 00000000 		.word	receivedPacket
 955              		.cfi_endproc
 956              	.LFE145:
 958              		.section	.text.HAL_TIM_PeriodElapsedCallback,"ax",%progbits
 959              		.align	1
 960              		.global	HAL_TIM_PeriodElapsedCallback
 961              		.syntax unified
 962              		.thumb
 963              		.thumb_func
 965              	HAL_TIM_PeriodElapsedCallback:
 966              	.LVL66:
 967              	.LFB150:
 610:Core/Src/main.c **** 
 611:Core/Src/main.c **** /**
 612:Core/Src/main.c ****   * @brief  Period elapsed callback in non blocking mode
 613:Core/Src/main.c ****   * @note   This function is called  when TIM1 interrupt took place, inside
 614:Core/Src/main.c ****   * HAL_TIM_IRQHandler(). It makes a direct call to HAL_IncTick() to increment
 615:Core/Src/main.c ****   * a global variable "uwTick" used as application time base.
 616:Core/Src/main.c ****   * @param  htim : TIM handle
 617:Core/Src/main.c ****   * @retval None
 618:Core/Src/main.c ****   */
 619:Core/Src/main.c **** void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
 620:Core/Src/main.c **** {
 968              		.loc 1 620 1 view -0
 969              		.cfi_startproc
 970              		@ args = 0, pretend = 0, frame = 0
 971              		@ frame_needed = 0, uses_anonymous_args = 0
 972              		.loc 1 620 1 is_stmt 0 view .LVU229
 973 0000 08B5     		push	{r3, lr}
 974              	.LCFI12:
 975              		.cfi_def_cfa_offset 8
 976              		.cfi_offset 3, -8
 977              		.cfi_offset 14, -4
 621:Core/Src/main.c ****   /* USER CODE BEGIN Callback 0 */
 622:Core/Src/main.c **** 
 623:Core/Src/main.c ****   /* USER CODE END Callback 0 */
 624:Core/Src/main.c ****   if (htim->Instance == TIM1) {
 978              		.loc 1 624 3 is_stmt 1 view .LVU230
 979              		.loc 1 624 11 is_stmt 0 view .LVU231
 980 0002 0268     		ldr	r2, [r0]
 981              		.loc 1 624 6 view .LVU232
 982 0004 034B     		ldr	r3, .L48
 983 0006 9A42     		cmp	r2, r3
 984 0008 00D0     		beq	.L47
 985              	.LVL67:
 986              	.L44:
 625:Core/Src/main.c ****     HAL_IncTick();
 626:Core/Src/main.c ****   }
 627:Core/Src/main.c ****   /* USER CODE BEGIN Callback 1 */
 628:Core/Src/main.c **** 
 629:Core/Src/main.c ****   /* USER CODE END Callback 1 */
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 33


 630:Core/Src/main.c **** }
 987              		.loc 1 630 1 view .LVU233
 988 000a 08BD     		pop	{r3, pc}
 989              	.LVL68:
 990              	.L47:
 625:Core/Src/main.c ****     HAL_IncTick();
 991              		.loc 1 625 5 is_stmt 1 view .LVU234
 992 000c FFF7FEFF 		bl	HAL_IncTick
 993              	.LVL69:
 994              		.loc 1 630 1 is_stmt 0 view .LVU235
 995 0010 FBE7     		b	.L44
 996              	.L49:
 997 0012 00BF     		.align	2
 998              	.L48:
 999 0014 00000140 		.word	1073807360
 1000              		.cfi_endproc
 1001              	.LFE150:
 1003              		.section	.text.Error_Handler,"ax",%progbits
 1004              		.align	1
 1005              		.global	Error_Handler
 1006              		.syntax unified
 1007              		.thumb
 1008              		.thumb_func
 1010              	Error_Handler:
 1011              	.LFB151:
 631:Core/Src/main.c **** 
 632:Core/Src/main.c **** /**
 633:Core/Src/main.c ****   * @brief  This function is executed in case of error occurrence.
 634:Core/Src/main.c ****   * @retval None
 635:Core/Src/main.c ****   */
 636:Core/Src/main.c **** void Error_Handler(void)
 637:Core/Src/main.c **** {
 1012              		.loc 1 637 1 is_stmt 1 view -0
 1013              		.cfi_startproc
 1014              		@ Volatile: function does not return.
 1015              		@ args = 0, pretend = 0, frame = 0
 1016              		@ frame_needed = 0, uses_anonymous_args = 0
 1017              		@ link register save eliminated.
 638:Core/Src/main.c ****   /* USER CODE BEGIN Error_Handler_Debug */
 639:Core/Src/main.c ****   /* User can add his own implementation to report the HAL error return state */
 640:Core/Src/main.c ****   __disable_irq();
 1018              		.loc 1 640 3 view .LVU237
 1019              	.LBB9:
 1020              	.LBI9:
 1021              		.file 2 "Drivers/CMSIS/Include/cmsis_gcc.h"
   1:Drivers/CMSIS/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:Drivers/CMSIS/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:Drivers/CMSIS/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:Drivers/CMSIS/Include/cmsis_gcc.h **** /*
   8:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  10:Drivers/CMSIS/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  12:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 34


  13:Drivers/CMSIS/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:Drivers/CMSIS/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  16:Drivers/CMSIS/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:Drivers/CMSIS/Include/cmsis_gcc.h ****  *
  18:Drivers/CMSIS/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:Drivers/CMSIS/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:Drivers/CMSIS/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:Drivers/CMSIS/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:Drivers/CMSIS/Include/cmsis_gcc.h ****  * limitations under the License.
  23:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
  24:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  25:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:Drivers/CMSIS/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  28:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:Drivers/CMSIS/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  34:Drivers/CMSIS/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  38:Drivers/CMSIS/Include/cmsis_gcc.h **** 
  39:Drivers/CMSIS/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  43:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  46:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  49:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif                                           
  52:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  55:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __USED
  56:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  58:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  61:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  64:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  67:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 35


  70:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:Drivers/CMSIS/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  78:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  86:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
  94:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 102:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:Drivers/CMSIS/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:Drivers/CMSIS/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 110:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 113:Drivers/CMSIS/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:Drivers/CMSIS/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:Drivers/CMSIS/Include/cmsis_gcc.h **** #endif
 116:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 117:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 118:Drivers/CMSIS/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:Drivers/CMSIS/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:Drivers/CMSIS/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:Drivers/CMSIS/Include/cmsis_gcc.h ****   @{
 122:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 123:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 124:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 125:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 36


 127:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 129:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 131:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:Drivers/CMSIS/Include/cmsis_gcc.h **** }
 133:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 134:Drivers/CMSIS/Include/cmsis_gcc.h **** 
 135:Drivers/CMSIS/Include/cmsis_gcc.h **** /**
 136:Drivers/CMSIS/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:Drivers/CMSIS/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:Drivers/CMSIS/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:Drivers/CMSIS/Include/cmsis_gcc.h ****  */
 140:Drivers/CMSIS/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 1022              		.loc 2 140 27 view .LVU238
 1023              	.LBB10:
 141:Drivers/CMSIS/Include/cmsis_gcc.h **** {
 142:Drivers/CMSIS/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 1024              		.loc 2 142 3 view .LVU239
 1025              		.syntax unified
 1026              	@ 142 "Drivers/CMSIS/Include/cmsis_gcc.h" 1
 1027 0000 72B6     		cpsid i
 1028              	@ 0 "" 2
 1029              		.thumb
 1030              		.syntax unified
 1031              	.L51:
 1032              	.LBE10:
 1033              	.LBE9:
 641:Core/Src/main.c ****   while (1)
 1034              		.loc 1 641 3 discriminator 1 view .LVU240
 642:Core/Src/main.c ****   {
 643:Core/Src/main.c ****   }
 1035              		.loc 1 643 3 discriminator 1 view .LVU241
 641:Core/Src/main.c ****   while (1)
 1036              		.loc 1 641 9 discriminator 1 view .LVU242
 1037 0002 FEE7     		b	.L51
 1038              		.cfi_endproc
 1039              	.LFE151:
 1041              		.section	.text.MX_SPI1_Init,"ax",%progbits
 1042              		.align	1
 1043              		.syntax unified
 1044              		.thumb
 1045              		.thumb_func
 1047              	MX_SPI1_Init:
 1048              	.LFB141:
 285:Core/Src/main.c **** 
 1049              		.loc 1 285 1 view -0
 1050              		.cfi_startproc
 1051              		@ args = 0, pretend = 0, frame = 0
 1052              		@ frame_needed = 0, uses_anonymous_args = 0
 1053 0000 08B5     		push	{r3, lr}
 1054              	.LCFI13:
 1055              		.cfi_def_cfa_offset 8
 1056              		.cfi_offset 3, -8
 1057              		.cfi_offset 14, -4
 295:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1058              		.loc 1 295 3 view .LVU244
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 37


 295:Core/Src/main.c ****   hspi1.Init.Mode = SPI_MODE_MASTER;
 1059              		.loc 1 295 18 is_stmt 0 view .LVU245
 1060 0002 0D48     		ldr	r0, .L56
 1061 0004 0D4B     		ldr	r3, .L56+4
 1062 0006 0360     		str	r3, [r0]
 296:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1063              		.loc 1 296 3 is_stmt 1 view .LVU246
 296:Core/Src/main.c ****   hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 1064              		.loc 1 296 19 is_stmt 0 view .LVU247
 1065 0008 4FF48273 		mov	r3, #260
 1066 000c 4360     		str	r3, [r0, #4]
 297:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1067              		.loc 1 297 3 is_stmt 1 view .LVU248
 297:Core/Src/main.c ****   hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 1068              		.loc 1 297 24 is_stmt 0 view .LVU249
 1069 000e 0023     		movs	r3, #0
 1070 0010 8360     		str	r3, [r0, #8]
 298:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1071              		.loc 1 298 3 is_stmt 1 view .LVU250
 298:Core/Src/main.c ****   hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 1072              		.loc 1 298 23 is_stmt 0 view .LVU251
 1073 0012 C360     		str	r3, [r0, #12]
 299:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1074              		.loc 1 299 3 is_stmt 1 view .LVU252
 299:Core/Src/main.c ****   hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 1075              		.loc 1 299 26 is_stmt 0 view .LVU253
 1076 0014 0361     		str	r3, [r0, #16]
 300:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1077              		.loc 1 300 3 is_stmt 1 view .LVU254
 300:Core/Src/main.c ****   hspi1.Init.NSS = SPI_NSS_SOFT;
 1078              		.loc 1 300 23 is_stmt 0 view .LVU255
 1079 0016 4361     		str	r3, [r0, #20]
 301:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1080              		.loc 1 301 3 is_stmt 1 view .LVU256
 301:Core/Src/main.c ****   hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_16;
 1081              		.loc 1 301 18 is_stmt 0 view .LVU257
 1082 0018 4FF40072 		mov	r2, #512
 1083 001c 8261     		str	r2, [r0, #24]
 302:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1084              		.loc 1 302 3 is_stmt 1 view .LVU258
 302:Core/Src/main.c ****   hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 1085              		.loc 1 302 32 is_stmt 0 view .LVU259
 1086 001e 1822     		movs	r2, #24
 1087 0020 C261     		str	r2, [r0, #28]
 303:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1088              		.loc 1 303 3 is_stmt 1 view .LVU260
 303:Core/Src/main.c ****   hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 1089              		.loc 1 303 23 is_stmt 0 view .LVU261
 1090 0022 0362     		str	r3, [r0, #32]
 304:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1091              		.loc 1 304 3 is_stmt 1 view .LVU262
 304:Core/Src/main.c ****   hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 1092              		.loc 1 304 21 is_stmt 0 view .LVU263
 1093 0024 4362     		str	r3, [r0, #36]
 305:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
 1094              		.loc 1 305 3 is_stmt 1 view .LVU264
 305:Core/Src/main.c ****   hspi1.Init.CRCPolynomial = 10;
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 38


 1095              		.loc 1 305 29 is_stmt 0 view .LVU265
 1096 0026 8362     		str	r3, [r0, #40]
 306:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1097              		.loc 1 306 3 is_stmt 1 view .LVU266
 306:Core/Src/main.c ****   if (HAL_SPI_Init(&hspi1) != HAL_OK)
 1098              		.loc 1 306 28 is_stmt 0 view .LVU267
 1099 0028 0A23     		movs	r3, #10
 1100 002a C362     		str	r3, [r0, #44]
 307:Core/Src/main.c ****   {
 1101              		.loc 1 307 3 is_stmt 1 view .LVU268
 307:Core/Src/main.c ****   {
 1102              		.loc 1 307 7 is_stmt 0 view .LVU269
 1103 002c FFF7FEFF 		bl	HAL_SPI_Init
 1104              	.LVL70:
 307:Core/Src/main.c ****   {
 1105              		.loc 1 307 6 view .LVU270
 1106 0030 00B9     		cbnz	r0, .L55
 315:Core/Src/main.c **** 
 1107              		.loc 1 315 1 view .LVU271
 1108 0032 08BD     		pop	{r3, pc}
 1109              	.L55:
 309:Core/Src/main.c ****   }
 1110              		.loc 1 309 5 is_stmt 1 view .LVU272
 1111 0034 FFF7FEFF 		bl	Error_Handler
 1112              	.LVL71:
 1113              	.L57:
 1114              		.align	2
 1115              	.L56:
 1116 0038 00000000 		.word	.LANCHOR4
 1117 003c 00300140 		.word	1073819648
 1118              		.cfi_endproc
 1119              	.LFE141:
 1121              		.section	.text.MX_I2C1_Init,"ax",%progbits
 1122              		.align	1
 1123              		.syntax unified
 1124              		.thumb
 1125              		.thumb_func
 1127              	MX_I2C1_Init:
 1128              	.LFB140:
 251:Core/Src/main.c **** 
 1129              		.loc 1 251 1 view -0
 1130              		.cfi_startproc
 1131              		@ args = 0, pretend = 0, frame = 0
 1132              		@ frame_needed = 0, uses_anonymous_args = 0
 1133 0000 08B5     		push	{r3, lr}
 1134              	.LCFI14:
 1135              		.cfi_def_cfa_offset 8
 1136              		.cfi_offset 3, -8
 1137              		.cfi_offset 14, -4
 260:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 1138              		.loc 1 260 3 view .LVU274
 260:Core/Src/main.c ****   hi2c1.Init.ClockSpeed = 100000;
 1139              		.loc 1 260 18 is_stmt 0 view .LVU275
 1140 0002 0B48     		ldr	r0, .L62
 1141 0004 0B4B     		ldr	r3, .L62+4
 1142 0006 0360     		str	r3, [r0]
 261:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 39


 1143              		.loc 1 261 3 is_stmt 1 view .LVU276
 261:Core/Src/main.c ****   hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 1144              		.loc 1 261 25 is_stmt 0 view .LVU277
 1145 0008 0B4B     		ldr	r3, .L62+8
 1146 000a 4360     		str	r3, [r0, #4]
 262:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 78;
 1147              		.loc 1 262 3 is_stmt 1 view .LVU278
 262:Core/Src/main.c ****   hi2c1.Init.OwnAddress1 = 78;
 1148              		.loc 1 262 24 is_stmt 0 view .LVU279
 1149 000c 0023     		movs	r3, #0
 1150 000e 8360     		str	r3, [r0, #8]
 263:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1151              		.loc 1 263 3 is_stmt 1 view .LVU280
 263:Core/Src/main.c ****   hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 1152              		.loc 1 263 26 is_stmt 0 view .LVU281
 1153 0010 4E22     		movs	r2, #78
 1154 0012 C260     		str	r2, [r0, #12]
 264:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1155              		.loc 1 264 3 is_stmt 1 view .LVU282
 264:Core/Src/main.c ****   hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 1156              		.loc 1 264 29 is_stmt 0 view .LVU283
 1157 0014 4FF48042 		mov	r2, #16384
 1158 0018 0261     		str	r2, [r0, #16]
 265:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1159              		.loc 1 265 3 is_stmt 1 view .LVU284
 265:Core/Src/main.c ****   hi2c1.Init.OwnAddress2 = 0;
 1160              		.loc 1 265 30 is_stmt 0 view .LVU285
 1161 001a 4361     		str	r3, [r0, #20]
 266:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1162              		.loc 1 266 3 is_stmt 1 view .LVU286
 266:Core/Src/main.c ****   hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 1163              		.loc 1 266 26 is_stmt 0 view .LVU287
 1164 001c 8361     		str	r3, [r0, #24]
 267:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1165              		.loc 1 267 3 is_stmt 1 view .LVU288
 267:Core/Src/main.c ****   hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 1166              		.loc 1 267 30 is_stmt 0 view .LVU289
 1167 001e C361     		str	r3, [r0, #28]
 268:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1168              		.loc 1 268 3 is_stmt 1 view .LVU290
 268:Core/Src/main.c ****   if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 1169              		.loc 1 268 28 is_stmt 0 view .LVU291
 1170 0020 0362     		str	r3, [r0, #32]
 269:Core/Src/main.c ****   {
 1171              		.loc 1 269 3 is_stmt 1 view .LVU292
 269:Core/Src/main.c ****   {
 1172              		.loc 1 269 7 is_stmt 0 view .LVU293
 1173 0022 FFF7FEFF 		bl	HAL_I2C_Init
 1174              	.LVL72:
 269:Core/Src/main.c ****   {
 1175              		.loc 1 269 6 view .LVU294
 1176 0026 00B9     		cbnz	r0, .L61
 277:Core/Src/main.c **** 
 1177              		.loc 1 277 1 view .LVU295
 1178 0028 08BD     		pop	{r3, pc}
 1179              	.L61:
 271:Core/Src/main.c ****   }
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 40


 1180              		.loc 1 271 5 is_stmt 1 view .LVU296
 1181 002a FFF7FEFF 		bl	Error_Handler
 1182              	.LVL73:
 1183              	.L63:
 1184 002e 00BF     		.align	2
 1185              	.L62:
 1186 0030 00000000 		.word	.LANCHOR5
 1187 0034 00540040 		.word	1073763328
 1188 0038 A0860100 		.word	100000
 1189              		.cfi_endproc
 1190              	.LFE140:
 1192              		.section	.text.SystemClock_Config,"ax",%progbits
 1193              		.align	1
 1194              		.global	SystemClock_Config
 1195              		.syntax unified
 1196              		.thumb
 1197              		.thumb_func
 1199              	SystemClock_Config:
 1200              	.LFB139:
 205:Core/Src/main.c ****   RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 1201              		.loc 1 205 1 view -0
 1202              		.cfi_startproc
 1203              		@ args = 0, pretend = 0, frame = 80
 1204              		@ frame_needed = 0, uses_anonymous_args = 0
 1205 0000 00B5     		push	{lr}
 1206              	.LCFI15:
 1207              		.cfi_def_cfa_offset 4
 1208              		.cfi_offset 14, -4
 1209 0002 95B0     		sub	sp, sp, #84
 1210              	.LCFI16:
 1211              		.cfi_def_cfa_offset 88
 206:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1212              		.loc 1 206 3 view .LVU298
 206:Core/Src/main.c ****   RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 1213              		.loc 1 206 22 is_stmt 0 view .LVU299
 1214 0004 3022     		movs	r2, #48
 1215 0006 0021     		movs	r1, #0
 1216 0008 08A8     		add	r0, sp, #32
 1217 000a FFF7FEFF 		bl	memset
 1218              	.LVL74:
 207:Core/Src/main.c **** 
 1219              		.loc 1 207 3 is_stmt 1 view .LVU300
 207:Core/Src/main.c **** 
 1220              		.loc 1 207 22 is_stmt 0 view .LVU301
 1221 000e 0023     		movs	r3, #0
 1222 0010 0393     		str	r3, [sp, #12]
 1223 0012 0493     		str	r3, [sp, #16]
 1224 0014 0593     		str	r3, [sp, #20]
 1225 0016 0693     		str	r3, [sp, #24]
 1226 0018 0793     		str	r3, [sp, #28]
 211:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1227              		.loc 1 211 3 is_stmt 1 view .LVU302
 1228              	.LBB11:
 211:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1229              		.loc 1 211 3 view .LVU303
 1230 001a 0193     		str	r3, [sp, #4]
 211:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 41


 1231              		.loc 1 211 3 view .LVU304
 1232 001c 214A     		ldr	r2, .L70
 1233 001e 116C     		ldr	r1, [r2, #64]
 1234 0020 41F08051 		orr	r1, r1, #268435456
 1235 0024 1164     		str	r1, [r2, #64]
 211:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1236              		.loc 1 211 3 view .LVU305
 1237 0026 126C     		ldr	r2, [r2, #64]
 1238 0028 02F08052 		and	r2, r2, #268435456
 1239 002c 0192     		str	r2, [sp, #4]
 211:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1240              		.loc 1 211 3 view .LVU306
 1241 002e 019A     		ldr	r2, [sp, #4]
 1242              	.LBE11:
 211:Core/Src/main.c ****   __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 1243              		.loc 1 211 3 view .LVU307
 212:Core/Src/main.c **** 
 1244              		.loc 1 212 3 view .LVU308
 1245              	.LBB12:
 212:Core/Src/main.c **** 
 1246              		.loc 1 212 3 view .LVU309
 1247 0030 0293     		str	r3, [sp, #8]
 212:Core/Src/main.c **** 
 1248              		.loc 1 212 3 view .LVU310
 1249 0032 1D4A     		ldr	r2, .L70+4
 1250 0034 1368     		ldr	r3, [r2]
 1251 0036 23F44043 		bic	r3, r3, #49152
 1252 003a 43F40043 		orr	r3, r3, #32768
 1253 003e 1360     		str	r3, [r2]
 212:Core/Src/main.c **** 
 1254              		.loc 1 212 3 view .LVU311
 1255 0040 1368     		ldr	r3, [r2]
 1256 0042 03F44043 		and	r3, r3, #49152
 1257 0046 0293     		str	r3, [sp, #8]
 212:Core/Src/main.c **** 
 1258              		.loc 1 212 3 view .LVU312
 1259 0048 029B     		ldr	r3, [sp, #8]
 1260              	.LBE12:
 212:Core/Src/main.c **** 
 1261              		.loc 1 212 3 view .LVU313
 217:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1262              		.loc 1 217 3 view .LVU314
 217:Core/Src/main.c ****   RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 1263              		.loc 1 217 36 is_stmt 0 view .LVU315
 1264 004a 0123     		movs	r3, #1
 1265 004c 0893     		str	r3, [sp, #32]
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1266              		.loc 1 218 3 is_stmt 1 view .LVU316
 218:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 1267              		.loc 1 218 30 is_stmt 0 view .LVU317
 1268 004e 4FF48033 		mov	r3, #65536
 1269 0052 0993     		str	r3, [sp, #36]
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1270              		.loc 1 219 3 is_stmt 1 view .LVU318
 219:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 1271              		.loc 1 219 34 is_stmt 0 view .LVU319
 1272 0054 0223     		movs	r3, #2
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 42


 1273 0056 0E93     		str	r3, [sp, #56]
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 1274              		.loc 1 220 3 is_stmt 1 view .LVU320
 220:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLM = 25;
 1275              		.loc 1 220 35 is_stmt 0 view .LVU321
 1276 0058 4FF48003 		mov	r3, #4194304
 1277 005c 0F93     		str	r3, [sp, #60]
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1278              		.loc 1 221 3 is_stmt 1 view .LVU322
 221:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLN = 336;
 1279              		.loc 1 221 30 is_stmt 0 view .LVU323
 1280 005e 1923     		movs	r3, #25
 1281 0060 1093     		str	r3, [sp, #64]
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1282              		.loc 1 222 3 is_stmt 1 view .LVU324
 222:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 1283              		.loc 1 222 30 is_stmt 0 view .LVU325
 1284 0062 4FF4A873 		mov	r3, #336
 1285 0066 1193     		str	r3, [sp, #68]
 223:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 1286              		.loc 1 223 3 is_stmt 1 view .LVU326
 223:Core/Src/main.c ****   RCC_OscInitStruct.PLL.PLLQ = 7;
 1287              		.loc 1 223 30 is_stmt 0 view .LVU327
 1288 0068 0423     		movs	r3, #4
 1289 006a 1293     		str	r3, [sp, #72]
 224:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1290              		.loc 1 224 3 is_stmt 1 view .LVU328
 224:Core/Src/main.c ****   if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 1291              		.loc 1 224 30 is_stmt 0 view .LVU329
 1292 006c 0723     		movs	r3, #7
 1293 006e 1393     		str	r3, [sp, #76]
 225:Core/Src/main.c ****   {
 1294              		.loc 1 225 3 is_stmt 1 view .LVU330
 225:Core/Src/main.c ****   {
 1295              		.loc 1 225 7 is_stmt 0 view .LVU331
 1296 0070 08A8     		add	r0, sp, #32
 1297 0072 FFF7FEFF 		bl	HAL_RCC_OscConfig
 1298              	.LVL75:
 225:Core/Src/main.c ****   {
 1299              		.loc 1 225 6 view .LVU332
 1300 0076 80B9     		cbnz	r0, .L68
 232:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1301              		.loc 1 232 3 is_stmt 1 view .LVU333
 232:Core/Src/main.c ****                               |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
 1302              		.loc 1 232 31 is_stmt 0 view .LVU334
 1303 0078 0F23     		movs	r3, #15
 1304 007a 0393     		str	r3, [sp, #12]
 234:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1305              		.loc 1 234 3 is_stmt 1 view .LVU335
 234:Core/Src/main.c ****   RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 1306              		.loc 1 234 34 is_stmt 0 view .LVU336
 1307 007c 0221     		movs	r1, #2
 1308 007e 0491     		str	r1, [sp, #16]
 235:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1309              		.loc 1 235 3 is_stmt 1 view .LVU337
 235:Core/Src/main.c ****   RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 1310              		.loc 1 235 35 is_stmt 0 view .LVU338
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 43


 1311 0080 0023     		movs	r3, #0
 1312 0082 0593     		str	r3, [sp, #20]
 236:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1313              		.loc 1 236 3 is_stmt 1 view .LVU339
 236:Core/Src/main.c ****   RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 1314              		.loc 1 236 36 is_stmt 0 view .LVU340
 1315 0084 4FF48052 		mov	r2, #4096
 1316 0088 0692     		str	r2, [sp, #24]
 237:Core/Src/main.c **** 
 1317              		.loc 1 237 3 is_stmt 1 view .LVU341
 237:Core/Src/main.c **** 
 1318              		.loc 1 237 36 is_stmt 0 view .LVU342
 1319 008a 0793     		str	r3, [sp, #28]
 239:Core/Src/main.c ****   {
 1320              		.loc 1 239 3 is_stmt 1 view .LVU343
 239:Core/Src/main.c ****   {
 1321              		.loc 1 239 7 is_stmt 0 view .LVU344
 1322 008c 03A8     		add	r0, sp, #12
 1323 008e FFF7FEFF 		bl	HAL_RCC_ClockConfig
 1324              	.LVL76:
 239:Core/Src/main.c ****   {
 1325              		.loc 1 239 6 view .LVU345
 1326 0092 20B9     		cbnz	r0, .L69
 243:Core/Src/main.c **** 
 1327              		.loc 1 243 1 view .LVU346
 1328 0094 15B0     		add	sp, sp, #84
 1329              	.LCFI17:
 1330              		.cfi_remember_state
 1331              		.cfi_def_cfa_offset 4
 1332              		@ sp needed
 1333 0096 5DF804FB 		ldr	pc, [sp], #4
 1334              	.L68:
 1335              	.LCFI18:
 1336              		.cfi_restore_state
 227:Core/Src/main.c ****   }
 1337              		.loc 1 227 5 is_stmt 1 view .LVU347
 1338 009a FFF7FEFF 		bl	Error_Handler
 1339              	.LVL77:
 1340              	.L69:
 241:Core/Src/main.c ****   }
 1341              		.loc 1 241 5 view .LVU348
 1342 009e FFF7FEFF 		bl	Error_Handler
 1343              	.LVL78:
 1344              	.L71:
 1345 00a2 00BF     		.align	2
 1346              	.L70:
 1347 00a4 00380240 		.word	1073887232
 1348 00a8 00700040 		.word	1073770496
 1349              		.cfi_endproc
 1350              	.LFE139:
 1352              		.section	.text.main,"ax",%progbits
 1353              		.align	1
 1354              		.global	main
 1355              		.syntax unified
 1356              		.thumb
 1357              		.thumb_func
 1359              	main:
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 44


 1360              	.LFB138:
  99:Core/Src/main.c ****   /* USER CODE BEGIN 1 */
 1361              		.loc 1 99 1 view -0
 1362              		.cfi_startproc
 1363              		@ Volatile: function does not return.
 1364              		@ args = 0, pretend = 0, frame = 80
 1365              		@ frame_needed = 0, uses_anonymous_args = 0
 1366 0000 00B5     		push	{lr}
 1367              	.LCFI19:
 1368              		.cfi_def_cfa_offset 4
 1369              		.cfi_offset 14, -4
 1370 0002 95B0     		sub	sp, sp, #84
 1371              	.LCFI20:
 1372              		.cfi_def_cfa_offset 88
 107:Core/Src/main.c **** 
 1373              		.loc 1 107 3 view .LVU350
 1374 0004 FFF7FEFF 		bl	HAL_Init
 1375              	.LVL79:
 114:Core/Src/main.c **** 
 1376              		.loc 1 114 3 view .LVU351
 1377 0008 FFF7FEFF 		bl	SystemClock_Config
 1378              	.LVL80:
 121:Core/Src/main.c ****   MX_DMA_Init();
 1379              		.loc 1 121 3 view .LVU352
 1380 000c FFF7FEFF 		bl	MX_GPIO_Init
 1381              	.LVL81:
 122:Core/Src/main.c ****   MX_SPI1_Init();
 1382              		.loc 1 122 3 view .LVU353
 1383 0010 FFF7FEFF 		bl	MX_DMA_Init
 1384              	.LVL82:
 123:Core/Src/main.c ****   MX_I2C1_Init();
 1385              		.loc 1 123 3 view .LVU354
 1386 0014 FFF7FEFF 		bl	MX_SPI1_Init
 1387              	.LVL83:
 124:Core/Src/main.c ****   /* USER CODE BEGIN 2 */
 1388              		.loc 1 124 3 view .LVU355
 1389 0018 FFF7FEFF 		bl	MX_I2C1_Init
 1390              	.LVL84:
 139:Core/Src/main.c **** 
 1391              		.loc 1 139 3 view .LVU356
 139:Core/Src/main.c **** 
 1392              		.loc 1 139 16 is_stmt 0 view .LVU357
 1393 001c 0120     		movs	r0, #1
 1394 001e FFF7FEFF 		bl	xQueueCreateMutex
 1395              	.LVL85:
 139:Core/Src/main.c **** 
 1396              		.loc 1 139 14 view .LVU358
 1397 0022 244B     		ldr	r3, .L75
 1398 0024 1860     		str	r0, [r3]
 149:Core/Src/main.c ****   msTickHandle = osTimerCreate(osTimer(msTick), osTimerPeriodic, NULL);
 1399              		.loc 1 149 3 is_stmt 1 view .LVU359
 1400 0026 244B     		ldr	r3, .L75+4
 1401 0028 1293     		str	r3, [sp, #72]
 1402 002a 0025     		movs	r5, #0
 1403 002c 1395     		str	r5, [sp, #76]
 150:Core/Src/main.c **** 
 1404              		.loc 1 150 3 view .LVU360
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 45


 150:Core/Src/main.c **** 
 1405              		.loc 1 150 18 is_stmt 0 view .LVU361
 1406 002e 2A46     		mov	r2, r5
 1407 0030 0121     		movs	r1, #1
 1408 0032 12A8     		add	r0, sp, #72
 1409 0034 FFF7FEFF 		bl	osTimerCreate
 1410              	.LVL86:
 150:Core/Src/main.c **** 
 1411              		.loc 1 150 16 view .LVU362
 1412 0038 204B     		ldr	r3, .L75+8
 1413 003a 1860     		str	r0, [r3]
 153:Core/Src/main.c ****   debounceTimerHandle = osTimerCreate(osTimer(debounceTimer), osTimerOnce, NULL);
 1414              		.loc 1 153 3 is_stmt 1 view .LVU363
 1415 003c 204B     		ldr	r3, .L75+12
 1416 003e 1093     		str	r3, [sp, #64]
 1417 0040 1195     		str	r5, [sp, #68]
 154:Core/Src/main.c **** 
 1418              		.loc 1 154 3 view .LVU364
 154:Core/Src/main.c **** 
 1419              		.loc 1 154 25 is_stmt 0 view .LVU365
 1420 0042 2A46     		mov	r2, r5
 1421 0044 2946     		mov	r1, r5
 1422 0046 10A8     		add	r0, sp, #64
 1423 0048 FFF7FEFF 		bl	osTimerCreate
 1424              	.LVL87:
 154:Core/Src/main.c **** 
 1425              		.loc 1 154 23 view .LVU366
 1426 004c 1D4B     		ldr	r3, .L75+16
 1427 004e 1860     		str	r0, [r3]
 157:Core/Src/main.c ****   blinkTimerHandle = osTimerCreate(osTimer(blinkTimer), osTimerOnce, NULL);
 1428              		.loc 1 157 3 is_stmt 1 view .LVU367
 1429 0050 1D4B     		ldr	r3, .L75+20
 1430 0052 0E93     		str	r3, [sp, #56]
 1431 0054 0F95     		str	r5, [sp, #60]
 158:Core/Src/main.c **** 
 1432              		.loc 1 158 3 view .LVU368
 158:Core/Src/main.c **** 
 1433              		.loc 1 158 22 is_stmt 0 view .LVU369
 1434 0056 2A46     		mov	r2, r5
 1435 0058 2946     		mov	r1, r5
 1436 005a 0EA8     		add	r0, sp, #56
 1437 005c FFF7FEFF 		bl	osTimerCreate
 1438              	.LVL88:
 158:Core/Src/main.c **** 
 1439              		.loc 1 158 20 view .LVU370
 1440 0060 1A4B     		ldr	r3, .L75+24
 1441 0062 1860     		str	r0, [r3]
 171:Core/Src/main.c ****   defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 1442              		.loc 1 171 3 is_stmt 1 view .LVU371
 1443 0064 1A4C     		ldr	r4, .L75+28
 1444 0066 0DF11C0C 		add	ip, sp, #28
 1445 006a 04F11C0E 		add	lr, r4, #28
 1446 006e BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 1447 0072 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 1448 0076 9EE80700 		ldm	lr, {r0, r1, r2}
 1449 007a 8CE80700 		stm	ip, {r0, r1, r2}
 172:Core/Src/main.c **** 
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 46


 1450              		.loc 1 172 3 view .LVU372
 172:Core/Src/main.c **** 
 1451              		.loc 1 172 23 is_stmt 0 view .LVU373
 1452 007e 2946     		mov	r1, r5
 1453 0080 07A8     		add	r0, sp, #28
 1454 0082 FFF7FEFF 		bl	osThreadCreate
 1455              	.LVL89:
 172:Core/Src/main.c **** 
 1456              		.loc 1 172 21 view .LVU374
 1457 0086 134B     		ldr	r3, .L75+32
 1458 0088 1860     		str	r0, [r3]
 178:Core/Src/main.c ****   displayTaskHandle = osThreadCreate(osThread(displayTask), NULL);
 1459              		.loc 1 178 3 is_stmt 1 view .LVU375
 1460 008a EE46     		mov	lr, sp
 1461 008c 04F1380C 		add	ip, r4, #56
 1462 0090 BCE80F00 		ldmia	ip!, {r0, r1, r2, r3}
 1463 0094 AEE80F00 		stmia	lr!, {r0, r1, r2, r3}
 1464 0098 9CE80700 		ldm	ip, {r0, r1, r2}
 1465 009c 8EE80700 		stm	lr, {r0, r1, r2}
 179:Core/Src/main.c **** 
 1466              		.loc 1 179 3 view .LVU376
 179:Core/Src/main.c **** 
 1467              		.loc 1 179 23 is_stmt 0 view .LVU377
 1468 00a0 2946     		mov	r1, r5
 1469 00a2 6846     		mov	r0, sp
 1470 00a4 FFF7FEFF 		bl	osThreadCreate
 1471              	.LVL90:
 179:Core/Src/main.c **** 
 1472              		.loc 1 179 21 view .LVU378
 1473 00a8 0B4B     		ldr	r3, .L75+36
 1474 00aa 1860     		str	r0, [r3]
 186:Core/Src/main.c **** 
 1475              		.loc 1 186 3 is_stmt 1 view .LVU379
 1476 00ac FFF7FEFF 		bl	osKernelStart
 1477              	.LVL91:
 1478              	.L73:
 191:Core/Src/main.c ****   {
 1479              		.loc 1 191 3 discriminator 1 view .LVU380
 196:Core/Src/main.c ****   /* USER CODE END 3 */
 1480              		.loc 1 196 3 discriminator 1 view .LVU381
 191:Core/Src/main.c ****   {
 1481              		.loc 1 191 9 discriminator 1 view .LVU382
 1482 00b0 FEE7     		b	.L73
 1483              	.L76:
 1484 00b2 00BF     		.align	2
 1485              	.L75:
 1486 00b4 00000000 		.word	.LANCHOR6
 1487 00b8 00000000 		.word	msTickCallback
 1488 00bc 00000000 		.word	.LANCHOR2
 1489 00c0 00000000 		.word	debounceCallback
 1490 00c4 00000000 		.word	.LANCHOR7
 1491 00c8 00000000 		.word	blinkTimerCallback
 1492 00cc 00000000 		.word	.LANCHOR8
 1493 00d0 00000000 		.word	.LANCHOR0
 1494 00d4 00000000 		.word	.LANCHOR9
 1495 00d8 00000000 		.word	.LANCHOR10
 1496              		.cfi_endproc
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 47


 1497              	.LFE138:
 1499              		.section	.rodata.str1.4,"aMS",%progbits,1
 1500              		.align	2
 1501              	.LC4:
 1502 0000 6C6F7261 		.ascii	"loraTask\000"
 1502      5461736B 
 1502      00
 1503 0009 000000   		.align	2
 1504              	.LC2:
 1505 000c 64697370 		.ascii	"displayTask\000"
 1505      6C617954 
 1505      61736B00 
 1506              		.align	2
 1507              	.LC0:
 1508 0018 64656661 		.ascii	"defaultTask\000"
 1508      756C7454 
 1508      61736B00 
 1509              		.global	myLoRa
 1510              		.global	xloraMutex
 1511              		.global	lora_mutexHandle
 1512              		.global	blinkTimerHandle
 1513              		.global	debounceTimerHandle
 1514              		.global	msTickHandle
 1515              		.global	displayTaskHandle
 1516              		.global	loraTaskHandle
 1517              		.global	defaultTaskHandle
 1518              		.global	hdma_spi1_rx
 1519              		.global	hdma_spi1_tx
 1520              		.global	hspi1
 1521              		.global	hdma_i2c1_tx
 1522              		.global	hi2c1
 1523              		.section	.rodata
 1524              		.align	2
 1525              		.set	.LANCHOR0,. + 0
 1526              	.LC6:
 1527 0000 00000000 		.word	.LC4
 1528 0004 00000000 		.word	StartLoraTask
 1529 0008 0100     		.short	1
 1530 000a 0000     		.space	2
 1531 000c 00000000 		.word	0
 1532 0010 80000000 		.word	128
 1533 0014 00000000 		.word	0
 1534 0018 00000000 		.word	0
 1535              	.LC12:
 1536 001c 18000000 		.word	.LC0
 1537 0020 00000000 		.word	StartDefaultTask
 1538 0024 0000     		.short	0
 1539 0026 0000     		.space	2
 1540 0028 00000000 		.word	0
 1541 002c 80000000 		.word	128
 1542 0030 00000000 		.word	0
 1543 0034 00000000 		.word	0
 1544              	.LC13:
 1545 0038 0C000000 		.word	.LC2
 1546 003c 00000000 		.word	StartDisplayTask
 1547 0040 0000     		.short	0
 1548 0042 0000     		.space	2
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 48


 1549 0044 00000000 		.word	0
 1550 0048 80000000 		.word	128
 1551 004c 00000000 		.word	0
 1552 0050 00000000 		.word	0
 1553              		.section	.bss.blinkTimerHandle,"aw",%nobits
 1554              		.align	2
 1555              		.set	.LANCHOR8,. + 0
 1558              	blinkTimerHandle:
 1559 0000 00000000 		.space	4
 1560              		.section	.bss.debounceTimerHandle,"aw",%nobits
 1561              		.align	2
 1562              		.set	.LANCHOR7,. + 0
 1565              	debounceTimerHandle:
 1566 0000 00000000 		.space	4
 1567              		.section	.bss.defaultTaskHandle,"aw",%nobits
 1568              		.align	2
 1569              		.set	.LANCHOR9,. + 0
 1572              	defaultTaskHandle:
 1573 0000 00000000 		.space	4
 1574              		.section	.bss.displayTaskHandle,"aw",%nobits
 1575              		.align	2
 1576              		.set	.LANCHOR10,. + 0
 1579              	displayTaskHandle:
 1580 0000 00000000 		.space	4
 1581              		.section	.bss.hdma_i2c1_tx,"aw",%nobits
 1582              		.align	2
 1585              	hdma_i2c1_tx:
 1586 0000 00000000 		.space	96
 1586      00000000 
 1586      00000000 
 1586      00000000 
 1586      00000000 
 1587              		.section	.bss.hdma_spi1_rx,"aw",%nobits
 1588              		.align	2
 1591              	hdma_spi1_rx:
 1592 0000 00000000 		.space	96
 1592      00000000 
 1592      00000000 
 1592      00000000 
 1592      00000000 
 1593              		.section	.bss.hdma_spi1_tx,"aw",%nobits
 1594              		.align	2
 1597              	hdma_spi1_tx:
 1598 0000 00000000 		.space	96
 1598      00000000 
 1598      00000000 
 1598      00000000 
 1598      00000000 
 1599              		.section	.bss.hi2c1,"aw",%nobits
 1600              		.align	2
 1601              		.set	.LANCHOR5,. + 0
 1604              	hi2c1:
 1605 0000 00000000 		.space	84
 1605      00000000 
 1605      00000000 
 1605      00000000 
 1605      00000000 
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 49


 1606              		.section	.bss.hspi1,"aw",%nobits
 1607              		.align	2
 1608              		.set	.LANCHOR4,. + 0
 1611              	hspi1:
 1612 0000 00000000 		.space	88
 1612      00000000 
 1612      00000000 
 1612      00000000 
 1612      00000000 
 1613              		.section	.bss.loraTaskHandle,"aw",%nobits
 1614              		.align	2
 1615              		.set	.LANCHOR1,. + 0
 1618              	loraTaskHandle:
 1619 0000 00000000 		.space	4
 1620              		.section	.bss.lora_mutexHandle,"aw",%nobits
 1621              		.align	2
 1624              	lora_mutexHandle:
 1625 0000 00000000 		.space	4
 1626              		.section	.bss.msTickHandle,"aw",%nobits
 1627              		.align	2
 1628              		.set	.LANCHOR2,. + 0
 1631              	msTickHandle:
 1632 0000 00000000 		.space	4
 1633              		.section	.bss.myLoRa,"aw",%nobits
 1634              		.align	2
 1635              		.set	.LANCHOR3,. + 0
 1638              	myLoRa:
 1639 0000 00000000 		.space	44
 1639      00000000 
 1639      00000000 
 1639      00000000 
 1639      00000000 
 1640              		.section	.bss.xloraMutex,"aw",%nobits
 1641              		.align	2
 1642              		.set	.LANCHOR6,. + 0
 1645              	xloraMutex:
 1646 0000 00000000 		.space	4
 1647              		.text
 1648              	.Letext0:
 1649              		.file 3 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f401xc.h"
 1650              		.file 4 "c:\\libraries\\gcc\\11.2 2022.02\\arm-none-eabi\\include\\machine\\_default_types.h"
 1651              		.file 5 "c:\\libraries\\gcc\\11.2 2022.02\\arm-none-eabi\\include\\sys\\_stdint.h"
 1652              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 1653              		.file 7 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 1654              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc_ex.h"
 1655              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_rcc.h"
 1656              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 1657              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 1658              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_i2c.h"
 1659              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_spi.h"
 1660              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 1661              		.file 15 "Middlewares/Third_Party/FreeRTOS/Source/include/projdefs.h"
 1662              		.file 16 "Middlewares/Third_Party/FreeRTOS/Source/portable/GCC/ARM_CM4F/portmacro.h"
 1663              		.file 17 "Middlewares/Third_Party/FreeRTOS/Source/include/FreeRTOS.h"
 1664              		.file 18 "Middlewares/Third_Party/FreeRTOS/Source/include/task.h"
 1665              		.file 19 "Middlewares/Third_Party/FreeRTOS/Source/include/timers.h"
 1666              		.file 20 "Middlewares/Third_Party/FreeRTOS/Source/include/queue.h"
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 50


 1667              		.file 21 "Middlewares/Third_Party/FreeRTOS/Source/include/semphr.h"
 1668              		.file 22 "Middlewares/Third_Party/FreeRTOS/Source/CMSIS_RTOS/cmsis_os.h"
 1669              		.file 23 "Core/Inc/lora.h"
 1670              		.file 24 "Core/Inc/extern.h"
 1671              		.file 25 "Core/Inc/ssd1306_fonts.h"
 1672              		.file 26 "Core/Inc/ssd1306.h"
 1673              		.file 27 "c:\\libraries\\gcc\\11.2 2022.02\\arm-none-eabi\\include\\stdio.h"
 1674              		.file 28 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 1675              		.file 29 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 1676              		.file 30 "<built-in>"
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 51


DEFINED SYMBOLS
                            *ABS*:00000000 main.c
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:20     .text.debounceCallback:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:26     .text.debounceCallback:00000000 debounceCallback
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:45     .text.debounceCallback:00000008 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:50     .text.blinkTimerCallback:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:56     .text.blinkTimerCallback:00000000 blinkTimerCallback
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:70     .text.msTickCallback:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:76     .text.msTickCallback:00000000 msTickCallback
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:229    .text.msTickCallback:000000a4 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:243    .text.MX_GPIO_Init:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:248    .text.MX_GPIO_Init:00000000 MX_GPIO_Init
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:424    .text.MX_GPIO_Init:000000d4 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:431    .text.MX_DMA_Init:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:436    .text.MX_DMA_Init:00000000 MX_DMA_Init
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:523    .text.MX_DMA_Init:00000064 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:528    .text.StartDisplayTask:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:534    .text.StartDisplayTask:00000000 StartDisplayTask
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:561    .rodata.StartDefaultTask.str1.4:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:574    .text.StartDefaultTask:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:580    .text.StartDefaultTask:00000000 StartDefaultTask
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:751    .text.StartDefaultTask:000000fc $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:765    .rodata.StartLoraTask.str1.4:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:769    .text.StartLoraTask:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:775    .text.StartLoraTask:00000000 StartLoraTask
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:943    .text.StartLoraTask:000000d0 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:959    .text.HAL_TIM_PeriodElapsedCallback:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:965    .text.HAL_TIM_PeriodElapsedCallback:00000000 HAL_TIM_PeriodElapsedCallback
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:999    .text.HAL_TIM_PeriodElapsedCallback:00000014 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1004   .text.Error_Handler:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1010   .text.Error_Handler:00000000 Error_Handler
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1042   .text.MX_SPI1_Init:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1047   .text.MX_SPI1_Init:00000000 MX_SPI1_Init
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1116   .text.MX_SPI1_Init:00000038 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1122   .text.MX_I2C1_Init:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1127   .text.MX_I2C1_Init:00000000 MX_I2C1_Init
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1186   .text.MX_I2C1_Init:00000030 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1193   .text.SystemClock_Config:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1199   .text.SystemClock_Config:00000000 SystemClock_Config
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1347   .text.SystemClock_Config:000000a4 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1353   .text.main:00000000 $t
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1359   .text.main:00000000 main
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1486   .text.main:000000b4 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1500   .rodata.str1.4:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1638   .bss.myLoRa:00000000 myLoRa
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1645   .bss.xloraMutex:00000000 xloraMutex
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1624   .bss.lora_mutexHandle:00000000 lora_mutexHandle
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1558   .bss.blinkTimerHandle:00000000 blinkTimerHandle
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1565   .bss.debounceTimerHandle:00000000 debounceTimerHandle
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1631   .bss.msTickHandle:00000000 msTickHandle
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1579   .bss.displayTaskHandle:00000000 displayTaskHandle
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1618   .bss.loraTaskHandle:00000000 loraTaskHandle
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1572   .bss.defaultTaskHandle:00000000 defaultTaskHandle
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1591   .bss.hdma_spi1_rx:00000000 hdma_spi1_rx
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1597   .bss.hdma_spi1_tx:00000000 hdma_spi1_tx
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1611   .bss.hspi1:00000000 hspi1
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1585   .bss.hdma_i2c1_tx:00000000 hdma_i2c1_tx
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 52


C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1604   .bss.hi2c1:00000000 hi2c1
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1524   .rodata:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1554   .bss.blinkTimerHandle:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1561   .bss.debounceTimerHandle:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1568   .bss.defaultTaskHandle:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1575   .bss.displayTaskHandle:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1582   .bss.hdma_i2c1_tx:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1588   .bss.hdma_spi1_rx:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1594   .bss.hdma_spi1_tx:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1600   .bss.hi2c1:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1607   .bss.hspi1:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1614   .bss.loraTaskHandle:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1621   .bss.lora_mutexHandle:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1627   .bss.msTickHandle:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1634   .bss.myLoRa:00000000 $d
C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s:1641   .bss.xloraMutex:00000000 $d

UNDEFINED SYMBOLS
debouncing_Flag
HAL_GPIO_WritePin
red_flag
blue_flag
redLED_flag
redLED_timer
blueLED_flag
blueLED_timer
red_counter
gameState
blue_counter
HAL_GPIO_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
osDelay
osThreadCreate
ssd1306_Init
ssd1306_SetCursor
ssd1306_WriteString
ssd1306_UpdateScreen
ssd1306_Fill
resetGame
osTimerStart
decodeKOTHPacket
doGameState
Font_16x24
newRX_flag
newLoRa
LoRa_init
sprintf
LoRa_startReceiving
LoRa_transmit
LoRa_receive
opcodeString
rxCount
txCount
newTX_flag
loraRXbuf
packet_size
ARM GAS  C:\Users\jdcox\AppData\Local\Temp\ccarbmAU.s 			page 53


receivedPacket
HAL_IncTick
HAL_SPI_Init
HAL_I2C_Init
memset
HAL_RCC_OscConfig
HAL_RCC_ClockConfig
HAL_Init
xQueueCreateMutex
osTimerCreate
osKernelStart
