-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
-- Date        : Fri May 25 17:46:58 2018
-- Host        : DESKTOP-HGCFA0A running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {c:/Users/Mehdi
--               Khrichfa/Documents/VHDL/BRAMtoVGA/BRAMtoVGA.srcs/sources_1/bd/BRAMRW/ip/BRAMRW_blk_mem_gen_0_0/BRAMRW_blk_mem_gen_0_0_sim_netlist.vhdl}
-- Design      : BRAMRW_blk_mem_gen_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7a100tcsg324-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BRAMRW_blk_mem_gen_0_0_blk_mem_gen_mux is
  port (
    \^douta\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DOADO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    DOUTA : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_80\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_81\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_83\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_84\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_85\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_86\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_87\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_88\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_89\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_90\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_91\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_92\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_93\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_94\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_95\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_96\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_97\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_98\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_99\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_100\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_101\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_102\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_103\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_104\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_105\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_106\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_107\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_108\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_109\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_110\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_111\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_112\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_113\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_114\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_115\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_116\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_117\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_118\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_119\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_120\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_121\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_122\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_123\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_124\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_125\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_126\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_127\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_128\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_129\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_130\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_131\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_132\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_133\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_134\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_135\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_136\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_137\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_138\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_139\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_140\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_141\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_142\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_143\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_144\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_145\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_146\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_147\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_148\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_149\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_150\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_151\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_mux : entity is "blk_mem_gen_mux";
end BRAMRW_blk_mem_gen_0_0_blk_mem_gen_mux;

architecture STRUCTURE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_mux is
  signal \douta[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \douta[9]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\douta[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[0]_INST_0_i_1_n_0\,
      I1 => \douta[0]_INST_0_i_2_n_0\,
      O => \^douta\(0),
      S => sel_pipe_d1(6)
    );
\douta[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTA(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\(0),
      I2 => sel_pipe_d1(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_0\(0),
      I4 => sel_pipe_d1(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_1\(0),
      O => \douta[0]_INST_0_i_1_n_0\
    );
\douta[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => DOADO(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0),
      I5 => sel_pipe_d1(5),
      O => \douta[0]_INST_0_i_2_n_0\
    );
\douta[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_1_n_0\,
      I1 => \douta[10]_INST_0_i_2_n_0\,
      O => \^douta\(10),
      S => sel_pipe_d1(6)
    );
\douta[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[10]_INST_0_i_3_n_0\,
      I1 => \douta[10]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[10]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[10]_INST_0_i_6_n_0\,
      O => \douta[10]_INST_0_i_1_n_0\
    );
\douta[10]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_21_n_0\,
      I1 => \douta[10]_INST_0_i_22_n_0\,
      O => \douta[10]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_23_n_0\,
      I1 => \douta[10]_INST_0_i_24_n_0\,
      O => \douta[10]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_25_n_0\,
      I1 => \douta[10]_INST_0_i_26_n_0\,
      O => \douta[10]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_27_n_0\,
      I1 => \douta[10]_INST_0_i_28_n_0\,
      O => \douta[10]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_29_n_0\,
      I1 => \douta[10]_INST_0_i_30_n_0\,
      O => \douta[10]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_31_n_0\,
      I1 => \douta[10]_INST_0_i_32_n_0\,
      O => \douta[10]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_33_n_0\,
      I1 => \douta[10]_INST_0_i_34_n_0\,
      O => \douta[10]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(7),
      O => \douta[10]_INST_0_i_17_n_0\
    );
\douta[10]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(7),
      O => \douta[10]_INST_0_i_18_n_0\
    );
\douta[10]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(7),
      O => \douta[10]_INST_0_i_19_n_0\
    );
\douta[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[10]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[10]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[10]_INST_0_i_2_n_0\
    );
\douta[10]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(7),
      O => \douta[10]_INST_0_i_20_n_0\
    );
\douta[10]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(7),
      O => \douta[10]_INST_0_i_21_n_0\
    );
\douta[10]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(7),
      O => \douta[10]_INST_0_i_22_n_0\
    );
\douta[10]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(7),
      O => \douta[10]_INST_0_i_23_n_0\
    );
\douta[10]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(7),
      O => \douta[10]_INST_0_i_24_n_0\
    );
\douta[10]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(7),
      O => \douta[10]_INST_0_i_25_n_0\
    );
\douta[10]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(7),
      O => \douta[10]_INST_0_i_26_n_0\
    );
\douta[10]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(7),
      O => \douta[10]_INST_0_i_27_n_0\
    );
\douta[10]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(7),
      O => \douta[10]_INST_0_i_28_n_0\
    );
\douta[10]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(7),
      O => \douta[10]_INST_0_i_29_n_0\
    );
\douta[10]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[10]_INST_0_i_9_n_0\,
      I1 => \douta[10]_INST_0_i_10_n_0\,
      O => \douta[10]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[10]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(7),
      O => \douta[10]_INST_0_i_30_n_0\
    );
\douta[10]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(7),
      O => \douta[10]_INST_0_i_31_n_0\
    );
\douta[10]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(7),
      O => \douta[10]_INST_0_i_32_n_0\
    );
\douta[10]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(7),
      O => \douta[10]_INST_0_i_33_n_0\
    );
\douta[10]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(7),
      O => \douta[10]_INST_0_i_34_n_0\
    );
\douta[10]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[10]_INST_0_i_11_n_0\,
      I1 => \douta[10]_INST_0_i_12_n_0\,
      O => \douta[10]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[10]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[10]_INST_0_i_13_n_0\,
      I1 => \douta[10]_INST_0_i_14_n_0\,
      O => \douta[10]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[10]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[10]_INST_0_i_15_n_0\,
      I1 => \douta[10]_INST_0_i_16_n_0\,
      O => \douta[10]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(7),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(7),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(7),
      I5 => sel_pipe_d1(2),
      O => \douta[10]_INST_0_i_7_n_0\
    );
\douta[10]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_17_n_0\,
      I1 => \douta[10]_INST_0_i_18_n_0\,
      O => \douta[10]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[10]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[10]_INST_0_i_19_n_0\,
      I1 => \douta[10]_INST_0_i_20_n_0\,
      O => \douta[10]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_1_n_0\,
      I1 => \douta[11]_INST_0_i_2_n_0\,
      O => \^douta\(11),
      S => sel_pipe_d1(6)
    );
\douta[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[11]_INST_0_i_3_n_0\,
      I1 => \douta[11]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[11]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[11]_INST_0_i_6_n_0\,
      O => \douta[11]_INST_0_i_1_n_0\
    );
\douta[11]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_21_n_0\,
      I1 => \douta[11]_INST_0_i_22_n_0\,
      O => \douta[11]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_23_n_0\,
      I1 => \douta[11]_INST_0_i_24_n_0\,
      O => \douta[11]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_25_n_0\,
      I1 => \douta[11]_INST_0_i_26_n_0\,
      O => \douta[11]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_27_n_0\,
      I1 => \douta[11]_INST_0_i_28_n_0\,
      O => \douta[11]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_29_n_0\,
      I1 => \douta[11]_INST_0_i_30_n_0\,
      O => \douta[11]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_31_n_0\,
      I1 => \douta[11]_INST_0_i_32_n_0\,
      O => \douta[11]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_33_n_0\,
      I1 => \douta[11]_INST_0_i_34_n_0\,
      O => \douta[11]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_144\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_145\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_146\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_147\(0),
      O => \douta[11]_INST_0_i_17_n_0\
    );
\douta[11]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_148\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_149\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_150\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_151\(0),
      O => \douta[11]_INST_0_i_18_n_0\
    );
\douta[11]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_128\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_129\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_130\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_131\(0),
      O => \douta[11]_INST_0_i_19_n_0\
    );
\douta[11]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[11]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[11]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[11]_INST_0_i_2_n_0\
    );
\douta[11]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_132\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_133\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_134\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_135\(0),
      O => \douta[11]_INST_0_i_20_n_0\
    );
\douta[11]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_136\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_137\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_138\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_139\(0),
      O => \douta[11]_INST_0_i_21_n_0\
    );
\douta[11]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_140\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_141\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_142\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_143\(0),
      O => \douta[11]_INST_0_i_22_n_0\
    );
\douta[11]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_112\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_113\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_114\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_115\(0),
      O => \douta[11]_INST_0_i_23_n_0\
    );
\douta[11]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_116\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_117\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_118\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_119\(0),
      O => \douta[11]_INST_0_i_24_n_0\
    );
\douta[11]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_120\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_121\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_122\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_123\(0),
      O => \douta[11]_INST_0_i_25_n_0\
    );
\douta[11]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_124\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_125\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_126\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_127\(0),
      O => \douta[11]_INST_0_i_26_n_0\
    );
\douta[11]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_96\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_97\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_98\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_99\(0),
      O => \douta[11]_INST_0_i_27_n_0\
    );
\douta[11]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_100\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_101\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_102\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_103\(0),
      O => \douta[11]_INST_0_i_28_n_0\
    );
\douta[11]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_104\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_105\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_106\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_107\(0),
      O => \douta[11]_INST_0_i_29_n_0\
    );
\douta[11]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[11]_INST_0_i_9_n_0\,
      I1 => \douta[11]_INST_0_i_10_n_0\,
      O => \douta[11]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[11]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_108\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_109\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_110\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_111\(0),
      O => \douta[11]_INST_0_i_30_n_0\
    );
\douta[11]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_80\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_81\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_82\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_83\(0),
      O => \douta[11]_INST_0_i_31_n_0\
    );
\douta[11]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_84\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_85\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_86\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_87\(0),
      O => \douta[11]_INST_0_i_32_n_0\
    );
\douta[11]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_88\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_89\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_90\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_91\(0),
      O => \douta[11]_INST_0_i_33_n_0\
    );
\douta[11]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_92\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_93\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_94\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_95\(0),
      O => \douta[11]_INST_0_i_34_n_0\
    );
\douta[11]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[11]_INST_0_i_11_n_0\,
      I1 => \douta[11]_INST_0_i_12_n_0\,
      O => \douta[11]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[11]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[11]_INST_0_i_13_n_0\,
      I1 => \douta[11]_INST_0_i_14_n_0\,
      O => \douta[11]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[11]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[11]_INST_0_i_15_n_0\,
      I1 => \douta[11]_INST_0_i_16_n_0\,
      O => \douta[11]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOPADOP(0),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6\(0),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_7\(0),
      I5 => sel_pipe_d1(2),
      O => \douta[11]_INST_0_i_7_n_0\
    );
\douta[11]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_17_n_0\,
      I1 => \douta[11]_INST_0_i_18_n_0\,
      O => \douta[11]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[11]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[11]_INST_0_i_19_n_0\,
      I1 => \douta[11]_INST_0_i_20_n_0\,
      O => \douta[11]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[1]_INST_0_i_1_n_0\,
      I1 => \douta[1]_INST_0_i_2_n_0\,
      O => \^douta\(1),
      S => sel_pipe_d1(6)
    );
\douta[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_2\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3\(0),
      I2 => sel_pipe_d1(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_4\(0),
      I4 => sel_pipe_d1(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_5\(0),
      O => \douta[1]_INST_0_i_1_n_0\
    );
\douta[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      I5 => sel_pipe_d1(5),
      O => \douta[1]_INST_0_i_2_n_0\
    );
\douta[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[2]_INST_0_i_1_n_0\,
      I1 => \douta[2]_INST_0_i_2_n_0\,
      O => \^douta\(2),
      S => sel_pipe_d1(6)
    );
\douta[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_6\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_7\(0),
      I2 => sel_pipe_d1(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_8\(0),
      I4 => sel_pipe_d1(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9\(0),
      O => \douta[2]_INST_0_i_1_n_0\
    );
\douta[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      I5 => sel_pipe_d1(5),
      O => \douta[2]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_1_n_0\,
      I1 => \douta[3]_INST_0_i_2_n_0\,
      O => \^douta\(3),
      S => sel_pipe_d1(6)
    );
\douta[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[3]_INST_0_i_3_n_0\,
      I1 => \douta[3]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[3]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[3]_INST_0_i_6_n_0\,
      O => \douta[3]_INST_0_i_1_n_0\
    );
\douta[3]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_21_n_0\,
      I1 => \douta[3]_INST_0_i_22_n_0\,
      O => \douta[3]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_23_n_0\,
      I1 => \douta[3]_INST_0_i_24_n_0\,
      O => \douta[3]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_25_n_0\,
      I1 => \douta[3]_INST_0_i_26_n_0\,
      O => \douta[3]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_27_n_0\,
      I1 => \douta[3]_INST_0_i_28_n_0\,
      O => \douta[3]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_29_n_0\,
      I1 => \douta[3]_INST_0_i_30_n_0\,
      O => \douta[3]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_31_n_0\,
      I1 => \douta[3]_INST_0_i_32_n_0\,
      O => \douta[3]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_33_n_0\,
      I1 => \douta[3]_INST_0_i_34_n_0\,
      O => \douta[3]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(0),
      O => \douta[3]_INST_0_i_17_n_0\
    );
\douta[3]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(0),
      O => \douta[3]_INST_0_i_18_n_0\
    );
\douta[3]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(0),
      O => \douta[3]_INST_0_i_19_n_0\
    );
\douta[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[3]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[3]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[3]_INST_0_i_2_n_0\
    );
\douta[3]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(0),
      O => \douta[3]_INST_0_i_20_n_0\
    );
\douta[3]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(0),
      O => \douta[3]_INST_0_i_21_n_0\
    );
\douta[3]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(0),
      O => \douta[3]_INST_0_i_22_n_0\
    );
\douta[3]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(0),
      O => \douta[3]_INST_0_i_23_n_0\
    );
\douta[3]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(0),
      O => \douta[3]_INST_0_i_24_n_0\
    );
\douta[3]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(0),
      O => \douta[3]_INST_0_i_25_n_0\
    );
\douta[3]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(0),
      O => \douta[3]_INST_0_i_26_n_0\
    );
\douta[3]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(0),
      O => \douta[3]_INST_0_i_27_n_0\
    );
\douta[3]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(0),
      O => \douta[3]_INST_0_i_28_n_0\
    );
\douta[3]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(0),
      O => \douta[3]_INST_0_i_29_n_0\
    );
\douta[3]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_9_n_0\,
      I1 => \douta[3]_INST_0_i_10_n_0\,
      O => \douta[3]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(0),
      O => \douta[3]_INST_0_i_30_n_0\
    );
\douta[3]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(0),
      O => \douta[3]_INST_0_i_31_n_0\
    );
\douta[3]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(0),
      O => \douta[3]_INST_0_i_32_n_0\
    );
\douta[3]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(0),
      O => \douta[3]_INST_0_i_33_n_0\
    );
\douta[3]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(0),
      O => \douta[3]_INST_0_i_34_n_0\
    );
\douta[3]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_11_n_0\,
      I1 => \douta[3]_INST_0_i_12_n_0\,
      O => \douta[3]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_13_n_0\,
      I1 => \douta[3]_INST_0_i_14_n_0\,
      O => \douta[3]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[3]_INST_0_i_15_n_0\,
      I1 => \douta[3]_INST_0_i_16_n_0\,
      O => \douta[3]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(0),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(0),
      I5 => sel_pipe_d1(2),
      O => \douta[3]_INST_0_i_7_n_0\
    );
\douta[3]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_17_n_0\,
      I1 => \douta[3]_INST_0_i_18_n_0\,
      O => \douta[3]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[3]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[3]_INST_0_i_19_n_0\,
      I1 => \douta[3]_INST_0_i_20_n_0\,
      O => \douta[3]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_1_n_0\,
      I1 => \douta[4]_INST_0_i_2_n_0\,
      O => \^douta\(4),
      S => sel_pipe_d1(6)
    );
\douta[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[4]_INST_0_i_3_n_0\,
      I1 => \douta[4]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[4]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[4]_INST_0_i_6_n_0\,
      O => \douta[4]_INST_0_i_1_n_0\
    );
\douta[4]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_21_n_0\,
      I1 => \douta[4]_INST_0_i_22_n_0\,
      O => \douta[4]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_23_n_0\,
      I1 => \douta[4]_INST_0_i_24_n_0\,
      O => \douta[4]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_25_n_0\,
      I1 => \douta[4]_INST_0_i_26_n_0\,
      O => \douta[4]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_27_n_0\,
      I1 => \douta[4]_INST_0_i_28_n_0\,
      O => \douta[4]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_29_n_0\,
      I1 => \douta[4]_INST_0_i_30_n_0\,
      O => \douta[4]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_31_n_0\,
      I1 => \douta[4]_INST_0_i_32_n_0\,
      O => \douta[4]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_33_n_0\,
      I1 => \douta[4]_INST_0_i_34_n_0\,
      O => \douta[4]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(1),
      O => \douta[4]_INST_0_i_17_n_0\
    );
\douta[4]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(1),
      O => \douta[4]_INST_0_i_18_n_0\
    );
\douta[4]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(1),
      O => \douta[4]_INST_0_i_19_n_0\
    );
\douta[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[4]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[4]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[4]_INST_0_i_2_n_0\
    );
\douta[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(1),
      O => \douta[4]_INST_0_i_20_n_0\
    );
\douta[4]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(1),
      O => \douta[4]_INST_0_i_21_n_0\
    );
\douta[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(1),
      O => \douta[4]_INST_0_i_22_n_0\
    );
\douta[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(1),
      O => \douta[4]_INST_0_i_23_n_0\
    );
\douta[4]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(1),
      O => \douta[4]_INST_0_i_24_n_0\
    );
\douta[4]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(1),
      O => \douta[4]_INST_0_i_25_n_0\
    );
\douta[4]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(1),
      O => \douta[4]_INST_0_i_26_n_0\
    );
\douta[4]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(1),
      O => \douta[4]_INST_0_i_27_n_0\
    );
\douta[4]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(1),
      O => \douta[4]_INST_0_i_28_n_0\
    );
\douta[4]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(1),
      O => \douta[4]_INST_0_i_29_n_0\
    );
\douta[4]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_9_n_0\,
      I1 => \douta[4]_INST_0_i_10_n_0\,
      O => \douta[4]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(1),
      O => \douta[4]_INST_0_i_30_n_0\
    );
\douta[4]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(1),
      O => \douta[4]_INST_0_i_31_n_0\
    );
\douta[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(1),
      O => \douta[4]_INST_0_i_32_n_0\
    );
\douta[4]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(1),
      O => \douta[4]_INST_0_i_33_n_0\
    );
\douta[4]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(1),
      O => \douta[4]_INST_0_i_34_n_0\
    );
\douta[4]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_11_n_0\,
      I1 => \douta[4]_INST_0_i_12_n_0\,
      O => \douta[4]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_13_n_0\,
      I1 => \douta[4]_INST_0_i_14_n_0\,
      O => \douta[4]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[4]_INST_0_i_15_n_0\,
      I1 => \douta[4]_INST_0_i_16_n_0\,
      O => \douta[4]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(1),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(1),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(1),
      I5 => sel_pipe_d1(2),
      O => \douta[4]_INST_0_i_7_n_0\
    );
\douta[4]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_17_n_0\,
      I1 => \douta[4]_INST_0_i_18_n_0\,
      O => \douta[4]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[4]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[4]_INST_0_i_19_n_0\,
      I1 => \douta[4]_INST_0_i_20_n_0\,
      O => \douta[4]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_1_n_0\,
      I1 => \douta[5]_INST_0_i_2_n_0\,
      O => \^douta\(5),
      S => sel_pipe_d1(6)
    );
\douta[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[5]_INST_0_i_3_n_0\,
      I1 => \douta[5]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[5]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[5]_INST_0_i_6_n_0\,
      O => \douta[5]_INST_0_i_1_n_0\
    );
\douta[5]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_21_n_0\,
      I1 => \douta[5]_INST_0_i_22_n_0\,
      O => \douta[5]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_23_n_0\,
      I1 => \douta[5]_INST_0_i_24_n_0\,
      O => \douta[5]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_25_n_0\,
      I1 => \douta[5]_INST_0_i_26_n_0\,
      O => \douta[5]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_27_n_0\,
      I1 => \douta[5]_INST_0_i_28_n_0\,
      O => \douta[5]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_29_n_0\,
      I1 => \douta[5]_INST_0_i_30_n_0\,
      O => \douta[5]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_31_n_0\,
      I1 => \douta[5]_INST_0_i_32_n_0\,
      O => \douta[5]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_33_n_0\,
      I1 => \douta[5]_INST_0_i_34_n_0\,
      O => \douta[5]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(2),
      O => \douta[5]_INST_0_i_17_n_0\
    );
\douta[5]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(2),
      O => \douta[5]_INST_0_i_18_n_0\
    );
\douta[5]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(2),
      O => \douta[5]_INST_0_i_19_n_0\
    );
\douta[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[5]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[5]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[5]_INST_0_i_2_n_0\
    );
\douta[5]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(2),
      O => \douta[5]_INST_0_i_20_n_0\
    );
\douta[5]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(2),
      O => \douta[5]_INST_0_i_21_n_0\
    );
\douta[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(2),
      O => \douta[5]_INST_0_i_22_n_0\
    );
\douta[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(2),
      O => \douta[5]_INST_0_i_23_n_0\
    );
\douta[5]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(2),
      O => \douta[5]_INST_0_i_24_n_0\
    );
\douta[5]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(2),
      O => \douta[5]_INST_0_i_25_n_0\
    );
\douta[5]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(2),
      O => \douta[5]_INST_0_i_26_n_0\
    );
\douta[5]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(2),
      O => \douta[5]_INST_0_i_27_n_0\
    );
\douta[5]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(2),
      O => \douta[5]_INST_0_i_28_n_0\
    );
\douta[5]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(2),
      O => \douta[5]_INST_0_i_29_n_0\
    );
\douta[5]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_9_n_0\,
      I1 => \douta[5]_INST_0_i_10_n_0\,
      O => \douta[5]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(2),
      O => \douta[5]_INST_0_i_30_n_0\
    );
\douta[5]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(2),
      O => \douta[5]_INST_0_i_31_n_0\
    );
\douta[5]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(2),
      O => \douta[5]_INST_0_i_32_n_0\
    );
\douta[5]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(2),
      O => \douta[5]_INST_0_i_33_n_0\
    );
\douta[5]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(2),
      O => \douta[5]_INST_0_i_34_n_0\
    );
\douta[5]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_11_n_0\,
      I1 => \douta[5]_INST_0_i_12_n_0\,
      O => \douta[5]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_13_n_0\,
      I1 => \douta[5]_INST_0_i_14_n_0\,
      O => \douta[5]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[5]_INST_0_i_15_n_0\,
      I1 => \douta[5]_INST_0_i_16_n_0\,
      O => \douta[5]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(2),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(2),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(2),
      I5 => sel_pipe_d1(2),
      O => \douta[5]_INST_0_i_7_n_0\
    );
\douta[5]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_17_n_0\,
      I1 => \douta[5]_INST_0_i_18_n_0\,
      O => \douta[5]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[5]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[5]_INST_0_i_19_n_0\,
      I1 => \douta[5]_INST_0_i_20_n_0\,
      O => \douta[5]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_1_n_0\,
      I1 => \douta[6]_INST_0_i_2_n_0\,
      O => \^douta\(6),
      S => sel_pipe_d1(6)
    );
\douta[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[6]_INST_0_i_3_n_0\,
      I1 => \douta[6]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[6]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[6]_INST_0_i_6_n_0\,
      O => \douta[6]_INST_0_i_1_n_0\
    );
\douta[6]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_21_n_0\,
      I1 => \douta[6]_INST_0_i_22_n_0\,
      O => \douta[6]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_23_n_0\,
      I1 => \douta[6]_INST_0_i_24_n_0\,
      O => \douta[6]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_25_n_0\,
      I1 => \douta[6]_INST_0_i_26_n_0\,
      O => \douta[6]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_27_n_0\,
      I1 => \douta[6]_INST_0_i_28_n_0\,
      O => \douta[6]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_29_n_0\,
      I1 => \douta[6]_INST_0_i_30_n_0\,
      O => \douta[6]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_31_n_0\,
      I1 => \douta[6]_INST_0_i_32_n_0\,
      O => \douta[6]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_33_n_0\,
      I1 => \douta[6]_INST_0_i_34_n_0\,
      O => \douta[6]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(3),
      O => \douta[6]_INST_0_i_17_n_0\
    );
\douta[6]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(3),
      O => \douta[6]_INST_0_i_18_n_0\
    );
\douta[6]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(3),
      O => \douta[6]_INST_0_i_19_n_0\
    );
\douta[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[6]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[6]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[6]_INST_0_i_2_n_0\
    );
\douta[6]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(3),
      O => \douta[6]_INST_0_i_20_n_0\
    );
\douta[6]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(3),
      O => \douta[6]_INST_0_i_21_n_0\
    );
\douta[6]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(3),
      O => \douta[6]_INST_0_i_22_n_0\
    );
\douta[6]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(3),
      O => \douta[6]_INST_0_i_23_n_0\
    );
\douta[6]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(3),
      O => \douta[6]_INST_0_i_24_n_0\
    );
\douta[6]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(3),
      O => \douta[6]_INST_0_i_25_n_0\
    );
\douta[6]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(3),
      O => \douta[6]_INST_0_i_26_n_0\
    );
\douta[6]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(3),
      O => \douta[6]_INST_0_i_27_n_0\
    );
\douta[6]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(3),
      O => \douta[6]_INST_0_i_28_n_0\
    );
\douta[6]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(3),
      O => \douta[6]_INST_0_i_29_n_0\
    );
\douta[6]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_9_n_0\,
      I1 => \douta[6]_INST_0_i_10_n_0\,
      O => \douta[6]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(3),
      O => \douta[6]_INST_0_i_30_n_0\
    );
\douta[6]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(3),
      O => \douta[6]_INST_0_i_31_n_0\
    );
\douta[6]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(3),
      O => \douta[6]_INST_0_i_32_n_0\
    );
\douta[6]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(3),
      O => \douta[6]_INST_0_i_33_n_0\
    );
\douta[6]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(3),
      O => \douta[6]_INST_0_i_34_n_0\
    );
\douta[6]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_11_n_0\,
      I1 => \douta[6]_INST_0_i_12_n_0\,
      O => \douta[6]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_13_n_0\,
      I1 => \douta[6]_INST_0_i_14_n_0\,
      O => \douta[6]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[6]_INST_0_i_15_n_0\,
      I1 => \douta[6]_INST_0_i_16_n_0\,
      O => \douta[6]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(3),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(3),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(3),
      I5 => sel_pipe_d1(2),
      O => \douta[6]_INST_0_i_7_n_0\
    );
\douta[6]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_17_n_0\,
      I1 => \douta[6]_INST_0_i_18_n_0\,
      O => \douta[6]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[6]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[6]_INST_0_i_19_n_0\,
      I1 => \douta[6]_INST_0_i_20_n_0\,
      O => \douta[6]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_1_n_0\,
      I1 => \douta[7]_INST_0_i_2_n_0\,
      O => \^douta\(7),
      S => sel_pipe_d1(6)
    );
\douta[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[7]_INST_0_i_3_n_0\,
      I1 => \douta[7]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[7]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[7]_INST_0_i_6_n_0\,
      O => \douta[7]_INST_0_i_1_n_0\
    );
\douta[7]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_21_n_0\,
      I1 => \douta[7]_INST_0_i_22_n_0\,
      O => \douta[7]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_23_n_0\,
      I1 => \douta[7]_INST_0_i_24_n_0\,
      O => \douta[7]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_25_n_0\,
      I1 => \douta[7]_INST_0_i_26_n_0\,
      O => \douta[7]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_27_n_0\,
      I1 => \douta[7]_INST_0_i_28_n_0\,
      O => \douta[7]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_29_n_0\,
      I1 => \douta[7]_INST_0_i_30_n_0\,
      O => \douta[7]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_31_n_0\,
      I1 => \douta[7]_INST_0_i_32_n_0\,
      O => \douta[7]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_33_n_0\,
      I1 => \douta[7]_INST_0_i_34_n_0\,
      O => \douta[7]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(4),
      O => \douta[7]_INST_0_i_17_n_0\
    );
\douta[7]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(4),
      O => \douta[7]_INST_0_i_18_n_0\
    );
\douta[7]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(4),
      O => \douta[7]_INST_0_i_19_n_0\
    );
\douta[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[7]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[7]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[7]_INST_0_i_2_n_0\
    );
\douta[7]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(4),
      O => \douta[7]_INST_0_i_20_n_0\
    );
\douta[7]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(4),
      O => \douta[7]_INST_0_i_21_n_0\
    );
\douta[7]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(4),
      O => \douta[7]_INST_0_i_22_n_0\
    );
\douta[7]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(4),
      O => \douta[7]_INST_0_i_23_n_0\
    );
\douta[7]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(4),
      O => \douta[7]_INST_0_i_24_n_0\
    );
\douta[7]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(4),
      O => \douta[7]_INST_0_i_25_n_0\
    );
\douta[7]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(4),
      O => \douta[7]_INST_0_i_26_n_0\
    );
\douta[7]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(4),
      O => \douta[7]_INST_0_i_27_n_0\
    );
\douta[7]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(4),
      O => \douta[7]_INST_0_i_28_n_0\
    );
\douta[7]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(4),
      O => \douta[7]_INST_0_i_29_n_0\
    );
\douta[7]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_9_n_0\,
      I1 => \douta[7]_INST_0_i_10_n_0\,
      O => \douta[7]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(4),
      O => \douta[7]_INST_0_i_30_n_0\
    );
\douta[7]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(4),
      O => \douta[7]_INST_0_i_31_n_0\
    );
\douta[7]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(4),
      O => \douta[7]_INST_0_i_32_n_0\
    );
\douta[7]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(4),
      O => \douta[7]_INST_0_i_33_n_0\
    );
\douta[7]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(4),
      O => \douta[7]_INST_0_i_34_n_0\
    );
\douta[7]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_11_n_0\,
      I1 => \douta[7]_INST_0_i_12_n_0\,
      O => \douta[7]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_13_n_0\,
      I1 => \douta[7]_INST_0_i_14_n_0\,
      O => \douta[7]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[7]_INST_0_i_15_n_0\,
      I1 => \douta[7]_INST_0_i_16_n_0\,
      O => \douta[7]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(4),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(4),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(4),
      I5 => sel_pipe_d1(2),
      O => \douta[7]_INST_0_i_7_n_0\
    );
\douta[7]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_17_n_0\,
      I1 => \douta[7]_INST_0_i_18_n_0\,
      O => \douta[7]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[7]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[7]_INST_0_i_19_n_0\,
      I1 => \douta[7]_INST_0_i_20_n_0\,
      O => \douta[7]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_1_n_0\,
      I1 => \douta[8]_INST_0_i_2_n_0\,
      O => \^douta\(8),
      S => sel_pipe_d1(6)
    );
\douta[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[8]_INST_0_i_3_n_0\,
      I1 => \douta[8]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[8]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[8]_INST_0_i_6_n_0\,
      O => \douta[8]_INST_0_i_1_n_0\
    );
\douta[8]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_21_n_0\,
      I1 => \douta[8]_INST_0_i_22_n_0\,
      O => \douta[8]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_23_n_0\,
      I1 => \douta[8]_INST_0_i_24_n_0\,
      O => \douta[8]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_25_n_0\,
      I1 => \douta[8]_INST_0_i_26_n_0\,
      O => \douta[8]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_27_n_0\,
      I1 => \douta[8]_INST_0_i_28_n_0\,
      O => \douta[8]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_29_n_0\,
      I1 => \douta[8]_INST_0_i_30_n_0\,
      O => \douta[8]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_31_n_0\,
      I1 => \douta[8]_INST_0_i_32_n_0\,
      O => \douta[8]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_33_n_0\,
      I1 => \douta[8]_INST_0_i_34_n_0\,
      O => \douta[8]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(5),
      O => \douta[8]_INST_0_i_17_n_0\
    );
\douta[8]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(5),
      O => \douta[8]_INST_0_i_18_n_0\
    );
\douta[8]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(5),
      O => \douta[8]_INST_0_i_19_n_0\
    );
\douta[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[8]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[8]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[8]_INST_0_i_2_n_0\
    );
\douta[8]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(5),
      O => \douta[8]_INST_0_i_20_n_0\
    );
\douta[8]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(5),
      O => \douta[8]_INST_0_i_21_n_0\
    );
\douta[8]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(5),
      O => \douta[8]_INST_0_i_22_n_0\
    );
\douta[8]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(5),
      O => \douta[8]_INST_0_i_23_n_0\
    );
\douta[8]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(5),
      O => \douta[8]_INST_0_i_24_n_0\
    );
\douta[8]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(5),
      O => \douta[8]_INST_0_i_25_n_0\
    );
\douta[8]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(5),
      O => \douta[8]_INST_0_i_26_n_0\
    );
\douta[8]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(5),
      O => \douta[8]_INST_0_i_27_n_0\
    );
\douta[8]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(5),
      O => \douta[8]_INST_0_i_28_n_0\
    );
\douta[8]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(5),
      O => \douta[8]_INST_0_i_29_n_0\
    );
\douta[8]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[8]_INST_0_i_9_n_0\,
      I1 => \douta[8]_INST_0_i_10_n_0\,
      O => \douta[8]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(5),
      O => \douta[8]_INST_0_i_30_n_0\
    );
\douta[8]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(5),
      O => \douta[8]_INST_0_i_31_n_0\
    );
\douta[8]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(5),
      O => \douta[8]_INST_0_i_32_n_0\
    );
\douta[8]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(5),
      O => \douta[8]_INST_0_i_33_n_0\
    );
\douta[8]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(5),
      O => \douta[8]_INST_0_i_34_n_0\
    );
\douta[8]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[8]_INST_0_i_11_n_0\,
      I1 => \douta[8]_INST_0_i_12_n_0\,
      O => \douta[8]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[8]_INST_0_i_13_n_0\,
      I1 => \douta[8]_INST_0_i_14_n_0\,
      O => \douta[8]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[8]_INST_0_i_15_n_0\,
      I1 => \douta[8]_INST_0_i_16_n_0\,
      O => \douta[8]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(5),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(5),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(5),
      I5 => sel_pipe_d1(2),
      O => \douta[8]_INST_0_i_7_n_0\
    );
\douta[8]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_17_n_0\,
      I1 => \douta[8]_INST_0_i_18_n_0\,
      O => \douta[8]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[8]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[8]_INST_0_i_19_n_0\,
      I1 => \douta[8]_INST_0_i_20_n_0\,
      O => \douta[8]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_1_n_0\,
      I1 => \douta[9]_INST_0_i_2_n_0\,
      O => \^douta\(9),
      S => sel_pipe_d1(6)
    );
\douta[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \douta[9]_INST_0_i_3_n_0\,
      I1 => \douta[9]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \douta[9]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \douta[9]_INST_0_i_6_n_0\,
      O => \douta[9]_INST_0_i_1_n_0\
    );
\douta[9]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_21_n_0\,
      I1 => \douta[9]_INST_0_i_22_n_0\,
      O => \douta[9]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_23_n_0\,
      I1 => \douta[9]_INST_0_i_24_n_0\,
      O => \douta[9]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_25_n_0\,
      I1 => \douta[9]_INST_0_i_26_n_0\,
      O => \douta[9]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_27_n_0\,
      I1 => \douta[9]_INST_0_i_28_n_0\,
      O => \douta[9]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_29_n_0\,
      I1 => \douta[9]_INST_0_i_30_n_0\,
      O => \douta[9]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_31_n_0\,
      I1 => \douta[9]_INST_0_i_32_n_0\,
      O => \douta[9]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_33_n_0\,
      I1 => \douta[9]_INST_0_i_34_n_0\,
      O => \douta[9]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(6),
      O => \douta[9]_INST_0_i_17_n_0\
    );
\douta[9]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(6),
      O => \douta[9]_INST_0_i_18_n_0\
    );
\douta[9]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(6),
      O => \douta[9]_INST_0_i_19_n_0\
    );
\douta[9]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \douta[9]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \douta[9]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \douta[9]_INST_0_i_2_n_0\
    );
\douta[9]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(6),
      O => \douta[9]_INST_0_i_20_n_0\
    );
\douta[9]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(6),
      O => \douta[9]_INST_0_i_21_n_0\
    );
\douta[9]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(6),
      O => \douta[9]_INST_0_i_22_n_0\
    );
\douta[9]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(6),
      O => \douta[9]_INST_0_i_23_n_0\
    );
\douta[9]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(6),
      O => \douta[9]_INST_0_i_24_n_0\
    );
\douta[9]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(6),
      O => \douta[9]_INST_0_i_25_n_0\
    );
\douta[9]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(6),
      O => \douta[9]_INST_0_i_26_n_0\
    );
\douta[9]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(6),
      O => \douta[9]_INST_0_i_27_n_0\
    );
\douta[9]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(6),
      O => \douta[9]_INST_0_i_28_n_0\
    );
\douta[9]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(6),
      O => \douta[9]_INST_0_i_29_n_0\
    );
\douta[9]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[9]_INST_0_i_9_n_0\,
      I1 => \douta[9]_INST_0_i_10_n_0\,
      O => \douta[9]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[9]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(6),
      O => \douta[9]_INST_0_i_30_n_0\
    );
\douta[9]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(6),
      O => \douta[9]_INST_0_i_31_n_0\
    );
\douta[9]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(6),
      O => \douta[9]_INST_0_i_32_n_0\
    );
\douta[9]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(6),
      O => \douta[9]_INST_0_i_33_n_0\
    );
\douta[9]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(6),
      O => \douta[9]_INST_0_i_34_n_0\
    );
\douta[9]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[9]_INST_0_i_11_n_0\,
      I1 => \douta[9]_INST_0_i_12_n_0\,
      O => \douta[9]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[9]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[9]_INST_0_i_13_n_0\,
      I1 => \douta[9]_INST_0_i_14_n_0\,
      O => \douta[9]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[9]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \douta[9]_INST_0_i_15_n_0\,
      I1 => \douta[9]_INST_0_i_16_n_0\,
      O => \douta[9]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\douta[9]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(6),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(6),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(6),
      I5 => sel_pipe_d1(2),
      O => \douta[9]_INST_0_i_7_n_0\
    );
\douta[9]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_17_n_0\,
      I1 => \douta[9]_INST_0_i_18_n_0\,
      O => \douta[9]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\douta[9]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \douta[9]_INST_0_i_19_n_0\,
      I1 => \douta[9]_INST_0_i_20_n_0\,
      O => \douta[9]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(5),
      Q => sel_pipe_d1(5),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(6),
      Q => sel_pipe_d1(6),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(4),
      Q => sel_pipe(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(5),
      Q => sel_pipe(5),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addra(6),
      Q => sel_pipe(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_mux__parameterized0\ is
  port (
    \^doutb\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DOBDO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPBDOP : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 6 downto 0 );
    clka : in STD_LOGIC;
    DOUTB : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_80\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_81\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_82\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_83\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_84\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_85\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_86\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_87\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_88\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_89\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_90\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_91\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_92\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_93\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_94\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_95\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_96\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_97\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_98\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_99\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_100\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_101\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_102\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_103\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_104\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_105\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_106\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_107\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_108\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_109\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_110\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_111\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_112\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_113\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_114\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_115\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_116\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_117\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_118\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_119\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_120\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_121\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_122\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_123\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_124\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_125\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_126\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_127\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_128\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_129\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_130\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_131\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_132\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_133\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_134\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_135\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_136\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_137\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_138\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_139\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_140\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_141\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_142\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_143\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_144\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_145\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_146\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_147\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_148\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_149\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_150\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_151\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_mux__parameterized0\ : entity is "blk_mem_gen_mux";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_mux__parameterized0\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_mux__parameterized0\ is
  signal \doutb[0]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[0]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[10]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[11]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[1]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[2]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[3]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[4]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[5]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[6]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[7]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[8]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_10_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_11_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_12_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_13_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_14_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_15_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_16_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_17_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_18_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_19_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_1_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_20_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_21_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_22_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_23_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_24_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_25_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_26_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_27_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_28_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_29_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_2_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_30_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_31_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_32_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_33_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_34_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_3_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_4_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_5_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_6_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_7_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_8_n_0\ : STD_LOGIC;
  signal \doutb[9]_INST_0_i_9_n_0\ : STD_LOGIC;
  signal sel_pipe : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal sel_pipe_d1 : STD_LOGIC_VECTOR ( 6 downto 0 );
begin
\doutb[0]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[0]_INST_0_i_1_n_0\,
      I1 => \doutb[0]_INST_0_i_2_n_0\,
      O => \^doutb\(0),
      S => sel_pipe_d1(6)
    );
\doutb[0]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => DOUTB(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\(0),
      I2 => sel_pipe_d1(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_0\(0),
      I4 => sel_pipe_d1(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_1\(0),
      O => \doutb[0]_INST_0_i_1_n_0\
    );
\doutb[0]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => DOBDO(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0),
      I5 => sel_pipe_d1(5),
      O => \doutb[0]_INST_0_i_2_n_0\
    );
\doutb[10]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_1_n_0\,
      I1 => \doutb[10]_INST_0_i_2_n_0\,
      O => \^doutb\(10),
      S => sel_pipe_d1(6)
    );
\doutb[10]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[10]_INST_0_i_3_n_0\,
      I1 => \doutb[10]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[10]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[10]_INST_0_i_6_n_0\,
      O => \doutb[10]_INST_0_i_1_n_0\
    );
\doutb[10]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_21_n_0\,
      I1 => \doutb[10]_INST_0_i_22_n_0\,
      O => \doutb[10]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_23_n_0\,
      I1 => \doutb[10]_INST_0_i_24_n_0\,
      O => \doutb[10]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_25_n_0\,
      I1 => \doutb[10]_INST_0_i_26_n_0\,
      O => \doutb[10]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_27_n_0\,
      I1 => \doutb[10]_INST_0_i_28_n_0\,
      O => \doutb[10]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_29_n_0\,
      I1 => \doutb[10]_INST_0_i_30_n_0\,
      O => \doutb[10]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_31_n_0\,
      I1 => \doutb[10]_INST_0_i_32_n_0\,
      O => \doutb[10]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_33_n_0\,
      I1 => \doutb[10]_INST_0_i_34_n_0\,
      O => \doutb[10]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(7),
      O => \doutb[10]_INST_0_i_17_n_0\
    );
\doutb[10]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(7),
      O => \doutb[10]_INST_0_i_18_n_0\
    );
\doutb[10]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(7),
      O => \doutb[10]_INST_0_i_19_n_0\
    );
\doutb[10]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[10]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[10]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[10]_INST_0_i_2_n_0\
    );
\doutb[10]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(7),
      O => \doutb[10]_INST_0_i_20_n_0\
    );
\doutb[10]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(7),
      O => \doutb[10]_INST_0_i_21_n_0\
    );
\doutb[10]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(7),
      O => \doutb[10]_INST_0_i_22_n_0\
    );
\doutb[10]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(7),
      O => \doutb[10]_INST_0_i_23_n_0\
    );
\doutb[10]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(7),
      O => \doutb[10]_INST_0_i_24_n_0\
    );
\doutb[10]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(7),
      O => \doutb[10]_INST_0_i_25_n_0\
    );
\doutb[10]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(7),
      O => \doutb[10]_INST_0_i_26_n_0\
    );
\doutb[10]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(7),
      O => \doutb[10]_INST_0_i_27_n_0\
    );
\doutb[10]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(7),
      O => \doutb[10]_INST_0_i_28_n_0\
    );
\doutb[10]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(7),
      O => \doutb[10]_INST_0_i_29_n_0\
    );
\doutb[10]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_9_n_0\,
      I1 => \doutb[10]_INST_0_i_10_n_0\,
      O => \doutb[10]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[10]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(7),
      O => \doutb[10]_INST_0_i_30_n_0\
    );
\doutb[10]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(7),
      O => \doutb[10]_INST_0_i_31_n_0\
    );
\doutb[10]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(7),
      O => \doutb[10]_INST_0_i_32_n_0\
    );
\doutb[10]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(7),
      O => \doutb[10]_INST_0_i_33_n_0\
    );
\doutb[10]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(7),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(7),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(7),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(7),
      O => \doutb[10]_INST_0_i_34_n_0\
    );
\doutb[10]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_11_n_0\,
      I1 => \doutb[10]_INST_0_i_12_n_0\,
      O => \doutb[10]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[10]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_13_n_0\,
      I1 => \doutb[10]_INST_0_i_14_n_0\,
      O => \doutb[10]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[10]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[10]_INST_0_i_15_n_0\,
      I1 => \doutb[10]_INST_0_i_16_n_0\,
      O => \doutb[10]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[10]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(7),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(7),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(7),
      I5 => sel_pipe_d1(2),
      O => \doutb[10]_INST_0_i_7_n_0\
    );
\doutb[10]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_17_n_0\,
      I1 => \doutb[10]_INST_0_i_18_n_0\,
      O => \doutb[10]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[10]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[10]_INST_0_i_19_n_0\,
      I1 => \doutb[10]_INST_0_i_20_n_0\,
      O => \doutb[10]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_1_n_0\,
      I1 => \doutb[11]_INST_0_i_2_n_0\,
      O => \^doutb\(11),
      S => sel_pipe_d1(6)
    );
\doutb[11]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[11]_INST_0_i_3_n_0\,
      I1 => \doutb[11]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[11]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[11]_INST_0_i_6_n_0\,
      O => \doutb[11]_INST_0_i_1_n_0\
    );
\doutb[11]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_21_n_0\,
      I1 => \doutb[11]_INST_0_i_22_n_0\,
      O => \doutb[11]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_23_n_0\,
      I1 => \doutb[11]_INST_0_i_24_n_0\,
      O => \doutb[11]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_25_n_0\,
      I1 => \doutb[11]_INST_0_i_26_n_0\,
      O => \doutb[11]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_27_n_0\,
      I1 => \doutb[11]_INST_0_i_28_n_0\,
      O => \doutb[11]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_29_n_0\,
      I1 => \doutb[11]_INST_0_i_30_n_0\,
      O => \doutb[11]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_31_n_0\,
      I1 => \doutb[11]_INST_0_i_32_n_0\,
      O => \doutb[11]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_33_n_0\,
      I1 => \doutb[11]_INST_0_i_34_n_0\,
      O => \doutb[11]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_144\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_145\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_146\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_147\(0),
      O => \doutb[11]_INST_0_i_17_n_0\
    );
\doutb[11]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_148\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_149\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_150\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_151\(0),
      O => \doutb[11]_INST_0_i_18_n_0\
    );
\doutb[11]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_128\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_129\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_130\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_131\(0),
      O => \doutb[11]_INST_0_i_19_n_0\
    );
\doutb[11]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[11]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[11]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[11]_INST_0_i_2_n_0\
    );
\doutb[11]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_132\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_133\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_134\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_135\(0),
      O => \doutb[11]_INST_0_i_20_n_0\
    );
\doutb[11]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_136\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_137\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_138\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_139\(0),
      O => \doutb[11]_INST_0_i_21_n_0\
    );
\doutb[11]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_140\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_141\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_142\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_143\(0),
      O => \doutb[11]_INST_0_i_22_n_0\
    );
\doutb[11]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_112\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_113\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_114\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_115\(0),
      O => \doutb[11]_INST_0_i_23_n_0\
    );
\doutb[11]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_116\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_117\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_118\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_119\(0),
      O => \doutb[11]_INST_0_i_24_n_0\
    );
\doutb[11]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_120\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_121\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_122\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_123\(0),
      O => \doutb[11]_INST_0_i_25_n_0\
    );
\doutb[11]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_124\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_125\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_126\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_127\(0),
      O => \doutb[11]_INST_0_i_26_n_0\
    );
\doutb[11]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_96\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_97\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_98\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_99\(0),
      O => \doutb[11]_INST_0_i_27_n_0\
    );
\doutb[11]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_100\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_101\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_102\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_103\(0),
      O => \doutb[11]_INST_0_i_28_n_0\
    );
\doutb[11]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_104\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_105\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_106\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_107\(0),
      O => \doutb[11]_INST_0_i_29_n_0\
    );
\doutb[11]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_9_n_0\,
      I1 => \doutb[11]_INST_0_i_10_n_0\,
      O => \doutb[11]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[11]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_108\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_109\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_110\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_111\(0),
      O => \doutb[11]_INST_0_i_30_n_0\
    );
\doutb[11]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_80\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_81\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_82\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_83\(0),
      O => \doutb[11]_INST_0_i_31_n_0\
    );
\doutb[11]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_84\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_85\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_86\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_87\(0),
      O => \doutb[11]_INST_0_i_32_n_0\
    );
\doutb[11]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_88\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_89\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_90\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_91\(0),
      O => \doutb[11]_INST_0_i_33_n_0\
    );
\doutb[11]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_92\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_93\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_94\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_95\(0),
      O => \doutb[11]_INST_0_i_34_n_0\
    );
\doutb[11]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_11_n_0\,
      I1 => \doutb[11]_INST_0_i_12_n_0\,
      O => \doutb[11]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[11]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_13_n_0\,
      I1 => \doutb[11]_INST_0_i_14_n_0\,
      O => \doutb[11]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[11]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[11]_INST_0_i_15_n_0\,
      I1 => \doutb[11]_INST_0_i_16_n_0\,
      O => \doutb[11]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[11]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => DOPBDOP(0),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6\(0),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_7\(0),
      I5 => sel_pipe_d1(2),
      O => \doutb[11]_INST_0_i_7_n_0\
    );
\doutb[11]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_17_n_0\,
      I1 => \doutb[11]_INST_0_i_18_n_0\,
      O => \doutb[11]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[11]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[11]_INST_0_i_19_n_0\,
      I1 => \doutb[11]_INST_0_i_20_n_0\,
      O => \doutb[11]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[1]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[1]_INST_0_i_1_n_0\,
      I1 => \doutb[1]_INST_0_i_2_n_0\,
      O => \^doutb\(1),
      S => sel_pipe_d1(6)
    );
\doutb[1]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_2\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3\(0),
      I2 => sel_pipe_d1(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_4\(0),
      I4 => sel_pipe_d1(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_5\(0),
      O => \doutb[1]_INST_0_i_1_n_0\
    );
\doutb[1]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0),
      I5 => sel_pipe_d1(5),
      O => \doutb[1]_INST_0_i_2_n_0\
    );
\doutb[2]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[2]_INST_0_i_1_n_0\,
      I1 => \doutb[2]_INST_0_i_2_n_0\,
      O => \^doutb\(2),
      S => sel_pipe_d1(6)
    );
\doutb[2]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_6\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_7\(0),
      I2 => sel_pipe_d1(5),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_8\(0),
      I4 => sel_pipe_d1(4),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9\(0),
      O => \doutb[2]_INST_0_i_1_n_0\
    );
\doutb[2]_INST_0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004550400"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1),
      I2 => sel_pipe_d1(2),
      I3 => sel_pipe_d1(3),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0),
      I5 => sel_pipe_d1(5),
      O => \doutb[2]_INST_0_i_2_n_0\
    );
\doutb[3]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_1_n_0\,
      I1 => \doutb[3]_INST_0_i_2_n_0\,
      O => \^doutb\(3),
      S => sel_pipe_d1(6)
    );
\doutb[3]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[3]_INST_0_i_3_n_0\,
      I1 => \doutb[3]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[3]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[3]_INST_0_i_6_n_0\,
      O => \doutb[3]_INST_0_i_1_n_0\
    );
\doutb[3]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_21_n_0\,
      I1 => \doutb[3]_INST_0_i_22_n_0\,
      O => \doutb[3]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_23_n_0\,
      I1 => \doutb[3]_INST_0_i_24_n_0\,
      O => \doutb[3]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_25_n_0\,
      I1 => \doutb[3]_INST_0_i_26_n_0\,
      O => \doutb[3]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_27_n_0\,
      I1 => \doutb[3]_INST_0_i_28_n_0\,
      O => \doutb[3]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_29_n_0\,
      I1 => \doutb[3]_INST_0_i_30_n_0\,
      O => \doutb[3]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_31_n_0\,
      I1 => \doutb[3]_INST_0_i_32_n_0\,
      O => \doutb[3]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_33_n_0\,
      I1 => \doutb[3]_INST_0_i_34_n_0\,
      O => \doutb[3]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(0),
      O => \doutb[3]_INST_0_i_17_n_0\
    );
\doutb[3]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(0),
      O => \doutb[3]_INST_0_i_18_n_0\
    );
\doutb[3]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(0),
      O => \doutb[3]_INST_0_i_19_n_0\
    );
\doutb[3]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[3]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[3]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[3]_INST_0_i_2_n_0\
    );
\doutb[3]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(0),
      O => \doutb[3]_INST_0_i_20_n_0\
    );
\doutb[3]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(0),
      O => \doutb[3]_INST_0_i_21_n_0\
    );
\doutb[3]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(0),
      O => \doutb[3]_INST_0_i_22_n_0\
    );
\doutb[3]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(0),
      O => \doutb[3]_INST_0_i_23_n_0\
    );
\doutb[3]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(0),
      O => \doutb[3]_INST_0_i_24_n_0\
    );
\doutb[3]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(0),
      O => \doutb[3]_INST_0_i_25_n_0\
    );
\doutb[3]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(0),
      O => \doutb[3]_INST_0_i_26_n_0\
    );
\doutb[3]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(0),
      O => \doutb[3]_INST_0_i_27_n_0\
    );
\doutb[3]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(0),
      O => \doutb[3]_INST_0_i_28_n_0\
    );
\doutb[3]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(0),
      O => \doutb[3]_INST_0_i_29_n_0\
    );
\doutb[3]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_9_n_0\,
      I1 => \doutb[3]_INST_0_i_10_n_0\,
      O => \doutb[3]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(0),
      O => \doutb[3]_INST_0_i_30_n_0\
    );
\doutb[3]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(0),
      O => \doutb[3]_INST_0_i_31_n_0\
    );
\doutb[3]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(0),
      O => \doutb[3]_INST_0_i_32_n_0\
    );
\doutb[3]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(0),
      O => \doutb[3]_INST_0_i_33_n_0\
    );
\doutb[3]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(0),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(0),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(0),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(0),
      O => \doutb[3]_INST_0_i_34_n_0\
    );
\doutb[3]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_11_n_0\,
      I1 => \doutb[3]_INST_0_i_12_n_0\,
      O => \doutb[3]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_13_n_0\,
      I1 => \doutb[3]_INST_0_i_14_n_0\,
      O => \doutb[3]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[3]_INST_0_i_15_n_0\,
      I1 => \doutb[3]_INST_0_i_16_n_0\,
      O => \doutb[3]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[3]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(0),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(0),
      I5 => sel_pipe_d1(2),
      O => \doutb[3]_INST_0_i_7_n_0\
    );
\doutb[3]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_17_n_0\,
      I1 => \doutb[3]_INST_0_i_18_n_0\,
      O => \doutb[3]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[3]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[3]_INST_0_i_19_n_0\,
      I1 => \doutb[3]_INST_0_i_20_n_0\,
      O => \doutb[3]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_1_n_0\,
      I1 => \doutb[4]_INST_0_i_2_n_0\,
      O => \^doutb\(4),
      S => sel_pipe_d1(6)
    );
\doutb[4]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[4]_INST_0_i_3_n_0\,
      I1 => \doutb[4]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[4]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[4]_INST_0_i_6_n_0\,
      O => \doutb[4]_INST_0_i_1_n_0\
    );
\doutb[4]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_21_n_0\,
      I1 => \doutb[4]_INST_0_i_22_n_0\,
      O => \doutb[4]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_23_n_0\,
      I1 => \doutb[4]_INST_0_i_24_n_0\,
      O => \doutb[4]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_25_n_0\,
      I1 => \doutb[4]_INST_0_i_26_n_0\,
      O => \doutb[4]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_27_n_0\,
      I1 => \doutb[4]_INST_0_i_28_n_0\,
      O => \doutb[4]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_29_n_0\,
      I1 => \doutb[4]_INST_0_i_30_n_0\,
      O => \doutb[4]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_31_n_0\,
      I1 => \doutb[4]_INST_0_i_32_n_0\,
      O => \doutb[4]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_33_n_0\,
      I1 => \doutb[4]_INST_0_i_34_n_0\,
      O => \doutb[4]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(1),
      O => \doutb[4]_INST_0_i_17_n_0\
    );
\doutb[4]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(1),
      O => \doutb[4]_INST_0_i_18_n_0\
    );
\doutb[4]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(1),
      O => \doutb[4]_INST_0_i_19_n_0\
    );
\doutb[4]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[4]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[4]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[4]_INST_0_i_2_n_0\
    );
\doutb[4]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(1),
      O => \doutb[4]_INST_0_i_20_n_0\
    );
\doutb[4]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(1),
      O => \doutb[4]_INST_0_i_21_n_0\
    );
\doutb[4]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(1),
      O => \doutb[4]_INST_0_i_22_n_0\
    );
\doutb[4]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(1),
      O => \doutb[4]_INST_0_i_23_n_0\
    );
\doutb[4]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(1),
      O => \doutb[4]_INST_0_i_24_n_0\
    );
\doutb[4]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(1),
      O => \doutb[4]_INST_0_i_25_n_0\
    );
\doutb[4]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(1),
      O => \doutb[4]_INST_0_i_26_n_0\
    );
\doutb[4]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(1),
      O => \doutb[4]_INST_0_i_27_n_0\
    );
\doutb[4]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(1),
      O => \doutb[4]_INST_0_i_28_n_0\
    );
\doutb[4]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(1),
      O => \doutb[4]_INST_0_i_29_n_0\
    );
\doutb[4]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_9_n_0\,
      I1 => \doutb[4]_INST_0_i_10_n_0\,
      O => \doutb[4]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(1),
      O => \doutb[4]_INST_0_i_30_n_0\
    );
\doutb[4]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(1),
      O => \doutb[4]_INST_0_i_31_n_0\
    );
\doutb[4]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(1),
      O => \doutb[4]_INST_0_i_32_n_0\
    );
\doutb[4]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(1),
      O => \doutb[4]_INST_0_i_33_n_0\
    );
\doutb[4]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(1),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(1),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(1),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(1),
      O => \doutb[4]_INST_0_i_34_n_0\
    );
\doutb[4]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_11_n_0\,
      I1 => \doutb[4]_INST_0_i_12_n_0\,
      O => \doutb[4]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_13_n_0\,
      I1 => \doutb[4]_INST_0_i_14_n_0\,
      O => \doutb[4]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[4]_INST_0_i_15_n_0\,
      I1 => \doutb[4]_INST_0_i_16_n_0\,
      O => \doutb[4]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[4]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(1),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(1),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(1),
      I5 => sel_pipe_d1(2),
      O => \doutb[4]_INST_0_i_7_n_0\
    );
\doutb[4]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_17_n_0\,
      I1 => \doutb[4]_INST_0_i_18_n_0\,
      O => \doutb[4]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[4]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[4]_INST_0_i_19_n_0\,
      I1 => \doutb[4]_INST_0_i_20_n_0\,
      O => \doutb[4]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_1_n_0\,
      I1 => \doutb[5]_INST_0_i_2_n_0\,
      O => \^doutb\(5),
      S => sel_pipe_d1(6)
    );
\doutb[5]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[5]_INST_0_i_3_n_0\,
      I1 => \doutb[5]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[5]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[5]_INST_0_i_6_n_0\,
      O => \doutb[5]_INST_0_i_1_n_0\
    );
\doutb[5]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_21_n_0\,
      I1 => \doutb[5]_INST_0_i_22_n_0\,
      O => \doutb[5]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_23_n_0\,
      I1 => \doutb[5]_INST_0_i_24_n_0\,
      O => \doutb[5]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_25_n_0\,
      I1 => \doutb[5]_INST_0_i_26_n_0\,
      O => \doutb[5]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_27_n_0\,
      I1 => \doutb[5]_INST_0_i_28_n_0\,
      O => \doutb[5]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_29_n_0\,
      I1 => \doutb[5]_INST_0_i_30_n_0\,
      O => \doutb[5]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_31_n_0\,
      I1 => \doutb[5]_INST_0_i_32_n_0\,
      O => \doutb[5]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_33_n_0\,
      I1 => \doutb[5]_INST_0_i_34_n_0\,
      O => \doutb[5]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(2),
      O => \doutb[5]_INST_0_i_17_n_0\
    );
\doutb[5]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(2),
      O => \doutb[5]_INST_0_i_18_n_0\
    );
\doutb[5]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(2),
      O => \doutb[5]_INST_0_i_19_n_0\
    );
\doutb[5]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[5]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[5]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[5]_INST_0_i_2_n_0\
    );
\doutb[5]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(2),
      O => \doutb[5]_INST_0_i_20_n_0\
    );
\doutb[5]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(2),
      O => \doutb[5]_INST_0_i_21_n_0\
    );
\doutb[5]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(2),
      O => \doutb[5]_INST_0_i_22_n_0\
    );
\doutb[5]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(2),
      O => \doutb[5]_INST_0_i_23_n_0\
    );
\doutb[5]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(2),
      O => \doutb[5]_INST_0_i_24_n_0\
    );
\doutb[5]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(2),
      O => \doutb[5]_INST_0_i_25_n_0\
    );
\doutb[5]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(2),
      O => \doutb[5]_INST_0_i_26_n_0\
    );
\doutb[5]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(2),
      O => \doutb[5]_INST_0_i_27_n_0\
    );
\doutb[5]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(2),
      O => \doutb[5]_INST_0_i_28_n_0\
    );
\doutb[5]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(2),
      O => \doutb[5]_INST_0_i_29_n_0\
    );
\doutb[5]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_9_n_0\,
      I1 => \doutb[5]_INST_0_i_10_n_0\,
      O => \doutb[5]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(2),
      O => \doutb[5]_INST_0_i_30_n_0\
    );
\doutb[5]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(2),
      O => \doutb[5]_INST_0_i_31_n_0\
    );
\doutb[5]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(2),
      O => \doutb[5]_INST_0_i_32_n_0\
    );
\doutb[5]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(2),
      O => \doutb[5]_INST_0_i_33_n_0\
    );
\doutb[5]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(2),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(2),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(2),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(2),
      O => \doutb[5]_INST_0_i_34_n_0\
    );
\doutb[5]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_11_n_0\,
      I1 => \doutb[5]_INST_0_i_12_n_0\,
      O => \doutb[5]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_13_n_0\,
      I1 => \doutb[5]_INST_0_i_14_n_0\,
      O => \doutb[5]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[5]_INST_0_i_15_n_0\,
      I1 => \doutb[5]_INST_0_i_16_n_0\,
      O => \doutb[5]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[5]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(2),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(2),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(2),
      I5 => sel_pipe_d1(2),
      O => \doutb[5]_INST_0_i_7_n_0\
    );
\doutb[5]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_17_n_0\,
      I1 => \doutb[5]_INST_0_i_18_n_0\,
      O => \doutb[5]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[5]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[5]_INST_0_i_19_n_0\,
      I1 => \doutb[5]_INST_0_i_20_n_0\,
      O => \doutb[5]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_1_n_0\,
      I1 => \doutb[6]_INST_0_i_2_n_0\,
      O => \^doutb\(6),
      S => sel_pipe_d1(6)
    );
\doutb[6]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[6]_INST_0_i_3_n_0\,
      I1 => \doutb[6]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[6]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[6]_INST_0_i_6_n_0\,
      O => \doutb[6]_INST_0_i_1_n_0\
    );
\doutb[6]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_21_n_0\,
      I1 => \doutb[6]_INST_0_i_22_n_0\,
      O => \doutb[6]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_23_n_0\,
      I1 => \doutb[6]_INST_0_i_24_n_0\,
      O => \doutb[6]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_25_n_0\,
      I1 => \doutb[6]_INST_0_i_26_n_0\,
      O => \doutb[6]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_27_n_0\,
      I1 => \doutb[6]_INST_0_i_28_n_0\,
      O => \doutb[6]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_29_n_0\,
      I1 => \doutb[6]_INST_0_i_30_n_0\,
      O => \doutb[6]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_31_n_0\,
      I1 => \doutb[6]_INST_0_i_32_n_0\,
      O => \doutb[6]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_33_n_0\,
      I1 => \doutb[6]_INST_0_i_34_n_0\,
      O => \doutb[6]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(3),
      O => \doutb[6]_INST_0_i_17_n_0\
    );
\doutb[6]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(3),
      O => \doutb[6]_INST_0_i_18_n_0\
    );
\doutb[6]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(3),
      O => \doutb[6]_INST_0_i_19_n_0\
    );
\doutb[6]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[6]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[6]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[6]_INST_0_i_2_n_0\
    );
\doutb[6]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(3),
      O => \doutb[6]_INST_0_i_20_n_0\
    );
\doutb[6]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(3),
      O => \doutb[6]_INST_0_i_21_n_0\
    );
\doutb[6]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(3),
      O => \doutb[6]_INST_0_i_22_n_0\
    );
\doutb[6]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(3),
      O => \doutb[6]_INST_0_i_23_n_0\
    );
\doutb[6]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(3),
      O => \doutb[6]_INST_0_i_24_n_0\
    );
\doutb[6]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(3),
      O => \doutb[6]_INST_0_i_25_n_0\
    );
\doutb[6]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(3),
      O => \doutb[6]_INST_0_i_26_n_0\
    );
\doutb[6]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(3),
      O => \doutb[6]_INST_0_i_27_n_0\
    );
\doutb[6]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(3),
      O => \doutb[6]_INST_0_i_28_n_0\
    );
\doutb[6]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(3),
      O => \doutb[6]_INST_0_i_29_n_0\
    );
\doutb[6]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_9_n_0\,
      I1 => \doutb[6]_INST_0_i_10_n_0\,
      O => \doutb[6]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(3),
      O => \doutb[6]_INST_0_i_30_n_0\
    );
\doutb[6]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(3),
      O => \doutb[6]_INST_0_i_31_n_0\
    );
\doutb[6]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(3),
      O => \doutb[6]_INST_0_i_32_n_0\
    );
\doutb[6]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(3),
      O => \doutb[6]_INST_0_i_33_n_0\
    );
\doutb[6]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(3),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(3),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(3),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(3),
      O => \doutb[6]_INST_0_i_34_n_0\
    );
\doutb[6]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_11_n_0\,
      I1 => \doutb[6]_INST_0_i_12_n_0\,
      O => \doutb[6]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_13_n_0\,
      I1 => \doutb[6]_INST_0_i_14_n_0\,
      O => \doutb[6]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[6]_INST_0_i_15_n_0\,
      I1 => \doutb[6]_INST_0_i_16_n_0\,
      O => \doutb[6]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[6]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(3),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(3),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(3),
      I5 => sel_pipe_d1(2),
      O => \doutb[6]_INST_0_i_7_n_0\
    );
\doutb[6]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_17_n_0\,
      I1 => \doutb[6]_INST_0_i_18_n_0\,
      O => \doutb[6]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[6]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[6]_INST_0_i_19_n_0\,
      I1 => \doutb[6]_INST_0_i_20_n_0\,
      O => \doutb[6]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_1_n_0\,
      I1 => \doutb[7]_INST_0_i_2_n_0\,
      O => \^doutb\(7),
      S => sel_pipe_d1(6)
    );
\doutb[7]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[7]_INST_0_i_3_n_0\,
      I1 => \doutb[7]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[7]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[7]_INST_0_i_6_n_0\,
      O => \doutb[7]_INST_0_i_1_n_0\
    );
\doutb[7]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_21_n_0\,
      I1 => \doutb[7]_INST_0_i_22_n_0\,
      O => \doutb[7]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_23_n_0\,
      I1 => \doutb[7]_INST_0_i_24_n_0\,
      O => \doutb[7]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_25_n_0\,
      I1 => \doutb[7]_INST_0_i_26_n_0\,
      O => \doutb[7]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_27_n_0\,
      I1 => \doutb[7]_INST_0_i_28_n_0\,
      O => \doutb[7]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_29_n_0\,
      I1 => \doutb[7]_INST_0_i_30_n_0\,
      O => \doutb[7]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_31_n_0\,
      I1 => \doutb[7]_INST_0_i_32_n_0\,
      O => \doutb[7]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_33_n_0\,
      I1 => \doutb[7]_INST_0_i_34_n_0\,
      O => \doutb[7]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(4),
      O => \doutb[7]_INST_0_i_17_n_0\
    );
\doutb[7]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(4),
      O => \doutb[7]_INST_0_i_18_n_0\
    );
\doutb[7]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(4),
      O => \doutb[7]_INST_0_i_19_n_0\
    );
\doutb[7]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[7]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[7]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[7]_INST_0_i_2_n_0\
    );
\doutb[7]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(4),
      O => \doutb[7]_INST_0_i_20_n_0\
    );
\doutb[7]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(4),
      O => \doutb[7]_INST_0_i_21_n_0\
    );
\doutb[7]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(4),
      O => \doutb[7]_INST_0_i_22_n_0\
    );
\doutb[7]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(4),
      O => \doutb[7]_INST_0_i_23_n_0\
    );
\doutb[7]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(4),
      O => \doutb[7]_INST_0_i_24_n_0\
    );
\doutb[7]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(4),
      O => \doutb[7]_INST_0_i_25_n_0\
    );
\doutb[7]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(4),
      O => \doutb[7]_INST_0_i_26_n_0\
    );
\doutb[7]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(4),
      O => \doutb[7]_INST_0_i_27_n_0\
    );
\doutb[7]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(4),
      O => \doutb[7]_INST_0_i_28_n_0\
    );
\doutb[7]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(4),
      O => \doutb[7]_INST_0_i_29_n_0\
    );
\doutb[7]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_9_n_0\,
      I1 => \doutb[7]_INST_0_i_10_n_0\,
      O => \doutb[7]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(4),
      O => \doutb[7]_INST_0_i_30_n_0\
    );
\doutb[7]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(4),
      O => \doutb[7]_INST_0_i_31_n_0\
    );
\doutb[7]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(4),
      O => \doutb[7]_INST_0_i_32_n_0\
    );
\doutb[7]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(4),
      O => \doutb[7]_INST_0_i_33_n_0\
    );
\doutb[7]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(4),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(4),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(4),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(4),
      O => \doutb[7]_INST_0_i_34_n_0\
    );
\doutb[7]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_11_n_0\,
      I1 => \doutb[7]_INST_0_i_12_n_0\,
      O => \doutb[7]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_13_n_0\,
      I1 => \doutb[7]_INST_0_i_14_n_0\,
      O => \doutb[7]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[7]_INST_0_i_15_n_0\,
      I1 => \doutb[7]_INST_0_i_16_n_0\,
      O => \doutb[7]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[7]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(4),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(4),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(4),
      I5 => sel_pipe_d1(2),
      O => \doutb[7]_INST_0_i_7_n_0\
    );
\doutb[7]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_17_n_0\,
      I1 => \doutb[7]_INST_0_i_18_n_0\,
      O => \doutb[7]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[7]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[7]_INST_0_i_19_n_0\,
      I1 => \doutb[7]_INST_0_i_20_n_0\,
      O => \doutb[7]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_1_n_0\,
      I1 => \doutb[8]_INST_0_i_2_n_0\,
      O => \^doutb\(8),
      S => sel_pipe_d1(6)
    );
\doutb[8]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[8]_INST_0_i_3_n_0\,
      I1 => \doutb[8]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[8]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[8]_INST_0_i_6_n_0\,
      O => \doutb[8]_INST_0_i_1_n_0\
    );
\doutb[8]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_21_n_0\,
      I1 => \doutb[8]_INST_0_i_22_n_0\,
      O => \doutb[8]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_23_n_0\,
      I1 => \doutb[8]_INST_0_i_24_n_0\,
      O => \doutb[8]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_25_n_0\,
      I1 => \doutb[8]_INST_0_i_26_n_0\,
      O => \doutb[8]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_27_n_0\,
      I1 => \doutb[8]_INST_0_i_28_n_0\,
      O => \doutb[8]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_29_n_0\,
      I1 => \doutb[8]_INST_0_i_30_n_0\,
      O => \doutb[8]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_31_n_0\,
      I1 => \doutb[8]_INST_0_i_32_n_0\,
      O => \doutb[8]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_33_n_0\,
      I1 => \doutb[8]_INST_0_i_34_n_0\,
      O => \doutb[8]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(5),
      O => \doutb[8]_INST_0_i_17_n_0\
    );
\doutb[8]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(5),
      O => \doutb[8]_INST_0_i_18_n_0\
    );
\doutb[8]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(5),
      O => \doutb[8]_INST_0_i_19_n_0\
    );
\doutb[8]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[8]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[8]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[8]_INST_0_i_2_n_0\
    );
\doutb[8]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(5),
      O => \doutb[8]_INST_0_i_20_n_0\
    );
\doutb[8]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(5),
      O => \doutb[8]_INST_0_i_21_n_0\
    );
\doutb[8]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(5),
      O => \doutb[8]_INST_0_i_22_n_0\
    );
\doutb[8]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(5),
      O => \doutb[8]_INST_0_i_23_n_0\
    );
\doutb[8]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(5),
      O => \doutb[8]_INST_0_i_24_n_0\
    );
\doutb[8]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(5),
      O => \doutb[8]_INST_0_i_25_n_0\
    );
\doutb[8]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(5),
      O => \doutb[8]_INST_0_i_26_n_0\
    );
\doutb[8]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(5),
      O => \doutb[8]_INST_0_i_27_n_0\
    );
\doutb[8]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(5),
      O => \doutb[8]_INST_0_i_28_n_0\
    );
\doutb[8]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(5),
      O => \doutb[8]_INST_0_i_29_n_0\
    );
\doutb[8]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_9_n_0\,
      I1 => \doutb[8]_INST_0_i_10_n_0\,
      O => \doutb[8]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(5),
      O => \doutb[8]_INST_0_i_30_n_0\
    );
\doutb[8]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(5),
      O => \doutb[8]_INST_0_i_31_n_0\
    );
\doutb[8]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(5),
      O => \doutb[8]_INST_0_i_32_n_0\
    );
\doutb[8]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(5),
      O => \doutb[8]_INST_0_i_33_n_0\
    );
\doutb[8]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(5),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(5),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(5),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(5),
      O => \doutb[8]_INST_0_i_34_n_0\
    );
\doutb[8]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_11_n_0\,
      I1 => \doutb[8]_INST_0_i_12_n_0\,
      O => \doutb[8]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_13_n_0\,
      I1 => \doutb[8]_INST_0_i_14_n_0\,
      O => \doutb[8]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[8]_INST_0_i_15_n_0\,
      I1 => \doutb[8]_INST_0_i_16_n_0\,
      O => \doutb[8]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[8]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(5),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(5),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(5),
      I5 => sel_pipe_d1(2),
      O => \doutb[8]_INST_0_i_7_n_0\
    );
\doutb[8]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_17_n_0\,
      I1 => \doutb[8]_INST_0_i_18_n_0\,
      O => \doutb[8]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[8]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[8]_INST_0_i_19_n_0\,
      I1 => \doutb[8]_INST_0_i_20_n_0\,
      O => \doutb[8]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_1_n_0\,
      I1 => \doutb[9]_INST_0_i_2_n_0\,
      O => \^doutb\(9),
      S => sel_pipe_d1(6)
    );
\doutb[9]_INST_0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \doutb[9]_INST_0_i_3_n_0\,
      I1 => \doutb[9]_INST_0_i_4_n_0\,
      I2 => sel_pipe_d1(5),
      I3 => \doutb[9]_INST_0_i_5_n_0\,
      I4 => sel_pipe_d1(4),
      I5 => \doutb[9]_INST_0_i_6_n_0\,
      O => \doutb[9]_INST_0_i_1_n_0\
    );
\doutb[9]_INST_0_i_10\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_21_n_0\,
      I1 => \doutb[9]_INST_0_i_22_n_0\,
      O => \doutb[9]_INST_0_i_10_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_11\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_23_n_0\,
      I1 => \doutb[9]_INST_0_i_24_n_0\,
      O => \doutb[9]_INST_0_i_11_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_25_n_0\,
      I1 => \doutb[9]_INST_0_i_26_n_0\,
      O => \doutb[9]_INST_0_i_12_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_13\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_27_n_0\,
      I1 => \doutb[9]_INST_0_i_28_n_0\,
      O => \doutb[9]_INST_0_i_13_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_29_n_0\,
      I1 => \doutb[9]_INST_0_i_30_n_0\,
      O => \doutb[9]_INST_0_i_14_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_15\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_31_n_0\,
      I1 => \doutb[9]_INST_0_i_32_n_0\,
      O => \doutb[9]_INST_0_i_15_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_16\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_33_n_0\,
      I1 => \doutb[9]_INST_0_i_34_n_0\,
      O => \doutb[9]_INST_0_i_16_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(6),
      O => \doutb[9]_INST_0_i_17_n_0\
    );
\doutb[9]_INST_0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(6),
      O => \doutb[9]_INST_0_i_18_n_0\
    );
\doutb[9]_INST_0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(6),
      O => \doutb[9]_INST_0_i_19_n_0\
    );
\doutb[9]_INST_0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => sel_pipe_d1(4),
      I1 => \doutb[9]_INST_0_i_7_n_0\,
      I2 => sel_pipe_d1(3),
      I3 => \doutb[9]_INST_0_i_8_n_0\,
      I4 => sel_pipe_d1(5),
      O => \doutb[9]_INST_0_i_2_n_0\
    );
\doutb[9]_INST_0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(6),
      O => \doutb[9]_INST_0_i_20_n_0\
    );
\doutb[9]_INST_0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(6),
      O => \doutb[9]_INST_0_i_21_n_0\
    );
\doutb[9]_INST_0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(6),
      O => \doutb[9]_INST_0_i_22_n_0\
    );
\doutb[9]_INST_0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(6),
      O => \doutb[9]_INST_0_i_23_n_0\
    );
\doutb[9]_INST_0_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(6),
      O => \doutb[9]_INST_0_i_24_n_0\
    );
\doutb[9]_INST_0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(6),
      O => \doutb[9]_INST_0_i_25_n_0\
    );
\doutb[9]_INST_0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(6),
      O => \doutb[9]_INST_0_i_26_n_0\
    );
\doutb[9]_INST_0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(6),
      O => \doutb[9]_INST_0_i_27_n_0\
    );
\doutb[9]_INST_0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(6),
      O => \doutb[9]_INST_0_i_28_n_0\
    );
\doutb[9]_INST_0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(6),
      O => \doutb[9]_INST_0_i_29_n_0\
    );
\doutb[9]_INST_0_i_3\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_9_n_0\,
      I1 => \doutb[9]_INST_0_i_10_n_0\,
      O => \doutb[9]_INST_0_i_3_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[9]_INST_0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(6),
      O => \doutb[9]_INST_0_i_30_n_0\
    );
\doutb[9]_INST_0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(6),
      O => \doutb[9]_INST_0_i_31_n_0\
    );
\doutb[9]_INST_0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(6),
      O => \doutb[9]_INST_0_i_32_n_0\
    );
\doutb[9]_INST_0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(6),
      O => \doutb[9]_INST_0_i_33_n_0\
    );
\doutb[9]_INST_0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(6),
      I1 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(6),
      I2 => sel_pipe_d1(1),
      I3 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(6),
      I4 => sel_pipe_d1(0),
      I5 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(6),
      O => \doutb[9]_INST_0_i_34_n_0\
    );
\doutb[9]_INST_0_i_4\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_11_n_0\,
      I1 => \doutb[9]_INST_0_i_12_n_0\,
      O => \doutb[9]_INST_0_i_4_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[9]_INST_0_i_5\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_13_n_0\,
      I1 => \doutb[9]_INST_0_i_14_n_0\,
      O => \doutb[9]_INST_0_i_5_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[9]_INST_0_i_6\: unisim.vcomponents.MUXF8
     port map (
      I0 => \doutb[9]_INST_0_i_15_n_0\,
      I1 => \doutb[9]_INST_0_i_16_n_0\,
      O => \doutb[9]_INST_0_i_6_n_0\,
      S => sel_pipe_d1(3)
    );
\doutb[9]_INST_0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(6),
      I1 => sel_pipe_d1(0),
      I2 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(6),
      I3 => sel_pipe_d1(1),
      I4 => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(6),
      I5 => sel_pipe_d1(2),
      O => \doutb[9]_INST_0_i_7_n_0\
    );
\doutb[9]_INST_0_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_17_n_0\,
      I1 => \doutb[9]_INST_0_i_18_n_0\,
      O => \doutb[9]_INST_0_i_8_n_0\,
      S => sel_pipe_d1(2)
    );
\doutb[9]_INST_0_i_9\: unisim.vcomponents.MUXF7
     port map (
      I0 => \doutb[9]_INST_0_i_19_n_0\,
      I1 => \doutb[9]_INST_0_i_20_n_0\,
      O => \doutb[9]_INST_0_i_9_n_0\,
      S => sel_pipe_d1(2)
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(0),
      Q => sel_pipe_d1(0),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(1),
      Q => sel_pipe_d1(1),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(2),
      Q => sel_pipe_d1(2),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(3),
      Q => sel_pipe_d1(3),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(4),
      Q => sel_pipe_d1(4),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(5),
      Q => sel_pipe_d1(5),
      R => '0'
    );
\no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => sel_pipe(6),
      Q => sel_pipe_d1(6),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addrb(0),
      Q => sel_pipe(0),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addrb(1),
      Q => sel_pipe(1),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addrb(2),
      Q => sel_pipe(2),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addrb(3),
      Q => sel_pipe(3),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addrb(4),
      Q => sel_pipe(4),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addrb(5),
      Q => sel_pipe(5),
      R => '0'
    );
\no_softecc_sel_reg.ce_pri.sel_pipe_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => addrb(6),
      Q => sel_pipe(6),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init : entity is "blk_mem_gen_prim_wrapper_init";
end BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init;

architecture STRUCTURE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"008004860F2F7FFFFFFFFFFFFFFFFFE0800000000000007BFFFFDFFCFE000001",
      INIT_01 => X"FFFD9F11D81E00806007001E07FEF0FFEC0B0004E00000000000000000000000",
      INIT_02 => X"0000000000000007FFFFFFFFFE00000100080000000000303C98BEFFFF7FFF7F",
      INIT_03 => X"F80B0024C0000000000000000000000000800000030FFFFFFFFFFFFFFFFFFFF3",
      INIT_04 => X"0018000000003F70F7067FFFFFFFFFFFFFFFFFFFFFF3C880200FE60EC0FFFFFF",
      INIT_05 => X"000000000013FFFFFFFFFFFFFFFFFFFFF000000000000000DFFFFFFFFC800000",
      INIT_06 => X"FFFFFFF9FFFFFC66230FEF07FCEEE773FC040020C00000000000000000000000",
      INIT_07 => X"F8800000000000010FFFFFFFFC0000010000000000003FF3B9D183FFFFFFFFFF",
      INIT_08 => X"FF1000F1000000000000000000000000000000000037FFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"000C00000000017F5FFFE4FFFFFEE7FFFFFFFFFFFFFEFC76E10E0026F8EFFFCF",
      INIT_0A => X"00010000001DFF1FFFFFFFFFFFFFFFFFF0E080000000000003FFFFFFFC380000",
      INIT_0B => X"FFFDFFFFFF7FFE76F318000703400020C00384F00F0000000200000000000000",
      INIT_0C => X"FFF000000000000010FFFFFFFEF00000000800000003FFF3E77F39FFFFFFFFFD",
      INIT_0D => X"1600CFF01F070000000000000000000000000000201F7C01FFFFFFFFFFFFFFFF",
      INIT_0E => X"0003000000E3FFCF1F3E4EFFFFFF7FFF3078FF66FFFFFFFFFFF07E6100000087",
      INIT_0F => X"00000000001F1017FFFFFFFFFFFFFFFFFFF000000000000021FFFFFFFFF00000",
      INIT_10 => X"FFFDFF62FF8FFFFFFFFC7660C300000007E000F0CF7F00000000000000000000",
      INIT_11 => X"FFFF000000000001C0FFFFFFFFE060000006000003C7FFFF9DF793FEFF7FFFFF",
      INIT_12 => X"17F08CE0FF000600000000000000000000000000031F80FFFFFBFFFFFFFFFFFF",
      INIT_13 => X"00000000FFBEFFFF7FFC69EFC37381FFFFFFDFFFFF7FFFFFFFC4E36207320000",
      INIT_14 => X"00000000001C03FFFF7FFFFFFFFFFFFFFFFB03000000000081F1FFFFFFFF0000",
      INIT_15 => X"FFFFFFDFFFFFFFFFFFFFFE7FEE3F66000000FF388403C0000000000000000000",
      INIT_16 => X"FFF901000000000001F77FFFFFFF00000001890023FF0FEFFEFFFF67E3DE9F0E",
      INIT_17 => X"0000E71F8E7F00FC8000000000000000000000000003039FFF3FFFFFFFFFFFFF",
      INIT_18 => X"0005505D43FF7FFFFEFFCF9C5DFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFF66680",
      INIT_19 => X"0000000000003F0FFFFFFFFFFFFFFFFFFFFD00000000000001BF3FFFFFFF0000",
      INIT_1A => X"FFFF6FFFFFFFFFFFFFFFFFFFFEF6FEC30600003FFFFF00F88000000000000000",
      INIT_1B => X"FFFF1C00000000000137FFFFFFFF00000005D05D3C0FFFF9FFFFA3263CFFFFFF",
      INIT_1C => X"0008C01EFF9006008000000000000000000000000000FE1C7C7FFFFFFFFFFFFF",
      INIT_1D => X"0006E10D7EFF61FFFFFFC3CDBFFFFFFFFFFFFFFFFFFFFFDEFFFFFF7FFEE6F87C",
      INIT_1E => X"000000000006B80C3D9FFFFFFFFFFFFFFFFFFE20000000000107FFFFFFFE0000",
      INIT_1F => X"FFFFFFFFFFFFFFFEFEFFFFFFFFFFF0F8000C0002FFC3FE00C400000000000000",
      INIT_20 => X"FFFF7E000000000001071FFFFFFF00000002A15F9FFFE9FFFFFFFF7FE7FFFFF3",
      INIT_21 => X"F0C60000FF30FE00000000000000000000000000000E900C3BDFFFFFFFFFFFFF",
      INIT_22 => X"0001E2FFF8FCFFFDF1FFFFDFF7FFFFFFFFFFBEFFFFFFE3FFFFFFFFFFFFFFFDE0",
      INIT_23 => X"000000000000000F3FE7FFFFFFFFFFFFFFFFFF00000000000087BFFFFFFF3C00",
      INIT_24 => X"FFFFBFFFFFFFFFE6FFFFFFFFFFF8FFC1FFC00000001C00800000000000000000",
      INIT_25 => X"FFFFFF000008000000C0FFFFFFFFFF0000015209E0FF7FF79FFFFB676FFFFFE7",
      INIT_26 => X"1FBCC010000E00E38000000000000000000000000000003F7EEFFFFFFFFFFFFF",
      INIT_27 => X"0020E95F7FFFFFFFFCFFCFF982FFFFFFFFFFFFFFFE7FFFD3FFFCFFFFFFFEFF3F",
      INIT_28 => X"0000000000010000603F1FFFFFFFFFFFFFFF33C001000000000000FFFFFEFE00",
      INIT_29 => X"FFFFFFFFFFF7FFEF67F8FF7FDEFFFFFFFF03C13C00030CF38C00000000000000",
      INIT_2A => X"FFFFFEEC0000000000007FFFFFFFFE00000228FF0F7FFFFF39FFFFFF7FC7B0F8",
      INIT_2B => X"FFE0F98000019C9FC7000000000000000000000000000000227FFFFFFFFFFFFF",
      INIT_2C => X"0034ACF9FFFF7FFF39FFFFFF7FB8FFFEFFFFFFFFFFFFFFFFFFF7FE3FCFFEFFFF",
      INIT_2D => X"00000000000000080003FFFFFFFFFFFFFFFFFEFFC10000000000FFFFFFFFFE00",
      INIT_2E => X"FF37FFFFFF7FFFE7FFFFFF3FCFFFFFFF7FFFFF80DC00FDC7E700000000000000",
      INIT_2F => X"FFFFFCFFE10000000000FEFFFFFFFEC0007EDCC7FFFFFF3EFFFFFFFF3F9CF9FF",
      INIT_30 => X"FFFFFFF188000080EF0000000000000000000000000000000021DFFFFFFFFFFF",
      INIT_31 => X"21007400DF007F000000003F97E782FFFF03FFFFFFFFFFE7FFFF7FFFFFFFFF7E",
      INIT_32 => X"00000000000000000C8FFFFFFFFFFFFFFFFFFCFFFE000000000000FFFFFFFE00",
      INIT_33 => X"FF03FFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF9F888003080F800000000000000",
      INIT_34 => X"FFFFFEFFFC000000000000FFFFFFFE0000036E00FF00FF000000009F60C980FF",
      INIT_35 => X"FFE0FFF1FE80000000B08000000000000000000000000000033EFFFFFFFFFFFF",
      INIT_36 => X"8038AB1C43002000E7E7000FB237E003FF83FFFFFFFBFFE7FFFFFFFFFFFFCC7F",
      INIT_37 => X"000000000000000000FC3FFFFF7FFFFFFFFFFFFE3E0000000000003FFFFFFEFC",
      INIT_38 => X"980FFFFFFFF9FFEFFF7FFFFFFF1FFFFFFFFCFFF900E0000000B8800400000000",
      INIT_39 => X"FFFFFFFC3F3000000000063FFFFFFEF8C0003FE1009F667EF7E73C7F77CCF31F",
      INIT_3A => X"FF3FFFFEFFE0E000003FF1040C0000000000000000000000007F377FFFFFFFFF",
      INIT_3B => X"0383F700009BF7E7F7E77EFFFF7EEF3F183F21FFFF3F7FEFFFFFFDFF7FFEFFF8",
      INIT_3C => X"00000000000000000030FFFFFEFFFFFFFFFFFFFF20800000000000FFFFFFFFEF",
      INIT_3D => X"D8FFFFFFFFF0FE7DFFFF1FFFFFFF7EBF1CF8FFFFFFB9FC000003000000000000",
      INIT_3E => X"FFFFFFFF40C000000000007CFFFFFFFF40C7BC03001FFB0681FF0000FFFFB270",
      INIT_3F => X"4DFFFFFF3FFF600000010000000000000000000000000000009C1FFFF7FFFFFF",
      INIT_40 => X"60DFBA01000FFFEF3CFFE000FFFF67C7CEFEDDFFFF00FE7FFFFF1FFFFFFFFFFF",
      INIT_41 => X"0000000000000000008C1FFFFFFFFFFFFFFFFFFFC0E000000000006FFFFFFFFF",
      INIT_42 => X"1EFFFDFFFF1FFFFFFFFFFFFFFFFFFFFF7FF7FFFFFFFFE0000004CE0000000000",
      INIT_43 => X"FFFFFFFFFFE0000000000047FFFFFFE9703ECE970026FFFF3CFFF03CFFFF1CFF",
      INIT_44 => X"FFEFFFFFFFFEFC000012CF00000000000000000000000000000088FFFEFFFFFF",
      INIT_45 => X"F65EC4C31F7FF9FFFFFFFFFFF9FFEF983CFFFEFFFFFF804CF0FFFFFFFFFFFFFF",
      INIT_46 => X"000000000000000000000FE7FFFFFFFFFFFFFFFFFF68C0000000000C3FFFFFF9",
      INIT_47 => X"7EFFFFFFFF00FEC8FCFFFFFFFFFFFF7FFDFFFFC11FFE8C000009C30001800000",
      INIT_48 => X"FFFFFFFFFF6CC000000000183FFFFFEF1C30C7437F6FFFFFFFFFFFFFFFFFEDC6",
      INIT_49 => X"FDFFFFF70FFF8CF06608800000800000000000000000000000000F3FC7FFFFFF",
      INIT_4A => X"3C8042E20067FFFFFFFFFFFFFFFF3ED9CFFFFFFFFFF0FFCC3820FFFFFFFCFF7F",
      INIT_4B => X"00000000000000000000001F07FFFFFFFFFFFFFFFFECC100000000011FFFFFFF",
      INIT_4C => X"F7FFFFFFFFFFFFCC3878FF7FFFFFFF7FFFFF70FFFFFFFEF0E004800000000000",
      INIT_4D => X"FFFFFFFFFFECF000000000001FFFFFFF182022E10FFFFFFFFFFFFFFFFFFF1FB2",
      INIT_4E => X"FFFFF3FFFCDFFFF3E006FC001F00300000000000000000000000001F30FFFDFF",
      INIT_4F => X"902065A5FFFFFFFFFFFFFFFFFFFFE4FCFFFFFFFFFFFFFFEFFF7FFFFFFFFFFFFF",
      INIT_50 => X"00000000000000000000001C07FDEFFFFFFFFFFFFCFCFF0000000001CFEFFFFF",
      INIT_51 => X"2CFBFFFFFF3FFFFFFF99FF3FFFF8FFCFFFFFFE3FF8FFF8FFFF08000017F00000",
      INIT_52 => X"FFFFFFFFFEFEFD000000000167FFFFFF00000779FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFF0FFFFFFF91F001FF0008000000000000000000000000C0FF0FFBF",
      INIT_54 => X"00001FDBFFFFFFFFFFFFFFFFFFFFFFFFF3767FFFFFFFFFFFFF99FF3FFFFFFFFF",
      INIT_55 => X"0C000000000000000000000103E8FFFFFFFFFFFFFFFFF0000000000065FFFFFF",
      INIT_56 => X"FDEDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFDFFCFE07FFFFC11F000F000000",
      INIT_57 => X"FFFFFFFFFFFFE0000000000070FFFFFF00C01FBBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFF0FE07FFFFCD8C000303007008000000000000000000000100EFFFFF",
      INIT_59 => X"00061FBDFFFFFFFFFFFFFFFFFFFFFFFFFAF3FFFFFFFFFFFF3FFFFE7FFCFFFFFF",
      INIT_5A => X"FE000000000000000000000000FCDFFFFFFFFFFFFFFF00070000000033FFFFFB",
      INIT_5B => X"CE7EFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFC1CFFFBF8FFEE0007030070",
      INIT_5C => X"FFFFFFFFFFFF1C87000000009BFFFFF8000FFFEDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FCFFFFFBFF9C3C9FF8FFC60000010830C0000000000000000000000000FFFFFF",
      INIT_5E => X"0617FFDFFFFFFFFFFFFFFFFFFFFFFFFFF786FFFFFFFFFFFFFFFFFF7FFFFCFF3F",
      INIT_5F => X"00000000000000000000000000EFFFFFFFFFFFFFFFFF1FF0000000001933FFFC",
      INIT_60 => X"FF71FFFFFFFFFFFFFFFFFF3FFFFF00FFFFFFFFFFFFFEFFFFF8F7660000000170",
      INIT_61 => X"FFFFFFFFFFFC9FFC170000001FC3FFFD0CFFFDF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FF7FFFFFFFFF61DFFBFFFF61800003F3000000000000000000000000004FF1FF",
      INIT_63 => X"0CFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFF97FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0000000000000000000000000071F9FFFFFFFFFFFFFFECE0C10000000E479FFE",
      INIT_65 => X"FF1C77FEFFFFFFFFFFFFFFFFDFFFFFFF1FFFFFFFFF7FEF9FFF7EF7FF00000000",
      INIT_66 => X"FFFFFFFFFFFFFE80E08000003BFFB3FFFFFFFFBEFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"0FFFFFFFFFFFFFFFECFFBFFFE0000000E6000000000000000000000000004FFF",
      INIT_68 => X"FFFFFFF2FFFFFFFFFFFFFFFFFFFFFFFFFFE71EFFFFFFFFFFFFFFFFFFFFFFFF9E",
      INIT_69 => X"0000000000000000000000000000C9FFFFFFFFFFFFFF7FFFE00000003DFBFFFD",
      INIT_6A => X"FFFFC3FFFFFFFFFFFFFFFFFFFFFFFF9ECFFFFFFFFFFFFFFFFEDBBFF980000000",
      INIT_6B => X"FFFFFFFFFFFFFFFFE00000001DFEFFBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFE13FFFE7FFFFFEFFF9FFFFF33000000000000000000000000000000003CCFF",
      INIT_6D => X"FFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F7FFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_6E => X"00000300000000000000000000031F7FFFFFFFFFFFFFFFFFB00000001D8C7FBF",
      INIT_6F => X"FFFFDC3EFFFFFFFFFFFFFFFFFFFFFFFF3EC0FFFFFFFFFFFEFCF9FEFFFF000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFF80000018ECCFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"DFEEFFFFEFFFF0FEFE80FE3FFFE10000000181000000000000000000000107FF",
      INIT_72 => X"FFFFFFAEFFFFFFFFFFFFFFFFFFFFFFFFFFDFFEAFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"000900000000000000000000000002E7FFFFFFFFFFFFFFF0788000008C26BBFF",
      INIT_74 => X"FF7FFFAFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFC7FFFFFFFFE2F77FFFF30000",
      INIT_75 => X"FFFFFFFFFFFFFFF078000000465543DFFFFFFFACFFFFFFFFFF7FFFFFFFFFFFFF",
      INIT_76 => X"FFFFFF80C7FFFFFFE6E73FFEFFFF9800000F0000000000000000000000000203",
      INIT_77 => X"FFFFFF9F7FFFFFFFFFFFFFFFFFFFFFFFFF7F7FEBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"6000808072000000000000000000009FF7FFFFFFFFFFFFFFF2380008015BE3FF",
      INIT_79 => X"8FFFFFD863FFFFFFFFFFFFFFFFFFFFFFFFFFF7CF07B7C009FFFBCEECDC1FF010",
      INIT_7A => X"B7FFFFFFFFFFFFFFFEF800082B7A7BDF7FFBFFF67BEF3FFFFFFFFFFFFFFF7FFF",
      INIT_7B => X"FFFFFFFF6FF2E009FFFF0FE5FFFFF00360008080380000000000000000000001",
      INIT_7C => X"FFFFFFFEFFFFFF7FFFFFFFFFFFFFFFFFFBFFFFEE9FE7FFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"40008000180000000000000000000000B67FFFFFFFFFFFFFFE7800003396F3DE",
      INIT_7E => X"FFFFFFBFDEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00708FFFFF5BC3FFFFFCCF",
      INIT_7F => X"80FFFFFFFFFFFFFFFE70000413E769BEFFFFF0BFBFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFF7FFF4570FFFFFFD8CBFF3E80C740000000040000000000000000000000",
      INIT_01 => X"FFFF3FC77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD71FFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"C400000000000000000000000000000080FFFFFFFFFFFFFFFF3000820FFE5FEE",
      INIT_03 => X"FFFFFE6EF0FFFFFFFFFFFFFFFFFFFFFFFFFFEFFDE7D400FF3FFE5BDFFF0FCCFC",
      INIT_04 => X"00BFFFFFFFFFFFFFFF38000202AE9DAEFFE07FFFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFE77BE7D5637C3FFED8F7FFE180BCC6000000000000000000000000000000",
      INIT_06 => X"FF04FFFF9FFFFFFFFFFFFFFFFFFFFFFFFBFFFF91CCB3FFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"F641000004000000000000000000000000B37FFFFFFFFFFFFFF800000A44FFD6",
      INIT_08 => X"FFFFFFE6670CDFFFFFFFFFFFFFFFFFFFFFFFE77FE7D703F80FFFC8E7001F809E",
      INIT_09 => X"00B37FFFFFFFFFFFFBFC0007A27EB15E39FFFFFFAFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFF3FC7D707F4877F0EE3E30E8C1FFF408000006000000000000000000000",
      INIT_0B => X"FDFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DD0DEFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFF80000000E0000000000000000000001BD27FFFFFFFFFFFFFFE000805E7F62",
      INIT_0D => X"FFFFFFFFCFFBFBFFFFFFFFFFFFFFFFFFFFFFE6366E7281C500178E71FFC003A1",
      INIT_0E => X"00357FFFFFFFFFFFFFFFC811006F81377FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFE633E3460DC180148CF3F1C00EFFBFFC4000000000000000000000000000",
      INIT_10 => X"7FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA6E99FFFFFFFFFFFFFFFF",
      INIT_11 => X"EF7FE0000000000000000000000000000001FFFFFFFFFFFFFFFF4C00C02AEE37",
      INIT_12 => X"FFFFFFFFFFFE987EFFFFFFFFFFFFFFFFFFFFF733E3464FE300169C63FFC8EFFF",
      INIT_13 => X"000003FFFFFFFFFFFFFF7051C025F541FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFF7228642E77A0024944BFFD0E7FFF7FFF000000000000000000000000000",
      INIT_15 => X"FFFFFF08FBFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9673FFFFFFFFFFFFFFFF",
      INIT_16 => X"1000F800000000000000000000000000000008FFFFFFFFFFFFFF738060078530",
      INIT_17 => X"FFFFFFFFFFECEDDFFFFFFFFFFFFFFFFFFFFFF327D443E47E0836904AFF04E11C",
      INIT_18 => X"000000FFFFFFFFFFFFFFFF58808654FAFFFFFF3FF3FFFFFFFFFFFFFFFF3FFFFF",
      INIT_19 => X"FFFFF3A58443E77C3C32A01AF1E33C87CFFEFB00008000000000000000000000",
      INIT_1A => X"FFFFFDFFFFFFFFFFFFFFFFFFDFFF3CFFFFFFFFFFFFFEFDF7FFFEFFFFFFFFFFFF",
      INIT_1B => X"CFC0FB60008000000000000000000000000003FFFFFFFFFFFFFDBE15E2E6AEF7",
      INIT_1C => X"FFFFFFFFFFFF7F7EFFFFFFFFFFFFFFFFFFFFB28D84C6E76CFF32A21AFFDF3E4D",
      INIT_1D => X"000100EFFFFFFFFFFFFF10C1F729D9F1FFFFEDFF79FF7DFFFFDFFFFFFF7F7FFF",
      INIT_1E => X"FFFFB88D84C7E74CFF76B2D0F3FFDF0CFFC0FFF2000000000000000000000000",
      INIT_1F => X"FFFFEFFFBBFF7DFCFFDF31F1FF3EFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFF",
      INIT_20 => X"E03C2F1F00000000000000000000000000000C9FFFFFFFFFFFFFFBB95E3B3BD8",
      INIT_21 => X"FF7FFFFFFFFFFFDBFF1FFFF7FFFFFFFFFFFF98DC8B82644EE032B2318F7EF38C",
      INIT_22 => X"0000081FFFFFFFFFFFFFFFE035B7886AFF03FFEF2CD7FFDFDE03E09E60FFFFFF",
      INIT_23 => X"FFFF809CDFB6CA49424A3531827FD3CF80F0170F100000000000000000000000",
      INIT_24 => X"FFFFFEDFECD7FFFFFFFFFFFE33FFFFFFFFFFFFFFFFFFFF76E7FFFFFFFFFFFFFF",
      INIT_25 => X"E0C0DB07F700000000000000000000000000081FFFFFFFFFFFFFF72C4BBC4E98",
      INIT_26 => X"FFFFFFFFFFFFFFDDADFEFFFFFFFFFFFFFFFDA89C9EBFCA48F66235E1027D0FE7",
      INIT_27 => X"000000187FFFFFFFFFFFFD8C2FE6057500FFE73FDF4FC77FFFFECFFFFFFC66FF",
      INIT_28 => X"FFFDFDA8690BBA18F662A76106787B3BFFE0773C7F0000000000000000000000",
      INIT_29 => X"1FFFFFFFF66DFFFFFFFFFF7EFFFFFFFF213800FEF0FFFFEF38FFFFFFFFFFFFFF",
      INIT_2A => X"F0F9080E0F0000000000000000000000000000103FFFFFFFFFFFDF734FE6ED11",
      INIT_2B => X"711CE0FFFFFFFFFDF78FFFFFFFFFFFFFFFFD4CEA492BF998C2762F6167641F2F",
      INIT_2C => X"000000203FFFFFFFFFFFCF82182CB173FFFFFFFF37F3FFFFFFFFFFFFFFFF3CFF",
      INIT_2D => X"FFEC8ECAF32BA9B09A52EF8BE764C739E0100000C3F0C0000000000000000000",
      INIT_2E => X"00FFBFF8AF310000000000FFFFFFFFFFF91FFF80FFFFFFFC7DC7FFFFFFFFFFFF",
      INIT_2F => X"00F80000ACF0F00000000000000000000000000367FFFFFFFFFFC7C25011018D",
      INIT_30 => X"FFFFFF0700FF7FFC1B73FFFFFFFFFFFFFFE68E73F78B09A39AC46C03E366451C",
      INIT_31 => X"00000003C3FFFFFFFFFFE7F020D4CB3DFFFFFFF14B37F1080000C030FFFFFFFF",
      INIT_32 => X"FF6666F39332AB9218C691CEC3660C8EF0FF00CF9EE1F8000000000000000000",
      INIT_33 => X"FF7FFFFB43D5E31C00F8C330FFFFFFFFFFFC3FF173FFFFC7E6DDFFFFFFFFFFFF",
      INIT_34 => X"00F0FC17FC00380000000000000000000000000107FFFFFFFFFFF339A0463AA0",
      INIT_35 => X"FFFFFCFEFFFF1D3FFFBEF8FFFFFFFFDFF9FF4AD302B44FC62B77FA2AD7640100",
      INIT_36 => X"0000000007FFFFFFFFFFF5980839074903FF0000009100F30000FC00F01F00FE",
      INIT_37 => X"FFE70CD33DF4DE1338688022385C410000F8FE10000689800000000000000000",
      INIT_38 => X"3FFF000000D0000000000000F8F000FFFFFFFFFFFFFF9F7FFFED1FFFFFFFFFFF",
      INIT_39 => X"00F7FF20CE02878C00000000000000000000000000EFFFFFFFFFFA29081DB7FB",
      INIT_3A => X"C018FFFFFFFFFBFFFF37E77EFFFFFFFFFFE72AC329C0BF1C39D131C13EEC2000",
      INIT_3B => X"0000000000EFFFFFFFFFFD8092838991FF8C000001C8000000000000FFF8FFCC",
      INIT_3C => X"FFE584DA40C505DCB1CF45E3B7B8180000BCF8E0CF0003380000000000000000",
      INIT_3D => X"008E0000C3FA00000000000000000000E03C00FFFFFFC1FFF88EB1FFFFFFFFFF",
      INIT_3E => X"0003C0D300003018000000000000000000000000030FDFFFFFFFFFA397BFCA04",
      INIT_3F => X"E07EFF00FFFFFFFFF81FEEBBFFFFFFFFFF75CC8E887C846937CA70F2A3100C00",
      INIT_40 => X"00000007071FFFFFFFFFFFC52D4E18C100CE010021E60000000000030000007F",
      INIT_41 => X"FF326C34D0C711213374A773E8A5060000001C080000208C8000000000000000",
      INIT_42 => X"FF0003183866180C00C4E003008000000000FF0300FFFFFF007347DFFFFFFFFF",
      INIT_43 => X"000000E0800F6204800000000000000000000001031F9FFFFFFFF8C0EC747881",
      INIT_44 => X"000000FF000000FFFEC174FFFFFFEEFFFF331F0CA51577A072804A0371650000",
      INIT_45 => X"00000000001F1FFFFFFFFC19D90B80410000877FFE9600CFCECCF8FC00C00060",
      INIT_46 => X"FE3B59B02D6D36227288C8F368D52100000000E3000646238000000000000000",
      INIT_47 => X"0000CFFFFF9A8100CEDE00FC0000000080000080000006FFFF3EDDBFFFFFEEFF",
      INIT_48 => X"4301000F30800080030000000000000000000000003F0EFFFFFFFFF4CA66F721",
      INIT_49 => X"312000007F710E00FCFC6E5CF3DFFEE3FF79AC31E31738C84B86F20906CDB247",
      INIT_4A => X"0000000000FF06FFFFFFFFD4F24CF99C00FFFFFFEFBF3DFFFFFFF8FF71F88180",
      INIT_4B => X"FF99A4E1152A8808EA96A316E28572DA0B03000F1FC000000000000000000000",
      INIT_4C => X"007FFFFFFFB9BFFFFFFFFFFFE7F8000F3101000000FF8FE0FFFFFF97CFFFFFFE",
      INIT_4D => X"8300001F0FF8000000000000000000000000000000C700FFFFFFFFE08469A715",
      INIT_4E => X"3800000000FFFFFFF0FFEF65DFCFFFFEFFCC8D5943F2C62A928B91B3E20970DA",
      INIT_4F => X"000000000000FFFFFFFFFFC05C851CE93C7FFFFFFFFFFFFFFFFFFFFFCFFC7E9F",
      INIT_50 => X"FFAF89E572D60CBFA81F56E04C5932920100000F1F7000810000000000000000",
      INIT_51 => X"FFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFE78E8000080000000FE00E73B7E0EFFFF",
      INIT_52 => X"080000001C78000000000000000000000000000000003BFFFFFFFFF9FC473336",
      INIT_53 => X"FEFEFF00C0000000FF38FFCE9C0EF6FFFFD5C4E8C38F5E8288BAD10B0B9222A6",
      INIT_54 => X"0000000000001B7FFFFFFFF8BCF03B7DFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFE",
      INIT_55 => X"FFEF416BF30326F85F22098BA532622701000000040000000000000000000000",
      INIT_56 => X"FFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF9FFF00FC00000000FEF07FAEFFFEFF",
      INIT_57 => X"01830000008080000000010000000000000000000000017FFFFFFFFCBEC48561",
      INIT_58 => X"FFFFFFFFFF00000000003038EB9FF6FCFFF04F1D63FD9067509714A337B66325",
      INIT_59 => X"000000000000013EFFFFBFF6541591B0FFFEFFF7FFFE7FFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"DF5D448455B78813716DFF899AD6146800C3000000CE87C00400010100000000",
      INIT_5B => X"FFFEFFF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF000021000000FFC3380FFF9C",
      INIT_5C => X"13F000C580010118000000000000000000000001800200FFFFFFFFFDF8223112",
      INIT_5D => X"FFFFFFFBFFC3C100000000001DB19ECEFFFEC54FC899704E797FB669674C6A0F",
      INIT_5E => X"00000001000300FFFFFFDFFA93E18DE2FFFFFFF7FFFF2FFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFF0606E05B1F4ACE294AE84684829223F80001800161000000000000000000",
      INIT_60 => X"FFFFFFF7FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFE300800000003F6F7FCE",
      INIT_61 => X"65000E0000011000000000000000000000000000000007DFFFFFE7F5C7FCEDC7",
      INIT_62 => X"FFFFFFFBFFFFE3FFC700000063D783C66FEF930BE4014F2919722A60274409AE",
      INIT_63 => X"00000000000007F7FFFFF7FAB8499C4CFFFFFFF7FEFF97FFFFFFFFFFFFFFFFFF",
      INIT_64 => X"6D67A89E33AE44FBD28F1620AEA4406E7DE00F09000000E30000000000000000",
      INIT_65 => X"FFFEFFF7FEFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1C000080F5C163",
      INIT_66 => X"FFFCDE09000000A38000000000000000000000000000006FFCFFF8F325E7AFC6",
      INIT_67 => X"FFFFFFFFFFFFFFFFFF9E0000905D70F30DF9DC027AD6777043011E1C3147D84F",
      INIT_68 => X"0000000000000023FFFFF77FC316881AFFFEFFF7FEFFDFFFFFFFFFFFFFFFFFFE",
      INIT_69 => X"8DD1D4484C6F661740B53B00148E68CE9FFFFE08000000818000000000000000",
      INIT_6A => X"FFFEFFF7FEFF4FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFE00E010875CF9",
      INIT_6B => X"3FFFF08C0000000EC0000000000000000000000000000007FFFFFDBB3BE5492B",
      INIT_6C => X"FFFFFFEFFFFFFFFFFFFF66F89C03D6F9CEE6F0D15DCAD75F7C7213E065617024",
      INIT_6D => X"0000000000000007EFFFFEB3853D6182FFFCFFF3FEFF6FFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"CA7B2E55D182B0EFECF2485744ED88927EFFFBCF000002FFE000010000000000",
      INIT_6F => X"FFF9FFF3FFFFAFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFF66FCBF3C75FA",
      INIT_70 => X"FFFFFFFFC0000000F00800000000000000000000000000090FBFFF0CC7FF99EA",
      INIT_71 => X"BF3FFEEFFFFFFFFFFFFFFFFF00001B7CC6B3541B93BED93E2CFFAE14F4A0BD34",
      INIT_72 => X"0000000000000000077BC6F0528983B4F7FDEFB3FB7FF7FFFFEFDFFFFFFFFFBE",
      INIT_73 => X"60BB62FAE479E27F76D0E2A0DC5F1A18E7F8FFFF80000000C000000000000000",
      INIT_74 => X"F7DD67F3F3FFF3FFFFFBDFFFFFFFFFFFBF3FFEFFFFFFFFFFFFFFFFFF00006EBC",
      INIT_75 => X"63FFFFFF8F0000000000100000000000000000000000001803D7FCA5F7FBD215",
      INIT_76 => X"BF7FFFDFFFFFFFFFFFFFFFFFFFC00FA754FF8E635849D5C3BBA562A816B8CC41",
      INIT_77 => X"000000000000000400EB03E5B6DCC780FFFD84BB73FFF3FFFFDF9FFFFFFFFFFF",
      INIT_78 => X"ABEAC6624DD4BE18F977080783CE101063FFFFFFDF0000000000380000000000",
      INIT_79 => X"FB7DDC9B76FFF9FFFFDF9FFFFFFFFFFFFF7FFFDFFFFFFFFFFFFFFFFFFFC099EB",
      INIT_7A => X"C7FFFFFFDC0000000000000000000000000000000000000800EF7B99C53F4B82",
      INIT_7B => X"FF7FFFDFFFFFFFFFFFFFFFFFFFE760BBCFC9722BFBCF6CF05C6F5760F9D80267",
      INIT_7C => X"000000000000010000DF511DBCC67851FBE106F876FEF9FFFCD33FFFFFFFFFFF",
      INIT_7D => X"B5D938A42341627DE3C4FB88C99858409FFFFFFFFC8000000000000000000000",
      INIT_7E => X"FBEF24E8F5FFFDFFFD9B3FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFF03D",
      INIT_7F => X"1FFF00FFFECC0000000000000000000000000000000001E80053599957F9188D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FF3FFFFFFFFFFFFFFFFFFFFFFFFFBA7769D93A2878B3ED1DED7A481719197C7B",
      INIT_01 => X"0000000000000020002CDD70D293BECEDBEF22ABD1BDBCFFFC9E7FFFFFFFFFFF",
      INIT_02 => X"D999C9201AE49B4A22397C33CDD82D9066FFF1FFFFFE8000E000800000000000",
      INIT_03 => X"CDC30FA3F0B99CFFF49A7FFFFFFFFFDEFF3FFFBFFFFFFFFFFFFFFFFFFFFFF6C6",
      INIT_04 => X"C9001FFCFEFF0E70000000000000000000000000000000000EFE0D865660F8AD",
      INIT_05 => X"DF3FFF7FFFFFFFFFFFFFFFFFFFFFFFDFE28179F6707C4014915040D3AD890D40",
      INIT_06 => X"00000000000000000F6FE78A96666A67D7D7F867B1B37E7FF4DA5FFFFFFFFFFE",
      INIT_07 => X"3D33CDF392ED6BE266BB979161FB05409C00FFFEFFF3FCE00000000000000000",
      INIT_08 => X"71D6AD4BA5915E7FF7DF3FFFFFFFFFFFDF3FFF7FFFFFFFFFFFFFFFFFFFFFFFD0",
      INIT_09 => X"1000FFFFFFFFF0C00000000000000000000000000000000001771E92A4FF56F2",
      INIT_0A => X"DF3FFFFFFFFFFFFFFFFFFFFFFFFFFFDF876C64DD4B4780B0E99FF544DF37062E",
      INIT_0B => X"000000000000000001FB576112FF0187B8F6384AA5A45E3F6B1AFFFFFFFFFFFE",
      INIT_0C => X"6857E5FB68C89EC5D2CEDE57D78E09183100FFDCC0FFFFC00000000000000000",
      INIT_0D => X"FA76A8CB63AC3D7FEFBDBFFFFFFFFFFEDF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"4C00FFFEC077FF00000000000000000000000000000000000081CC710FFF8953",
      INIT_0F => X"CF7FFFFFFFFFFFFFFFFFFFFFFFFFFFCD3DAC25F66176E6FE04D37D14BA3D1BB2",
      INIT_10 => X"00000000000000000080B3DFF7BF644D734B32CB569E797FF3B27FFFFFFFFFFE",
      INIT_11 => X"36F945A6DE308F849AD5D819B4A988405A21FFFE3C13FEF00000000000000000",
      INIT_12 => X"834B99CBD798DA1FF121BFFFFFFFFFFEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5",
      INIT_13 => X"9321FF007F03FFF8000000000000000000000000000000000018A9D92BBF9DED",
      INIT_14 => X"EEFFFFEFFFFFFFFFFFFFFFFFFFFFFFE5F667786661C4ABC9FDD85ED52D702832",
      INIT_15 => X"00000000000000000000E0AEBCE75F10A348120BCF809A5DF325BFFFFFFFFFFC",
      INIT_16 => X"E7779D5396243946AB2E4A313D847580ED20FF00E00FFFF37000000000000000",
      INIT_17 => X"23591292EF9292DFC76EFFDFFFFFFFFEEEBFFBEFFFFFFFFFFFFFFFFFFFFFFFE1",
      INIT_18 => X"FFFFC00600318707F000000000000000000000000000000000C7FFFFFCB76AAE",
      INIT_19 => X"ECBF6FEFFFFFFFFFFFFFFFFFFFFFFF7CFEEF89C4C77CE99D2EAF8E74DD72B20F",
      INIT_1A => X"00000000000000000082BFFF9DEE6013331DCF9CE5E49ECFF7487BDFFFFFFFCC",
      INIT_1B => X"F36C1F3075DDC0775AB7BDFBCA1671E1FFFF0003007187C3F000000000000000",
      INIT_1C => X"7C28C5D0D4B992EA874B79DFFFFFFFE4EDBF6FFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_1D => X"FFFF0001007B033FF000000000000000000000000000000000101FFFFD22BC8F",
      INIT_1E => X"EDBF6FFFFFFFFFFFFFFFFFFFFFFFFFFF31BAB4188FBD787204DE734B4BBBC53F",
      INIT_1F => X"00000000000000000008FFFFFE9048D441ABF8AA344A2AE29F4A39FFFFFFFFE6",
      INIT_20 => X"0D995F621AC84C2049876AAEE169923EFFFFE30000FB000FF8E0000000000000",
      INIT_21 => X"11A68B20AEF584FE5F6AFDE7FFFFFFF6E5BF6FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFF8000000001000000000000000000000000000000000000FFFFD5DFF5AE",
      INIT_23 => X"EDBF4FFFFFFFFFFFFFFFFFFFFFFFFFFFCCDC20B8A442E1209C6CA89ABC19143F",
      INIT_24 => X"00000000000000000001FFFFED6BE294CFE6AFEDB1230FBFD26E7987FFFFFFFE",
      INIT_25 => X"E00E78756D458217CE76884A6FAB74FFFFFFFEC800000800C000000000000000",
      INIT_26 => X"94477F8348CA4A8E32BC559FFFFFFFF8EDBF4FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFEFEC40C000C0000000C0000000000000000000000000000007FFFFCA881F3",
      INIT_28 => X"E1BFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFE02CB6EDDBD437FF7508B99A0E3ECFF",
      INIT_29 => X"000000000000000000000FFFDD46EE6EBC0BF112AA477E1D0FBA573FFFFFFFFA",
      INIT_2A => X"DEFC476F983EE87D6444602B14A668FFFFFCFF9EDE00060008001F9000000000",
      INIT_2B => X"48E98678CBABBC427385F631FFFFFFFCE3BF9FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FDBCFEFFC0000000000000E0000000000000000000000000000001FFFEEF2305",
      INIT_2D => X"E33FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF74B821DD8C46BC6AB98427763A7B6F",
      INIT_2E => X"0000000000000000000001FFFB4FF6D871C67DEF7B42444638212CA3FFFFFFFF",
      INIT_2F => X"FE12C46211F44026FA03AE1C797A1CE7FD79FFFFE0000000000000C006000000",
      INIT_30 => X"79BBDB0E56B905498E7ECE1EFFFFFFFDF7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FDB1FF7FFC18000000000000000000000000000000000000000000DFFE5FD3D2",
      INIT_32 => X"FBFF37FFFFFFFFFFFFFFFFF7FFF7F7FFFF067F59A77ED88A4AC1B7B59B45F9CF",
      INIT_33 => X"0000000000000000000000DFFFF1E41C83450A25AA8CFFD2C55B3D39FFFFFFF6",
      INIT_34 => X"FFE5DFB5B4F429F95F7DA6FAC0A1C18FBD33FF7FFEFC0000000000C000000000",
      INIT_35 => X"45DE2338B79BA35FF4AECBBBFFFFFFF6777F3FFFFFFFFFFFFFFFFFF5BDF1DDFF",
      INIT_36 => X"B967FE7FFFFC0000000000000000000000000000000000000000007F7EC9C028",
      INIT_37 => X"737F3FFFFFFFFFFFFFFFFFF01DB5D85FFF83899317A0485290D16557AA1081C7",
      INIT_38 => X"00000000000000000000003FFF8E96FA79AF09F3E9F2E327659A32BFFFFFFFFE",
      INIT_39 => X"FFBB84F9E3E1974875DC6F43EE50128F312FFEFFFFFC80000000000000000000",
      INIT_3A => X"D82E463E95BCE8A969173F7FFFFFFFF2737FBF7FFFFFFFFFFFFFFFF01C91D85F",
      INIT_3B => X"335B3DFFFFFCE000000000000000000000000000000000000000003FF3863854",
      INIT_3C => X"737FBF7FFFFFFFFFFFFFFFC44C99835E7FB7651C6798F5D56FB1E6DF3ECD383F",
      INIT_3D => X"00000000000000000000000FFFFCDBBFF8CB99EA0B97A6BD4DFDA76BFFFFFFF8",
      INIT_3E => X"33C7EC8AE97E8CA1C6C1AD0D3318CAFB87BE39FFFFFFF0080000000000000000",
      INIT_3F => X"60FC6FFF31BD990D1D658441FFFFFFFCF33FFFFFFFFFFFFFFFFFFF0CFC95B320",
      INIT_40 => X"BF3FF3FEFFFFF80000000000000000000000000000000000000000201DB55D71",
      INIT_41 => X"FFBF7EBFFFFFFFFFFFFFF90F98D2918C61C22E4B7BA6F65D8E6931202956CBF9",
      INIT_42 => X"00000000000000000000000EDA1AE477EB11461CB379B3B4B8DAD91FFFFFFFFD",
      INIT_43 => X"0B41F780320345AB598D7CBA22BAB37305FCC7FFFFFFFE000000000000000000",
      INIT_44 => X"AC8B104A2CDE370E63E451BFFFFFFFFEB39FFC7FFFFFFFFFFFEFFD94EA098C38",
      INIT_45 => X"477D8EFFFFFFFF80000000000000000000000000000000000000000DA381DB95",
      INIT_46 => X"B3DF7C7FFFFFFFFFFFE7A07CA054D369D7825C5AC6EED3CD0C8D666A07412AC6",
      INIT_47 => X"0000000000000000000000266ECC190E5927F9B28D3F1FF9620F38BDFFFFFFFD",
      INIT_48 => X"691EDA7ABC2EC8597FC10D8B3BA0D48E1FED1BFFFFFFFFF86000000000000000",
      INIT_49 => X"19D023AD8E1D4E6B8F8F00FAFFFFFFFDBBDF7CFFFFFFFFFFFFE73D60764CDD1A",
      INIT_4A => X"FF78FFFFFFFFFFF8700080000000000000000000000000000000006789FEB26F",
      INIT_4B => X"7B9F7EFFFFFFFFFFFFEFBE13E749DB8CA9AFFB26F67E0ACDAA06FD49FA59D87A",
      INIT_4C => X"0000000000000000000000181F0EABB6ACEA666F39C70B7B5DAC75B1FFFFE7FE",
      INIT_4D => X"44CCF2F8C5FB0F765306FE1C1D8C51F1E28049FFFFFFFFFF7300800000000000",
      INIT_4E => X"2C116D2ADD91D83C86DEBE0BFFFFE7FEFBBE7BFFFFFFFFFBFFEEFD721B19BF1B",
      INIT_4F => X"70AEFFFFE0FFFFFFFF00800000000000000000000000000000000065A12F932D",
      INIT_50 => X"3BBE7DFFFFFFFD9FFFE62D0D095DEC16CC01719A5D4E5C164B77BB6483009D36",
      INIT_51 => X"0000000000000000000000489428B979D8180E7FA7639D7D8C48FFFFF3FFF9FD",
      INIT_52 => X"2F1922B6358E9B02F815A810B94038E8D23FFEFFE0FCFFFFFEFF800000000000",
      INIT_53 => X"8938EC2FFD2B58C6201ED9E7F3FFEABD99BE7BFFFFFFFCC7FFF1C43FDCEC5AEC",
      INIT_54 => X"95FC3C1FE31CFFFFFFFF7F808000000000000000000000000000000616F10DBC",
      INIT_55 => X"9FBEF3FFFFFFEA67ED73AE39B9F15E0BF8D3922B22EAB553A11D4DC175D5EB7C",
      INIT_56 => X"0000000000000000000000007B5B5970CFF107D51952B663E30BADD7F077DDBC",
      INIT_57 => X"42E0BBE425DB20A084FE4D08961A2CD55BF836FFFFCFFFFFFEFFF0C080000000",
      INIT_58 => X"844D938A0DFE45B7C3B1D3CFF3FFB9FF9BB6F3FFFFFFF0E76C28D1FAB58C729B",
      INIT_59 => X"163167FFFFEFFFFFFEFFE0F00000000000000000000000000000002788DC7FDC",
      INIT_5A => X"19B6FBFFFFFFF4B3C9FA53E19C4A4B7349692D58EA9744354BA0554A2A089101",
      INIT_5B => X"00000000000000000000064061C8FFDF5F0CE812B09E6D1B753731DFF3DB3D77",
      INIT_5C => X"65C8F6D0EF729D765DE31C0927AB880FA583F3F380FFFFFCFFFFE3F800000000",
      INIT_5D => X"ABB8AE13AC698BE0165E0693FF993CE2593EF7FFFFFFC793697EA7ED95791697",
      INIT_5E => X"010F1FF1F8FFFFFFFFFFFFF820000000000000000000000000000420B5A01FBF",
      INIT_5F => X"F9BEE3FFFFFFA7D34040373EC4E1ECDDB817476AA961747594D4FB804C4403F3",
      INIT_60 => X"0000000000000000000000185537BFBCD68D049C58FB76496E6C4933DFD87822",
      INIT_61 => X"F1741CEB1748E6359EA079FCBB05445BE5F987FFFC3FFFFFC0FFFFF820000000",
      INIT_62 => X"EE06EBCB2DEB502D6BC8C147CFED51BAFBFEF7FFFFFF8B15007468AB8F9949F8",
      INIT_63 => X"7FC401FFFC1FE000F0FFFFFFC000000000000000000000000000004D3F5B2874",
      INIT_64 => X"6B7CF7FFFFFF9C711868EEFADE52CA4964FF0DC2CE4F33D387DE5E49870498C0",
      INIT_65 => X"0000000000000000000000604159DDE0E77B6767D3F18C7903B377DCDEE5D19B",
      INIT_66 => X"893D7C698CEA0E8713D16821E0C253871C2000FFFCDFF00078FF00FFC0000000",
      INIT_67 => X"E66D7F685D7C5B2B1E09459EFC4679FC2B7CE7FFFFFF15B0637EC402D8C4BDC6",
      INIT_68 => X"0E1007FFFFC7CF00FBFC00FF0000001E3000000000000000000001DBB8BC3D79",
      INIT_69 => X"7B3CE7FFFB7BAA2D2235EA127F2F9A949AD6FF706EE0C6C6733DA99DB7327319",
      INIT_6A => X"780000000000000000000008EEBA5F79E838F184168D0B521F2632CEFE8B9EFD",
      INIT_6B => X"50F1942922D5FBCAFF1FE89FA54E28116F3807FFFFF7E7C0FFFC00000040001E",
      INIT_6C => X"FC1B327FBBE6B6DF9C84F9067F7CA2FEE97DFFFFEBB18ACB3E743636DE166A0F",
      INIT_6D => X"FFFC07FFFFFFF7F800FC0F000000001FF80000000000000000000065D1DBBF01",
      INIT_6E => X"B2BDF5FFE93D47174331F1E0E0DF82F7C296E9F647C71BE7AE7692B9BBF82B83",
      INIT_6F => X"F800000000000000000000C10C29DB00FFAD0CFFBC82AA5B2B692AD24D1CFE8D",
      INIT_70 => X"394E33D2081941FB27C6D2C514D8F6F3FBF8879EFFFFCFFE087C7F00800000FF",
      INIT_71 => X"2E6AB768E0CBCAA7E9B7B1030AB6E44D60BDE7FF2CBD7AF361F6463F59A62296",
      INIT_72 => X"01FCC79BDFFFE3FE1C00FC0080000FFFFC00000000000000000000540831CF00",
      INIT_73 => X"F4D9E7FF0C8E1609E6778DDBC87C5358A67EA34231FA86EE723F6B19FDD60F7D",
      INIT_74 => X"FC000000000000000000005158FF8E6075D5C9B630A2B375992DD5854E006064",
      INIT_75 => X"1083998963094154F9BE676302A6CBDFFFFFE79BE7FF1F00FC00FC0000000C3F",
      INIT_76 => X"035800782C25C9989F319AA12D5EA2646ED9A7FF2AE61F10CC74F5B92145CE75",
      INIT_77 => X"FFFFE71079FFDE00FFE000000000F6CFFE000000000000000000004E419FDC70",
      INIT_78 => X"EF3BE7FF2216D4AC1EF6935B150B39B6A0A88A77C2DC2D9FFEFAC219D8470287",
      INIT_79 => X"FE000000000000000000006DC83FFCC0265938FCA4750DE5D42960A9C49530EA",
      INIT_7A => X"3B0961C3096D1616E2F7ECD3BE82A0860FFFE7263FFFFC1FFFF03800004FFEAF",
      INIT_7B => X"4F193BC51860549A328F2F58E6F538ABF7BB67F70220454841DE965A1D47241B",
      INIT_7C => X"D6FFE763C001FF00F3FF1F380379F9CFFC000000000000000000004A6D96E750",
      INIT_7D => X"4FFBFFFF0F4C64041B5F7906D6B68211A9942FC4408027C87EEEEEC82C2B820F",
      INIT_7E => X"FC0000000000000000000002D7BBCF5E7077F80FF8EB17741A292A5FC8B56218",
      INIT_7F => X"03B67F8499C2672C293CDD1FB101FBCFDFFFCEF9C0387FFFF3FF30881DC83C1F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"240B156564B95BCB99EAA937E12B6F6E757AEFFF9F52941C165890D11D16CA52",
      INIT_01 => X"9EFF8CF9C01EFFFFBCFF183267001FFFFC0000000000000000000015FBF5DF76",
      INIT_02 => X"BE78EFEFB31115BF70B1CA3064EDC1ECB101B0981544677C1326FB77385641C7",
      INIT_03 => X"FC000000000000000000002A3838D3050EF7161DBCEF5D8484A0FE08475B672C",
      INIT_04 => X"3100650B8C94E0689EE3BF1917B6364FBFFF99F1F00EFFFFDC000F70DD003FFF",
      INIT_05 => X"0493B13E9CDDAB91388A1128508F510BC6F9EFFB274B9DF16DA2B9D884086036",
      INIT_06 => X"BBFF33E6FF073FFFFEC0079FFC003FFFFE00000000000000000000011A229313",
      INIT_07 => X"016FCFC099440897C483D788D6BFCA9C6F27D77401FD7D3D388B7CD34800820D",
      INIT_08 => X"FC000000000000000000000FFDFA1FA310ADB4C1DB8F102FBB464F4A981A8985",
      INIT_09 => X"16BD7542B909681B013BB09C7F169C19BFFF8386FF030FFFFE0083BDB088F77F",
      INIT_0A => X"85C07BE0BA5F912A3DF6645F176A7FC227F3CFDCEC5EE7BA69C9ACC31A9A78EF",
      INIT_0B => X"7FFF0407FF0007E0FE0000F68120FFFFFC0000000000000000000F5AD5FE0800",
      INIT_0C => X"CBE3CFFAA83E39277725B2F03EB275D3A1B0F428E557C243A23FCEB33505164D",
      INIT_0D => X"FC0000000000000000000F2FE17C0814E155A46C3454A2A535D8137D1CFFA452",
      INIT_0E => X"0B0FB85954996B19F63F1ABC632AFB787FFCB40BFF3F63F8FE1C00A600800FFF",
      INIT_0F => X"F932E7CD12C0CD3C2C3A7B345679A60A99E7EFFC00FF19691D5052DB601490DC",
      INIT_10 => X"DFFD7C3FFFFB008E1FE080DE0000FF7F87C000000000000000001461C57B4E17",
      INIT_11 => X"C5FFEFAA203F461BC76CA90A757BC383A20D1AE69EE2F4BC617FFFAC2B8F8D24",
      INIT_12 => X"B7E00000000000000000842F14BD2007FFBC06F94D9D4BFB36171BE9EBE38E77",
      INIT_13 => X"B5CDA4DA724249B90FF27BFC2426E24C5FFC71E7FFFF00001FFFC0D40000BFE0",
      INIT_14 => X"FFE0D3108F71EBD1F945ABF6C8E301F735F7EF88043DB35CF418E8C577BA0BA9",
      INIT_15 => X"58F901FFFFFFFC80E7FFF0940000BF804C080000000000000000C03111DFB200",
      INIT_16 => X"2DC7EEDA9D8D9E043D60BD9EE004E42F0C7C3CF9967890C910EC279D1310F878",
      INIT_17 => X"3810000000000000000062E6F33EE6211FF06F635BC2088C54F2A702D9ED8B00",
      INIT_18 => X"200CE44E62E7E77584DE9DB6F2461218FABA2CDFFFFFFC807CE0F1860200FF01",
      INIT_19 => X"C1FFEDC05BA3F9ED2FA9E1D04FB4E989FCC7FF849B1F3D2795C357B726CC4BA0",
      INIT_1A => X"DB6F6847FFFFF8000FE0F1E20000FFE13808000000000000000037F579122410",
      INIT_1B => X"04DFFFC453FF397D72346D4C39402ED1D9130B6613AF015FA1BF73C38D7A198F",
      INIT_1C => X"681000000000000000001438D47B0280FC3CF42A9379FD5D9D55502CCA99F4E0",
      INIT_1D => X"48367D5725D76D8DDE0F71A68667446B0103A10FFFFFFF0003E0F3E41001FF63",
      INIT_1E => X"3FC1FC23AFF45FC1BFD753275061B103A0FBFF84165FA50485369C982D55F962",
      INIT_1F => X"00BFB54FFFFFFFF8000060BCF001DF28F8100000000000000000482A820FC428",
      INIT_20 => X"E4F3EC78C61FD6CF3506FE463C180757C0A3F61C527F1D4AF5ADA1B9CA63916F",
      INIT_21 => X"F8800000000000000000020CCECE869C07F09BD2D7D37B4398C1B39F6D6DA15F",
      INIT_22 => X"838A10AC757194F7076D8EE3141B1378A337C8F7F3FFFF000000F1A8E0009DAC",
      INIT_23 => X"007FF261C85F283D0AFEC10702FA466350F3EDB3C2FFEAED36D268343BE3EC15",
      INIT_24 => X"D78BF926FBDFFBFF780001990000A83EF00000000000000000000C238FFC0E57",
      INIT_25 => X"18F7EF0291FFFD90C49B0688451B850E2ACA5FC8C3A7D73DFEAC8170457FDE81",
      INIT_26 => X"F81800000000000000000F06E6CCFFCCC0AF602564BCBBBE01B35772D306B722",
      INIT_27 => X"27F6D5AFCBC533FDFFF599A4432FEB665114D32440FFFBFFFC0001F80000A0BE",
      INIT_28 => X"26007E7632C5E211E95CE7FC7B498B8218B7EB22CA0FFCC44685C334021F1D85",
      INIT_29 => X"1CE10384207FFFFFFF0001EC000080B0AC180000000000000000048324F5DAD3",
      INIT_2A => X"3517EE2501BFC7CC51C45E1877B626B53576F8A349D6F3FBFFDB9DA343EB3D62",
      INIT_2B => X"2C180000000000000000020072EE72E0185B4B9D970EDFCBE9FFFE4DAFF789CA",
      INIT_2C => X"16635A71675BF811FFDD573E20860DC98F75FA88A07E7FFFFF38073C000081A0",
      INIT_2D => X"78EA8351567CBD2012800341FA5F9D72F737E5D1A83FCA6B85DBED7C921525A1",
      INIT_2E => X"99AAC804B6BE7FFFFFFC077F000001A23C180000000000000000020059CA3E78",
      INIT_2F => X"61BF02C0076FFF692790CD253EB74BDAA51377CFC9DE486899F0DD75E9667367",
      INIT_30 => X"38180000000000000000000069DD0677ECDF57084C958511B5856BFDC2BFDFAF",
      INIT_31 => X"8AA341D379D5794A81D2713D1BC691810F951E4A8B0C7FFFFFFF075F00000062",
      INIT_32 => X"38B70054F6C402DF04490716ACFFDFD63FFFF077268FFD7A040BCB32AC32CEAC",
      INIT_33 => X"85C28E921A7377FFFFFF7FD5000000603810000000000000000000000C7F147F",
      INIT_34 => X"B3BFFA0EAF43FC4F4AC566859A311FA3BDACAB1B3C41F6E618E03EBFBC135E8F",
      INIT_35 => X"FC100000000000000000000077014F890BB51BB0873413C737FB89E3ADFFDFAB",
      INIT_36 => X"EDEA859FCA4F33EE31B0F24B2C80902F249E5B283F8BEBFFFFFF7F0591008160",
      INIT_37 => X"08C12149ACDBA59D867626158FC79D773FF780426BD3F4EE1BFB796EBC10BCEB",
      INIT_38 => X"80F60FEFD05D347FFFFFBF6108000168700000000000000000000000048F7EC8",
      INIT_39 => X"747617F6627A3DEBB96B6F7EDF0C5310F6A57D9969B36DD87C8D107B68088ED2",
      INIT_3A => X"38200000000000000000000039ED1C84612DCB51C9531150858B2AC266DFFEDE",
      INIT_3B => X"DF2746ED20E535A12EB667DDF926E98AF8E0DACB77E2E67FFFFFBF6384000160",
      INIT_3C => X"44763BDA7A63E2B521D8D6C106D7DF3EF3F237D648A1FC008FE8F12D642053C2",
      INIT_3D => X"AB30CD54CB87DB7FFFFFFFD3C6000160B020000000000000000000000540E441",
      INIT_3E => X"37F251C218BFFDEBD29A46F8D88049360907F0DDC39D889456C1550AA6839358",
      INIT_3F => X"D0000000000000000000000C02BBE381EDA9EC693AD79DC30E9CD4BF7AD75D4F",
      INIT_40 => X"BB74E4A01A059408126816FF4470E7948A0B1DAB2BD31B3FFFFFFFFBE2000160",
      INIT_41 => X"BF5E91537A4BD41E3CE0BE147FC25A8F31FF43C444F37CF969AD917460613C24",
      INIT_42 => X"C37C0C8F6C0DCFBFFFFFFF79B00001E8183000000000000000000000F7B58001",
      INIT_43 => X"32EF2FC400D57FABB9FB59424A3B4CC35F39F9BF559D97FA38F1469FE7FC38FD",
      INIT_44 => X"10300000000000000000004050FD1184E33EA5D673E4C85E3C5E4067289039FF",
      INIT_45 => X"3D6BB4A13AA32E759631A3D353EA7A04516CC00B0638BEBFFFFFFF5DB10099A0",
      INIT_46 => X"2F36C501CF2683E3470653E72BB233FF2CEC3FC6783ABD15348DD439FA58DB8F",
      INIT_47 => X"9E403BE803F4F3BFFFFFFFDDD8001020303000040000000000000082CFFF3080",
      INIT_48 => X"30FC7F8CA66B4F5EFD556B94BA1E33C0FDC197E2C735765A989679FC1D546032",
      INIT_49 => X"32340007000000000000002EAE74D0016164044909927043AC4B4C179EB347F3",
      INIT_4A => X"86F25687C3B1DFDEBE0BE5AA5F55F68B4BAC0B626BDD568FFFFFFFFDC8000020",
      INIT_4B => X"F2E524D85F8F148B25DD07B377DDEFF31CC9C3C2A421201EBEB6D0331BC39DCE",
      INIT_4C => X"58F7244BED131043FFFFBB55FA154D613F3E00A7C000000000001441ECC2A061",
      INIT_4D => X"27C4E719D6709AEFD7A6C5B08115DD6D837E9087FAEBF7D2C75A295FDF46E67C",
      INIT_4E => X"3C2E9038C000000000000219EFCB10C8332598E1C018663777000E22ADDD5FFB",
      INIT_4F => X"630EFF3471A817F647D94874CC17984F5EDDDB6C8A8CFD47FFFFBA57FE5184E3",
      INIT_50 => X"B3B32F508CB2F7B393610CCC799C9FFA71A0661D7565B637AE20F144975791A3",
      INIT_51 => X"6E87329D9A8E3241FFFFFED7FF307C603828999B0000000000002CA9FC9210F4",
      INIT_52 => X"FC947A8C35667DC1D6B881E1989594A3735BBEB71EA6D367825377F1AD7214F9",
      INIT_53 => X"38285F2F400000000000003BFB9101BC485812D5AF4907BE0D88317CBE3C6FFB",
      INIT_54 => X"1FB5EDAE2983C14E703617B6CC5107BB6C21AE9AE2A471596E7FFF77FF3269E0",
      INIT_55 => X"0FED56D197903208D9BACA3CCD2717FB6A10B0EA802E090582ED4B853E30948B",
      INIT_56 => X"EC564B2F7A9C8392023FFF37DE4628C1200AD670A000000000000087F98A0778",
      INIT_57 => X"9D75FBB4A0F33B12CA7F35AE5B8CBDE2F0680C1ED4495A0E095434CC52B1ABD5",
      INIT_58 => X"3C7D1C4AE00000000000012E3F4012D8F83E22FD6304B0866B0387F934EDDFF9",
      INIT_59 => X"E9699E4F5B83331E2D43C0D671C274275DF0080F2627B23A020FFF9424878670",
      INIT_5A => X"FFB1EF2502CDA680A412C8672B678BF980E9549D9DF24C4108FBA19285396877",
      INIT_5B => X"F1A5A95DE7412D6BEA07FE952CC12B6B31C55F7FE000F00000003B46601066D0",
      INIT_5C => X"19F0C3B9805D4AF3B4F72F8E57235507AC29FA2D47F08D76B9B6536778273561",
      INIT_5D => X"1606D5B1D003D8000000171B380C36404F94FB6484F024476D932DF25D470BF0",
      INIT_5E => X"4C3FA1D34906978E9A730CA2E3029B9902ABE93923F5CB59A1E7FEE9422CC61C",
      INIT_5F => X"CF7DE4E80734B84C5FD6F89F6534DFF4D6A79CEBC373525049BEFF93D6F723A9",
      INIT_60 => X"CBF0CF593A2789E9E263F701213EE70B52E3E0760164C4000000129FF6581F38",
      INIT_61 => X"A1BCD42C860A7AAE9AFA3F80E7035BC5C1645C9DBAE635A6389C297EEE00A9BA",
      INIT_62 => X"404F1E50A9C3260000001DCFF91437B03EFE62FC9A0294463A8765D45B197FF6",
      INIT_63 => X"F9608BAD8037FBE507F67889C967D90E3F730587CDE00FF912EBF6240814BC07",
      INIT_64 => X"FCFE6396DE922B0B8AEBF17055B238D2A3A9C0C431C9EE96F3AF377BBD837E47",
      INIT_65 => X"2F7B839ED826F044E841226CEB49C9EF156B133D41263900000002067E16B241",
      INIT_66 => X"8525DE50779D601DDC3D7F1696E054960E75ED396421E3F36D8A1626CC60B75A",
      INIT_67 => X"B1F3CB59987102E0000002E5603CDFC1FFFFABC2A6F6804C34BCDA1725B3849F",
      INIT_68 => X"9EF831B0E450D7D2693827E6874B7D361DB1D3794EC2ABA02D15D3CC7023E80C",
      INIT_69 => X"E3FF9DC26EFF2B5A20A8D6DFB3933F11B9054C9234EEBC6FCBBDF44A07165A74",
      INIT_6A => X"937C71FB91B069C7CBB589C16986B61A7C6220091592A070000001D8BAA8C200",
      INIT_6B => X"CFD969F024078DC0C6B97BE908D156ECCB2014C91017EFA647024BD72FC9D082",
      INIT_6C => X"1474BA0F434041B0000008AA4BC84C80DBFF92E156F218A75218A139F127D7FB",
      INIT_6D => X"BD3C154F534EEF1E442387D91C5BA6EF6536DE0E4502DFBF7A9E5E45BC0DA469",
      INIT_6E => X"24FF9EF2C4ABC6BE5606CFC8247773E6158F5CEC1A4957AF80BB0B3C08FD91DC",
      INIT_6F => X"E7C174C0FA45FE821FB4C97621E2C3CF653955E1D2F592D0000007273F47B4C0",
      INIT_70 => X"0F1B6E2AFCD29C9384B04ED8B9500E01EC7911B207ACABBF6924409AAECD5A00",
      INIT_71 => X"5816708A90010F9000001CC3073F76A0BFFF8DFBA35A5175993D0C71A188DBA8",
      INIT_72 => X"2C9EB384F5797BBEB3A02E3BCE0FBD4CD713D95A7DDA7B5F67F0043CA55E9657",
      INIT_73 => X"FF5FF0FD037D40FF322323696AF08DC9FC02A3A669BB63E10FEBAEF07EC3C829",
      INIT_74 => X"AD87C3722092CB57958F4747C329ABBD51068833721898480000BCD763E80010",
      INIT_75 => X"7FF22000F12A43996F856099DE017AA6059DF0B0C1CF3BB72F7CF3CAFE807386",
      INIT_76 => X"4A2731877686118F000017571998A4007F7FCFE401FE19A76A2DC55C74DE259F",
      INIT_77 => X"A891FB80717779AFDEF54E1FF4BCD91F2BC57B3F140539A37FFE0743ECCDD4CC",
      INIT_78 => X"FFFD472441FDC95F84C7344E58464397E3CCA23339C5B6AF60F00CD01FF2CEA1",
      INIT_79 => X"CA3168BB898239D9C41771651BB290E64EA01F9A9987A26D00001B3F1CF96860",
      INIT_7A => X"932735BCAF8C7DF489A1866424D58C8A2AD084809F3BB3BF5CCC1E7F7E078A05",
      INIT_7B => X"6F4E42CEAC68170980001977F6E4C040DF6492C30C7DE9F704E194290EC9D59D",
      INIT_7C => X"2F81C7E69D1E7DFFBFE41BFE1D3330E0D15318BDDC5EE62219EBB47A0CA1F7B8",
      INIT_7D => X"2FF47E0C547DECC5294A9FE942B6C942A6433FF28BFE2E503AE4B83CE3EB8653",
      INIT_7E => X"E8B0CDD357169F3BBA2850649BF551E14A16EFAE3BDB58677FFFB1CFE3F5B800",
      INIT_7F => X"6F7A3FA68100E009F504867496E786B3A5D3ED79741A39FFEBF4CFFB89A9BAF4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FF1837F58E58572A600049836360A00017F03427F77CBD7D64EB0C72BA7C2A2C",
      INIT_01 => X"8AD46D894B0E3FCFDCE16BF9F9C31C94E466FF6654D49840184F707D6BE1DF4D",
      INIT_02 => X"01CBEA4595FE8110CE2F08E3A20FD2A034967042C723FBC5600493CE3F6C8616",
      INIT_03 => X"6A406DFA418475840C7AEAFDFEE353625AB28FBB35B4D20CE0000DFF74FA0800",
      INIT_04 => X"153023B41FD71CF14487739BA71288EBA9CEDE6E37E8F5ABEBDD4F48A9729DB3",
      INIT_05 => X"D3B60A0581ED9CA38000312B26D80000C3C3F7A3E5FE8A4D36102B7386FCCEAC",
      INIT_06 => X"CBE1B2E0AD02396E71CC2F8223DFDD8A62B0DC4A8DABECE6EC71F02ECFBB0A60",
      INIT_07 => X"8103F13B20FF20A60D64B7060E4725FA0638AF343FBBAC71060EA5C5B8F502C7",
      INIT_08 => X"EAC698B0FA362DA2958A887BE0124B88F20188F5489B4FCE000039CDD0580000",
      INIT_09 => X"04321378FFDC133FFF0A0CFA34140043AD5493158401383BCACB11400023FC82",
      INIT_0A => X"797D845E2C23A1F000001AB47ED8098280DA3A6424754578E511FCC0F2007C00",
      INIT_0B => X"61AE309947C00C0EC3E2200854338D085C3C28DDF5183728986317A146DAA49E",
      INIT_0C => X"902ADD05C46633EDA2A4E7BF31030FE007B486F07F701F8073F51E07960280D2",
      INIT_0D => X"D95C27885129A680A71A5AFDC74F7D0C646000F0522A70CE00009A7D9DC54AEB",
      INIT_0E => X"E63F51E07EE1FEC3D801020CE0E30C7CC167B20F011C5E0E457D0091C807A46D",
      INIT_0F => X"60340B1C2A40678E00000A57C7CDA08B788769B0C56BE3B8F0A07EBECE07E100",
      INIT_10 => X"EAB681E9231C9C3AB555A710280BB73A41A15E230BB3C018CD36DB6AFAD5F7B3",
      INIT_11 => X"C6400B56D719A394F05FE080471E0001FF7DC7C03FFF9D800D64411380001CD9",
      INIT_12 => X"77ED262A7CE645F77C86B95C4726FC8560C7CEBE5892EC6800003AF78D3801D2",
      INIT_13 => X"FD4C5E8030383A8003B052E0F91F89F2D6458BDC14DC971B2BEE4E022236FBE8",
      INIT_14 => X"602C4C19B31887CC0000CC210D2C013BB3F8B1D694F9B73263E942C0B24520E3",
      INIT_15 => X"430BF31B91A4750FA380248222641D712360D78A9426C0D45A6B077E75B11853",
      INIT_16 => X"CE7665F0E57293E81C440F205900CEE7F9C1DCC0E3F8F6C1C0820F085F1E00D4",
      INIT_17 => X"675AE4C5BA23FCF9DCCF668E1F68FD68534030A040CC9F5200000FC4DADC016A",
      INIT_18 => X"FB84B8E01804428324086401F76ED58A148260139FE4165F42982980A50A71CF",
      INIT_19 => X"9BE0A4A15510946300003DDF018384B7E35BFE576D644AF7E1417F2032118FC7",
      INIT_1A => X"249460626177CA1BBDDFE344BD409BDE136E9BFC5B693C4249C948ED80829710",
      INIT_1B => X"F0782FF803FFED6FF89ABBF11A563FDFFBC179C7C007E386471919DF0BDC9F63",
      INIT_1C => X"76D9F069BFA2393E2F8FE279F68D144374F7487470908F7D00101BE55F8100E6",
      INIT_1D => X"CDE3EFC000050F7900300804F2FC7FB40FC45CB0EDB729019431F0304A0E1FA0",
      INIT_1E => X"CFFFA540F967E475000BE40C569C00FDAE01EF7DC8E0B6FBF47FFFFCCD0EFFF7",
      INIT_1F => X"3B114320B4F7D8014029F1A0AA1FC8AB337C204E55713C2E8916A557548E5A15",
      INIT_20 => X"B6011C904674FEBF907F3FFFC00CF9FFEDE613000002FC3138008070198FFF35",
      INIT_21 => X"5428E2297A4B42EF59F61DF48D64D91D47165D4C922A059F00493C55D8D20074",
      INIT_22 => X"E78F44001003BC38F18C9F00C07FFB8BA7BE0388B4DB38004C0650380114E8C5",
      INIT_23 => X"E9D6E0008CE28812000A1E9735532009FFFF2091DFD8B483C7FF3FFF08C9F9CB",
      INIT_24 => X"A2FF5D89435F4800E80CE02809D0C5973AAA24F736D978B0ED90D48A13D19E11",
      INIT_25 => X"FFFF7B015DC09E1D1FFFFFFF381CF8DFE7C5280000666C7220043FE26D57FB39",
      INIT_26 => X"3164F2E9F488D299A2CC927C5E0DDE4D805162C4FB814457800DA67CFDFB6097",
      INIT_27 => X"FD050800001E08E000037EF667369F951BD1BFECC3234A00460807F2C26A2E26",
      INIT_28 => X"8424D3BC7298CD4D0027A33A7724000976EFCCA1CEE1EF6C04FFFFFFF007FE7F",
      INIT_29 => X"46F53FF3E5ED2000D002D169824523A7ED59581C80DDA8D08A948DBD5F2C1F5D",
      INIT_2A => X"C0000329F62057901DFFFFFFFC67FF1F7D9ADC0001FF9360C00337CF8732BE54",
      INIT_2B => X"C8FAE016134F466E371A6728A570C5179406C57667C606BB004DC4A38041804D",
      INIT_2C => X"39BC8D801FFF38618002E37C5DA0DC04CC08157737E38001B1D3309F9A0701F8",
      INIT_2D => X"9C744B1281B5B41FFFF75CA1B1E6810E286DFCC7E0B52EC71FFFFFFFF87F9F07",
      INIT_2E => X"FE2A088407198001733600B1179FF37EF7EC756D64286173518F2D7C5D10C6A2",
      INIT_2F => X"B04038BFB6FDDE3FFFFFFFFFFBFFDF33D8BC06FEFFCF10020000834CC4B87E48",
      INIT_30 => X"FE7F1913E6C9C429C76C67035C1D6D4C917E6604C5A91E538096EC0098F6810F",
      INIT_31 => X"751C0783FF1F8088000037FFC4FFC4F00CFDF787DDF678105630000472B85FBF",
      INIT_32 => X"35807E1320CC9347A54E42D7F5030204805156E939A57C7FDEFFFFFFE1FFFDFC",
      INIT_33 => X"02E5F03DFDE74C00C5B0FF5C02F837FFFE19003020104F59C73092473663CEA2",
      INIT_34 => X"ACE6D13B791C3AFFFFFFF7FFFC30F0387C98000697FC001000001F830B37E8F8",
      INIT_35 => X"9FC13EF8F84E3B4009F403F841D00662E6E1C8460C8DB777FBF09413FE0000A3",
      INIT_36 => X"3CF800FC03FE1C6F00800F0030C755F803047105F7B76FE0E6B2F81F7A24BF6B",
      INIT_37 => X"A6900772A31993A7D588E1EC7E114807C41832994418F87FFFFFFFFFFC807C00",
      INIT_38 => X"0004000003B77FFC22A63A1E0569B16C07B4C7E1CEA7B4BF49A1075CA62C05E7",
      INIT_39 => X"9EF0E350E5D7017FE1FFFFFFFC009CE00CCFFFFFC407029FDC00060181293DD8",
      INIT_3A => X"0338719501E9D4430723C81FEDF2160FCB7496706D3D7DFFFE82B3B04D715C04",
      INIT_3B => X"00403FFC00000F80084004C3998AFE9060010F6007FF7FFE3DC5199CB14D8925",
      INIT_3C => X"FEF837D7E3D3CC1F2356CB888868580101D14A4FFDE3303F88FFFFFFFE002050",
      INIT_3D => X"63700F1F00EFE7FEFFFC37CBF940D63046878365995933B5DB6FCDF11DE33281",
      INIT_3E => X"04028307BEFF13BD8CFFFEFFFE00079F05783FFE100007A4001004FFF5108F11",
      INIT_3F => X"B7C0001D96EACB8460ED9EEE81EF5DF3F6C63B9E9E9FF6D2F1EA2201D40E0140",
      INIT_40 => X"F45817FFFE0000FFD8007B03E0105EF343F0041E600047FEFF7E0A3DB8C671F9",
      INIT_41 => X"DB5F24A23DF81AE7C210BF8DC4848084761D1093D05251BF95FFFC7FFE001FE7",
      INIT_42 => X"8DF000C0111C437E7FECC42B53091B9419FC180C60A56F4BA57781A2D22F2D13",
      INIT_43 => X"440348B7ECBE91A193FFF87FE6001FF8F416C794005FFCE65AF8790787AEEFFB",
      INIT_44 => X"75F5C10139630F7F12C5200C46290C3D72B50B0133F128B55261A0D81C0E8001",
      INIT_45 => X"1C0E828510008261C03FFFF00117FFC61F00A043C07042F20DDD137E79A28734",
      INIT_46 => X"882372E321D33D9F47C8DBBF481780034803CE771C92B382A6C038FFEE227FFC",
      INIT_47 => X"5F1821C00340C0201059BB5943DFAB04BB798781B0F0F6037F0C5A219AE20CF4",
      INIT_48 => X"4A03C67E74B05784386000EE000118F8180EA08CF000127FDD2FE7FFE017EFCE",
      INIT_49 => X"DC6407C1AA7FEBCF7E4E8966C0A77E48CE3AAC076DE77DC3961087FE3AC30000",
      INIT_4A => X"380EED85F9001B7FCBEFFF93F80FFED900183171C79A00301001387922EBDB96",
      INIT_4B => X"CCC94F137DFB0F3E8635B29B68AB0006C401F15E623DD7867FFF03F800FFE0C0",
      INIT_4C => X"606070179B950730100061713777C7C0C7820383557FFF9F1FD84E1047140369",
      INIT_4D => X"C003FAF17A77CB86FC013FFE00E20F0038020E8DD403A3F013DF3F3FFCFFFEAB",
      INIT_4E => X"39081F065B3F01AF19F75D960AF9F4515FAA9DB07FFD77D7BBBBB606A1340000",
      INIT_4F => X"FF0266F89C03B2678F567301FFEF8F2FE0007009F994C3E82101B01FA7A0A1EE",
      INIT_50 => X"6B0EB731FBFA9ADA9F6299F88C4A00100042BCFA7B75239E800000FFFFE68F08",
      INIT_51 => X"C01E700E407423FC040202009A143B0905803E0CAE70033C5D0FE5830D12A7F1",
      INIT_52 => X"004018DBB87DA3FE000003FFFFFDA05A99FFE1FABC07436212D8380FFCFF9F07",
      INIT_53 => X"469C1018F000032655A00C7CA662BF45666BE0BC7FF0A1B9EE4DD72021630430",
      INIT_54 => X"F60F09C81C1B4A42EFDBCE3830F40FEF801E7C07207213F86404017C6A4B2B30",
      INIT_55 => X"45C2FE407FE83854804E8998BC030C800040FFC8BE77AB5F000000701FFD01CE",
      INIT_56 => X"0008740190770BF9D1FBE81E4552FFC01C4C781818030360B5C9C07D305AB709",
      INIT_57 => X"8B83E427BFF48B7C3C3000001705839CA1FFF87A5E0F82FD1B372730FF460F6C",
      INIT_58 => X"C5F180646000C311C54885A9C2A81C096A56A30E1FFFFC6BFC7250E100233E00",
      INIT_59 => X"F9BC1F3B06FF42BC3F89DBF8EC4CF21F0000F009E95619FA6E3FF89F134E5E76",
      INIT_5A => X"0C1102E43FFFFB4E0CFDD960902208001B01C5563FF4FA4E1E3E000003EC85CC",
      INIT_5B => X"3E00600020570F05D07F78C303AF379CF38300C28008401B46935EA3E0685039",
      INIT_5C => X"1B004C7E3EFFF88C00C3F2810385A7E1F0CE3F88817E5C07C559B3FCF8D0381C",
      INIT_5D => X"E1B2080180184184422D97BD973C7D71028CAC8C3FFFF93EA4577071EC004000",
      INIT_5E => X"78C2E1019FF1FFFC06907732F8C024300FCFF80038978E040C0000002A2D831B",
      INIT_5F => X"738E68BC3FFFFC9C270FBEE6EC060000F882ED76BFFFF8840003DE9FFFF3F795",
      INIT_60 => X"C27FF8007F8606D10FFFFFBDFEDFE8032F43F0048038C1F0827A29D0C03BF1C9",
      INIT_61 => X"A5150FFEBFFFF994000011DFFFF3DCF1980F83F81C10611FF2FFC4E6127C380C",
      INIT_62 => X"029F031A0000C0C12C0510D7B8E97B49320A1C90FFFFE3C5F6381A058C570000",
      INIT_63 => X"5007F3FDF1FF9DFEF4CE8071C03EFCC6F737FDE0001002F9C03E03FFF1FF6E03",
      INIT_64 => X"2155537877FFFA082448698470020000AD1D6C103FF0FCDFFFE10080FFFBDE99",
      INIT_65 => X"FEE64818131FF279C00C000F09F40FFCFE000F93FF80C03C9A59553CCD42880D",
      INIT_66 => X"CBBE1FA1BFBBD8377CFFFFFFFFFFCDC7381DFD7FCFDCE4076A0100000119C30D",
      INIT_67 => X"20FFFF87FD8F7A1F7FC9133C9BAB08798CFABE783FFDC00F09593A0238060000",
      INIT_68 => X"C07DFDF83FFE733E96C400F700FEF504BFFFFFE798FEFE400088000BC0001980",
      INIT_69 => X"8088AC833FFFE93FEFDD0805470206002EA9EC76FBAC5F30008003FFFFFFC76C",
      INIT_6A => X"BC8F7F7F6310E6F8001C41C3800E0C000E9F7F013E7FE2400845FE63630C9230",
      INIT_6B => X"3FFBE03473381EC000000000006F8D81C80DFD17FFFE82BFF053FFE0FCE30DC1",
      INIT_6C => X"AFBF7003E0F343FF6352FC2A40808346201AC82BBF3FBD2DD616016764020000",
      INIT_6D => X"000DFD7CC883FFFFFED9C0C38FFFFFDC03087C1F3FFB208B98E200E3881FC080",
      INIT_6E => X"A0700813FFFD9FCACEEDC22260720000FF0000071D7FF8C40F0000000D00CDA0",
      INIT_6F => X"F0FF07033CFF031C0F000117E07D07FC1E7FA8038011A73210174E148BBF254F",
      INIT_70 => X"C080000007FE3E0C007F000001C002F0000D7B38000000FFFF87F0048900187C",
      INIT_71 => X"7F5FF001800C9515E6360F3108BA024EB001009EFFE1D1A8FB3FA6D2A0560000",
      INIT_72 => X"011D78000000001FF823E01DB7E0E0F8FE00C6F8F72040033023821330B8F33C",
      INIT_73 => X"BF47C79CFFFF717ADA41B5B2C000000000800000000098CF071EFE0000008288",
      INIT_74 => X"F0334FFBEF0AE03C6413011FF0810F67F37FF181F0001413FCC34E7476132CCE",
      INIT_75 => X"0000000000001001FF800FC71E06600801DE3D80000000FF3046F004B81C81F1",
      INIT_76 => X"20FE8074F80BCE9FFFA24C3DB110BFCEBFF7E1DAFFFFBE064F0FA12260040000",
      INIT_77 => X"0301FC07800000FF3B3CFC0040FF172F1F383B00F31018E09E070FE03B00007F",
      INIT_78 => X"BFFFF9A9FFFFECB3F3554402C0000000C4000000000000CF00FFFFFF873491F2",
      INIT_79 => X"403D020CC3E51E07007F07E6E0D9C0801F64A8204E0BCFE3EE3F4C8F58C1CBCE",
      INIT_7A => X"C6000000000000E1FFFBFFFFFFF0CE7333F1007C000000FF1C8FF00E801FFF30",
      INIT_7B => X"32C38E007F8B7E95FAFCDC8D70CF37C6BFFFB3F1FFFFE9A3F05684C690040000",
      INIT_7C => X"D4C1607F000000FFF3FFF81E4AF0069C00DDA0CFF070700CFFF03FC77F1BE040",
      INIT_7D => X"B3FFC3F9FF7FFA2C3F874C1000000000E818000000000001FFFBFFFFFFFFFBA1",
      INIT_7E => X"005E40010CCC6183C701E039F0CF16BFCE748FE1FFAB76ED69B38FEFFFE265C4",
      INIT_7F => X"1F0000000000010000FFFFFFFFFFF25FEF332C00E080007C9FFFFC1C3FFB8671",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"20C3E6DFBFAF74EECC3F9400FFDE8B3487F3FFE4FFFCEA419665181001060002",
      INIT_01 => X"FBFF1C010FFFF0FEFF3FB8380FFFFC01C021E1FFF05FFFF69B8137FFFEC6C7F7",
      INIT_02 => X"BFF9FFE3FFFFEA0086BA2000088400006000000000000000090EFFFFFFFFFD7F",
      INIT_03 => X"CE00C800FFBD03C7B8E01026019F0CA701FDF8E30026FCB9CA2E7F18D17D41FC",
      INIT_04 => X"2000000000000000090070FFFFFFFD3FFFFFFF0F1CE7FE87E7FFE1FFFC80018F",
      INIT_05 => X"EC38B70002205CF98AC5FF1A293E81F4BB6CFFFBFFFF7D37C4E1C000092C0020",
      INIT_06 => X"FFFFFFFC0F42FEB2EEFEF03F9834038F938CE30000C3FF0EF80104C385CFE003",
      INIT_07 => X"B07FFF97FFFF00F7C400C006040400000000000000000000001CFEFF7FFFFCBF",
      INIT_08 => X"91767F80818003E07F005FC70C40FC0BDFF8823C602090698E16DEEF5B02C0F0",
      INIT_09 => X"8000000000000000000FFEFF7FFFFE57FFFFFFFFFFE33C0CEC0006FF80C403E0",
      INIT_0A => X"3C0F388C1F31D3D98ABBD87583A6C3F4BFCFFE67FFF209FFD609000000040002",
      INIT_0B => X"FFFFFFFFFFFF0032E6FFCD8001A00376DE0000E0C1C0003EFECFFFACE03FF81F",
      INIT_0C => X"3F6F9621FFFEF7FFFF800000010C007D000000000000000000001DFF3FFFFFFF",
      INIT_0D => X"3854C0F0C180001EC003FFFFAFC6FF3FCFD88798DF9FAFFFC6F99854030CA1F4",
      INIT_0E => X"00000000000000000000109FFFFFFF0BFFFFFBFFFFFFFF3C83C007E002E003F6",
      INIT_0F => X"7EF8E063FEDF6E7F4499DF080F5DB0F0356FFF1FFFFFFBFFE92060B0800C0090",
      INIT_10 => X"7FFFFBFFFFFFFFFFFFFF8380396001F1CEB0EC1FFDDFFF7FE0F03000FECFFFFF",
      INIT_11 => X"72FFFFF7FF7F65F9E707812781CC3805800000000000000060F018FFF7FFFF66",
      INIT_12 => X"0000401FBFFFFFFFFEFCE3300043FF7FFFDD9B7F81DFB60E4C804FFA3351C874",
      INIT_13 => X"F8008780000000007FFFFFFFFFFFFF8A7FFFFFFFFFFFFFFFFFFFFFFF0783C1E0",
      INIT_14 => X"1FFFFF66001BD5BEAD70EACC0AEE9FF4733FFE65FFDFFDFFFBCA000A8D947F25",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFC1FD0789CE000007FF9DF1FF0FFFEFC6000F8007F",
      INIT_16 => X"7E9FFE65FFFF68FFFD80409D805C3FF5FDC06790401F8011BFFFFFFFFFFFFF9C",
      INIT_17 => X"31C138F0FFFF7FC07CCFFFFFFFFFFF47FFFFBFFC000055FE1C8FAB20015D7005",
      INIT_18 => X"FFF9E6B0E07FF8000106FE3FC7FFC79BFFFFFFFFFFFFFFFFFFFFFFFC3E000070",
      INIT_19 => X"FFFE1BFC0003567C04FCDDFFF1F07D417D2FFC6DFFFFCB7FF3C640A4045C7987",
      INIT_1A => X"3FFFFFFFFFFFFFFDFFFFFFF7000000001E2F000707FFFFF8FECFFFFFFFFFFFFF",
      INIT_1B => X"73FFFD41FBEFA7FFFB878DF18415BA85FFF9E431F87E060000028030017F8012",
      INIT_1C => X"003801BFF980001FFFFFFFFFFFDFFFFFFFF84FFC002137FD00FFD5E721F287D0",
      INIT_1D => X"FFF07C40FE38030001E30000000100150FFFFFFFFFFFFFFCFFFFFFFF00000000",
      INIT_1E => X"FFF0E2FC0021685E80FFDFFF6F3DFF1430FFFD477E7F45FFFB3B0A8E7CCDAB39",
      INIT_1F => X"80DFFFFFFFFFFFFFFF7FFEFF24000000001FFF40037FFF893FFFFFFFFFFFFFFF",
      INIT_20 => X"3FFBF9CFFCF69F3F7D78C4B21C6F643CFFFCFDEC7FFE21000020000014000055",
      INIT_21 => X"004FFFFFF241FFF20000FFFFFFFFFFFFFFF8C0FC0021EEDE017F4C37FBF07F35",
      INIT_22 => X"FFFE7FFE77FF7000000001001D8000FA400FFFFF8600F927FF10001D00000000",
      INIT_23 => X"FFFF80FC0001EED405BE4A01C4F3071473FF39AEFFFDD98FF5303C7FDCFEC3D4",
      INIT_24 => X"A003F7C7820000000000000000000630E27EFFFFF88302FFE7400FFFFFFFFFFF",
      INIT_25 => X"FFFB10A53DF8188FF4F079419D1F6C42FFFFFFF767FFFF0001C0000000803C3F",
      INIT_26 => X"F73FFFFF02A0003FFFFB000002FFFFFFFFFFC0FC0881E3DC82CEF686241F834B",
      INIT_27 => X"FFFFFEB70EFF7F8001F06000000000726001010080000000000700C200C40FF9",
      INIT_28 => X"FFFD07FC0021ABD40C7006A781F008B967FFEABE0E67921FEFFE7CD7FCDF8F04",
      INIT_29 => X"00200000001801E03041C777E04FFFFFFF867700018000033EFFF1246002003F",
      INIT_2A => X"0FFF69CBD877CCC9EFFF8FF72D1ECFD4FFFEF4300233FFB80000E18080000000",
      INIT_2B => X"FF8318000000037FFFFFF1FA01FFFDBF001EFFFC000130F403385D2B1A7FC86D",
      INIT_2C => X"FFFFF0380001FFBE0000E1818000000000800000000100803AE0DF1F307F7EFF",
      INIT_2D => X"307EFFF1F80130F48301FC76D8780B47C7FF2E65F18CF30650DB37A00DF84677",
      INIT_2E => X"00000000000300001807FFC71FFFBF87FEC1B80000837FFFFFFFE3FE4007FCBB",
      INIT_2F => X"B7FD7A01E321E7F3DFC7E4D4F853968CFFFFBE1800009FFE0000700080000000",
      INIT_30 => X"FF60B00031FFFBFFFDFF3BFF7EC5FFFF780B002003E0409804E8969BF7F800D8",
      INIT_31 => X"FFFFFF8000301DF000000000000100000000000001800000F400FFFFBFFFDFF3",
      INIT_32 => X"FF78077FFF6E7FCF4E5DEA3FADFE031897FF1C175F38F7B3F94CEB4A018FED43",
      INIT_33 => X"0000000000000003C000FFFFFFBFFBF3FFE000001F7FFDFC6DBC9B62BEDCF8FF",
      INIT_34 => X"C7FE8E389FD463F1F81FCF25E95B231EFFFFFFC00078FC780000000000000000",
      INIT_35 => X"FFFC80078F3FFF7F18201D7DF3FDEFFF3901007FFF8008E8004024E3DFF87FCD",
      INIT_36 => X"F3FFFFE800387E180000000000000000010008008000000108037FFFFFFFFDFF",
      INIT_37 => X"FF000000FFBBD00885104A6F1A005DE93FFF363C7DA5D80006BB8DBCB8F40090",
      INIT_38 => X"0203000040000000080BCFFEFFFFFFFFFBFC0000C7FFFF3C662FF87F7BE109F7",
      INIT_39 => X"1FFE250A45D07CD8F8ACF340A26CC1809F7FFFF8000000000000000000000000",
      INIT_3A => X"F8FC0000F0FFFF3FEFFFEC8F473903C4969603119BDFFE00C87B1A00006767D8",
      INIT_3B => X"8F7BFFFE0FFC00F700000000070000000101800000000000007FC7FC7EFCFFFF",
      INIT_3C => X"41E6B019DFFFFF6F0CF16BF7C383EFB53EF80D3755DDFF0679FFEFD120BFDC00",
      INIT_3D => X"00008000000002000700FF00038F4D1FFF3F3C000E19FFFFBF7FE6FC8B876B9C",
      INIT_3E => X"7DE03C31FA587C181BE7D43E14DE711FFFFF7FFE078384070000000000183000",
      INIT_3F => X"FEFFFFF8C0003EFFF7FFE4E4DBD384B268673F4FFFFFFFFFF07F7BF09FC18EB4",
      INIT_40 => X"FFFFFEFF3E83C00300000000003800003000000000000000000000000000000F",
      INIT_41 => X"44B11048FFFE1807F80FF2DF2F395F847F479F3BD10077F3FFFB8078A8DB5410",
      INIT_42 => X"30000004000000000000DF10000000048010000FFFFFFF9F77000FEE3D1B9FCB",
      INIT_43 => X"7E70DE40880359817FE0B0D82ABCF2F0FFFFF6079EC04C000000000000008000",
      INIT_44 => X"00000000FFFFFFFFFCFF6E91C0003899241DB712FFF7FF37780358979FF31E28",
      INIT_45 => X"FFFFFFFF9FF07400000000000000000000000000000000000000070000010000",
      INIT_46 => X"7FE2AE81EC0808000000634C4FFF3CA7B71864FFFC0FDB1FF00200C008280000",
      INIT_47 => X"00003000000000000000000000000000000300FFFFFFFFFFFFFFFFFE7700078F",
      INIT_48 => X"E5B8049FF00F1E037CA8C000006001C0F1FFFFFFFFFFFFE38180000000000100",
      INIT_49 => X"0000007F1FFFFFFFFFFEFF4900005FFFC4FF20000F9FFFC483009C390DFE1814",
      INIT_4A => X"01FFFFFFFFFFFFF7C3C000000000000000000000000000000000000000000000",
      INIT_4B => X"3EC08B8B00007FFFC7C00000780FFEF000DE170978400FDC454FE9FE0C500000",
      INIT_4C => X"0000000000000000000000000100000000000000033FFFFFFFFF60000059FEF7",
      INIT_4D => X"7F0F838084849FFE649FDBFFF03A8332FFFFFFFFFFFDB00B0080000000000000",
      INIT_4E => X"FFFFFFFFFFFD00C00000210F1FEFFC0043C00CE017FF0000E77FDAFF19F3C828",
      INIT_4F => X"FFFFFFFFFFF90619000000000000000700000000E00C0000000000000000003F",
      INIT_50 => X"FFFFFC3EF003F083FFFFDA89EFC04D207F5789B000B073F8A0BAFFFFFC8A7F04",
      INIT_51 => X"00000000000000000000000201FF5FFFF3FE031C001F0080000003A09FEC0387",
      INIT_52 => X"6EFE3C24FDE0C32DE28E03CFC00B5E92FFFFFFFFFFE71C7C0000000000000000",
      INIT_53 => X"F9900000000C000000000201001F8E3DE6F000048703FFF0380FE60954035C90",
      INIT_54 => X"FFFFFFFFFFFFFFFF3FC02010000000C00000000000000000008000074FFBFFFF",
      INIT_55 => X"BF2327F97FFFC0865ECB909D35501D8F0E8F6AB9F9888945C9E3E76F496FFFFF",
      INIT_56 => X"000000008000000000007FEFFFFFFFFFFD1FFFFFF8000003E3FCFC0103000C00",
      INIT_57 => X"712C7CBA0CE193E84F9A8005CFBFBE0F189BFFFFFFFFFFFFFFC0F80000000880",
      INIT_58 => X"FFC7FFFFFFE00000F3FFFFBFFF000000C00030FFC0003F617A54BB000388C62A",
      INIT_59 => X"F7FE3FFFFFFFFFFFFF00F89E00000000000000FFFFFFFCFF7FFFFFF1CDFF1FFF",
      INIT_5A => X"641C1FFF1FFEFFFECE3FFE609F01302B090711A9CE82F1FB006AC03783800000",
      INIT_5B => X"000001FFFDFFFFC1FFC700000F0003C7EFFFFFFFFFFFFFFFC00F017FE1FFFC06",
      INIT_5C => X"72DB1A810067E30794EE7E320E260000DDFF000327FFFFFFFFDD1FFFF9000000",
      INIT_5D => X"FFFD033CFFFFFE8FFF9E0F08000700055C00FCFE1FC67FC0FF33FF798F1C3413",
      INIT_5E => X"DFFFFCF801BFFFFEFFFF7FFFFFFF000000C103FFFFFFF20000730064CF803FFF",
      INIT_5F => X"983FF162FFC3FFC0FFEFFD14FF1E050EC511022851F900457EFEB00310200000",
      INIT_60 => X"F9FF27FFFEFBFF7EFEFF3FF6FE821CFAFFE000000000009F0003FF02F038003D",
      INIT_61 => X"0195323E8FE006513202781800440000FFFFFFFC0003B8FFFFFFFFFFFFFFFFFF",
      INIT_62 => X"3C3BD8C10F38C1F879FFE003C07F8849406F738E4B900F7CFCFF5F10300D0F0E",
      INIT_63 => X"FF3FFDFF3E90008F7FFFBFFFFFFFFF7FFFFF7EEE7FFFFF7F40FF160100000000",
      INIT_64 => X"E02BFF9FFF1FC07FFFBFFF801E8EF720068F9FFCDDC00F8000031E09C0008000",
      INIT_65 => X"FF000C00000FC98000A0300303C0000610D700707FFC0C73F7FFF683C0C09FEF",
      INIT_66 => X"066FFE705F88401640063A0DC000000007FFF3C002001FFFFFFFFFFFFBBFFFFF",
      INIT_67 => X"036F3F23FFF3FE31FFFF809EF0007FFFE077F9CE03FFC1FBFB3E1F8006CE0660",
      INIT_68 => X"FFFFF7000007FFFFFBFFFFFFFF0F3F80FFF8000000003FF8CE20303000000400",
      INIT_69 => X"F8667FE0FFFF01F03BF99FC037820F701FFB6E000F0BBC044038E1FF00000000",
      INIT_6A => X"0FFF00000040003C000000110000F8007DFFFF83FFF39E704FFC0094FFC01FFF",
      INIT_6B => X"3FF8C08110047FC16F7E77E001000000F7FE8000FFFFFFFFF3E6000000000000",
      INIT_6C => X"FBDFFFFDD804250EFFFCC0437FFC3FFF7F8043BBFFFFE07F38FF4F7F76419400",
      INIT_6D => X"00009FFFFEFCCDE003600000000000000080100000CC0C007FE0184647383839",
      INIT_6E => X"DFFD89800FFFFFF7FFFFC3FDE3DFFFFFFF838080000F1EFFFEF31FB000010000",
      INIT_6F => X"000000003F8F0000000FFF008087F13F85F3FFFFDC3EFE7F9FFFFFD6FF8FFEFE",
      INIT_70 => X"FFE000088FFFFFFFCC870B00000B0000FFFFFFFFFFFCCDF01240000000000000",
      INIT_71 => X"F960FFFFFFF018E89E7FFFFFEF87E7FF3E0FF1FD906FFFF7DFE770001B3FFFFF",
      INIT_72 => X"FFFFFFFBFFFFE1600000000000000000038000200C030200080000FFF80027FF",
      INIT_73 => X"FA03FFF3BC13FFCFF3FF01FEFFFFFFFFFA0C033C3FFFF017443903E700100000",
      INIT_74 => X"00003E600039001E0000F9FE1D3000981400600FFFF38C93B30BFFFBF803F017",
      INIT_75 => X"F200060FFFFFFE003DFFC3FF6F800000FF3FFFFFFFFFF30F300080001E000000",
      INIT_76 => X"7BFB7E0000383F000CF0FFB60F633014EFFBFCD63A03FFFCC00040FFFFFFFFEF",
      INIT_77 => X"FFE7FFFFF0000FFF103800001C00113FE000FF00001000180017FFF00FBBF070",
      INIT_78 => X"F1F9D17819E1FF200DFFFFFFFFFFFFF3FE00073FFC3FFF83C10F26EF5CC00000",
      INIT_79 => X"FF1FE3F3FF01601937FBF00D88C70FF8FFE8FF80677F803E07F00C22F8F1FDC0",
      INIT_7A => X"FC000FFFFFF87C9C010708FFF81810007FF39C51AFC1CCC7F01E800070001FFF",
      INIT_7B => X"93CEFF800078FFFFFF80003FE00FFFFFFFC0F83C80C087C77FFFFFFFFFFFFE7B",
      INIT_7C => X"7FF0C018003FFCE7800381FC0431FFFFFFBFFFFFFF8078FFFFE0000CFF7C0000",
      INIT_7D => X"F380788061FFF83FFFFFFFFFFFFFFFF100317F7FFFF83FE003E4183F18900000",
      INIT_7E => X"FFFFFFFCCF9FFFF9FFE0020DF87FE10FFFC7FF800001FFFFFFF0700F0003FFFF",
      INIT_7F => X"000CFD7001FFC300BFF073FF90B0010007F0308FFF1E000010000FC03E7CFFDF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  port (
    \douta[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \doutb[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_ena : out STD_LOGIC;
    ram_enb : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized10\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized10\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized10\ is
  signal \^ram_ena\ : STD_LOGIC;
  signal \^ram_enb\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  ram_ena <= \^ram_ena\;
  ram_enb <= \^ram_enb\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => addra(15),
      I1 => addra(17),
      I2 => addra(18),
      I3 => addra(16),
      I4 => addra(14),
      O => \^ram_ena\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(17),
      I2 => addrb(18),
      I3 => addrb(16),
      I4 => addrb(14),
      O => \^ram_enb\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFC03FF000F0000003FFF",
      INIT_01 => X"000000000000000000000000000000000000000000000000000003FFFFFFFFFF",
      INIT_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_03 => X"00000000000000000C0000000000000000000000000000000000000000000000",
      INIT_04 => X"FC3FF33FFFFF0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFCF0C000000300003CFF",
      INIT_06 => X"00000000000000000000000000000000000000000000000000000FFFFFFFFFFF",
      INIT_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_08 => X"00000000000000000C0000000000000000000000000000000000000000000000",
      INIT_09 => X"FFFFFFFFFFFFC000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00FFFC3F00000F0003FF0FFC0",
      INIT_0B => X"00000000000000000000000000000000000000000000000000000CFFFC3FFFFF",
      INIT_0C => X"0000000000000400000000000000000000000000000000000000000000000000",
      INIT_0D => X"0000C00000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"FFFFFFFFFFF3C00000000000000003FCFFFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_0F => X"ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00FF000C03F00C00003F3FFFF",
      INIT_10 => X"000000000000000000000000000000000000000000000000003CFFFFFF0FFFFF",
      INIT_11 => X"0000000000000001000100000000000000000000000000000000000000000000",
      INIT_12 => X"000000030000000C000000000000000000000000000000000000000000000000",
      INIT_13 => X"FF3CFC03C03CFFC0000000000000000F3FFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_14 => X"AFFFFFFFFFFFFFFFFFFF3C3FFFFFFFFFFFFFFFFFF0FC3000FFC00000030FFFFF",
      INIT_15 => X"000000000000000000000000000000000000000000000000C0FFFFFFFF3FFFFF",
      INIT_16 => X"0000000000000000000100000000000000000000000000000000000000000000",
      INIT_17 => X"0000000F0000000C00000000000000000F000000000000000000000000000000",
      INIT_18 => X"FFFFFFFF0F0FFC000000000000000003F3FFFFFFFFFFFFFFFFFFFFF300000000",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFC000000FFFF0FFFFFFFFF0FFFFF000FF000000FC003FFF",
      INIT_1A => X"000000000000000000000000000000000000000000000000F03FFFFFFFFFFFFF",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"00C000000000000C000000000000000000000000000000000000000000000000",
      INIT_1D => X"FC3FFFFFFC3F0000000000000030033FC0FFFFFFFFFF0FFF3FFFFFC000000000",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFF000000003FFFFFF000FFFFFF03F00000000000FFFFF",
      INIT_1F => X"000000000000000000000000000000000000000000000000F03FFFFFFFFFFFFF",
      INIT_20 => X"0000000000000004000000000000000000000000000000000000000000000000",
      INIT_21 => X"000000000000000C0000000000000000C0000000000000000000000000000000",
      INIT_22 => X"FFFFFFFFFFFFF00000000000003C0F0FFFFFFFFFFFFFFFFFFFFFFFFF00000000",
      INIT_23 => X"FFFFFFFFFFFFFFFFFF0000000F000FFFFFFFFFFFFFFFF030000000000FFFFFC0",
      INIT_24 => X"0000000000000000000000000000000000000000000000000003FFFFFFFFFFFF",
      INIT_25 => X"0000000000000000400000000000000000000000000000000000000000000000",
      INIT_26 => X"00030000C00000000000000000000000F0000000000000000000000000000000",
      INIT_27 => X"FFFFFC3F3FFFC00000000000003CFFFFFFFFFFFFFFFFFFFFFFFFFFFB00000000",
      INIT_28 => X"FFFFFFFFFFABFFFFFC0000000F000FFFFFFFFFFFFFFFC000000000C0FFFFF0C0",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000FFFFFFFFFFFF",
      INIT_2A => X"0000000000000140000000000000000000000000000000000000000000000000",
      INIT_2B => X"000000000000000000000000000000000003F000000000000000000000000000",
      INIT_2C => X"C0FFFCF00F0000000003F00000FFFFFFFFFFFFFFFFFCFFFFFFFFFFFB00000000",
      INIT_2D => X"BFFFFFFFFFFFFFFFFF00000030003FF0F3FFFFFF00FC0000FC00000003FF0000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000003FFFFFFFFFFFF",
      INIT_2F => X"0000000000000140100000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000C3FC00000000000000000000000000",
      INIT_31 => X"000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFABFB00000000",
      INIT_32 => X"ABFFFFFFFFFFFFFFFFFFF3F0FC0FFFFC03FFFFFF0FFC0F000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000F00000000FFFFFFFFFFFF",
      INIT_34 => X"0000000000000150000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000C0C00000000000000003FC0C300000000000000000000000000",
      INIT_36 => X"000000000000000003FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAA800000000",
      INIT_37 => X"ABFFFFFFFFFFFFFFFFFFFFFC3FFFFFFFFF03FFFF3C033FFFC0000000F03C0000",
      INIT_38 => X"000000000000000000000000000000000000000000000000FC3FFC0FFFFFFFFF",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"00030000000000000000000000000000FFF30300000000000000000000000000",
      INIT_3B => X"00000000000003F00FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEAAAA800000000",
      INIT_3C => X"ABFAAABFFFFFFFFF0FFFFFFFC0000FF3FFC3330CC3FFFFFFFF00000F003FC03F",
      INIT_3D => X"0000000000000000000000000000000000000000000000000003FFFFFFFFFFFF",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000C0030000000000000000000000000000C000000000000000000000000000",
      INIT_40 => X"0000000000003FCFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEABC00000000",
      INIT_41 => X"FBFAAAFFFFFFFFFFFFFFFFFFCFFFFFFFFF03FFFF3FFFFFFFFC03C3F0003FC00C",
      INIT_42 => X"00000000000000000000000000000000000000000000000000033FFF0FFFFFFF",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000C00000000000000000000000000FC03CF000000000000000000000000000",
      INIT_45 => X"0000000000000F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000",
      INIT_46 => X"FFFEFFFFFFFFFFFFFFFC3FFFFFFFFFFF3FFFFFFF3FFFFFF0C003F00000000000",
      INIT_47 => X"000000000000000000000000000000000000000000000000000FFFFFFFFFFFFF",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0003C000000000000000000000000000003C0000000000000000000000000000",
      INIT_4A => X"0000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFF000000000",
      INIT_4B => X"ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFCFFFFFC00FF300000",
      INIT_4C => X"00000000000000000000000000000000000000000000000003FFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0003000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF000000000",
      INIT_50 => X"ABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FFFFF00C0000000",
      INIT_51 => X"000000000000000000000000000000000000000000003C0033FFFFFFFFFFFFFF",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"000300000000003C000000000000000000000000000000000000000000000000",
      INIT_54 => X"00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFF000000000",
      INIT_55 => X"AFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3000F0FF0F00000F0",
      INIT_56 => X"00000000000000000000000000000000000000000000000333FFFFFFFFFFFFFF",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"00000000000000F3C00000000000000000000000000000000000000000000000",
      INIT_59 => X"00000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000",
      INIT_5A => X"AAABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFCF0000000FF",
      INIT_5B => X"00000000000000000000000000000000000000000003C00333FCFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"00000000000003F3C00000000000000000000000000000000000000000000000",
      INIT_5E => X"0FC00003FF0FFFFFFFFFFFFFFFFF0FFFFFFFFEEABFFFBF3FFFFFFFC000000000",
      INIT_5F => X"AAAFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF0FFFFFF3FFFFC3FFC3003FF",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 2,
      READ_WIDTH_B => 2,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 2,
      WRITE_WIDTH_B => 2
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 1) => addra(13 downto 0),
      ADDRARDADDR(0) => '1',
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 1) => addrb(13 downto 0),
      ADDRBWRADDR(0) => '1',
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 2) => B"000000000000000000000000000000",
      DIADI(1 downto 0) => dina(1 downto 0),
      DIBDI(31 downto 2) => B"000000000000000000000000000000",
      DIBDI(1 downto 0) => dinb(1 downto 0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 2),
      DOADO(1 downto 0) => \douta[2]\(1 downto 0),
      DOBDO(31 downto 2) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 2),
      DOBDO(1 downto 0) => \doutb[2]\(1 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ram_ena\,
      ENBWREN => \^ram_enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized11\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized11\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized11\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF840000000000000000",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFF80000000000000000FFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2000000000000000",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFEF000000000000000FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFEF00000000000000FFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE00000000000000",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFE3F00000000000000FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E0E000000000000",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFE08800000000000FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE40C00000000000",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFEC8000000000000FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8000000000000",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFEF8E00000000000FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78400000000000",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFF3F000000000000FFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFF800000000000FFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFF010000000000FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFF0000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFF9C000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFF8300000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9000000000",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFB800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3C0000000",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFE7C0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE0000000",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE30100000",
      INIT_51 => X"DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFE98000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9A000000",
      INIT_56 => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFF8F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC000000",
      INIT_5B => X"FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFF64000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6CC0000",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFE03C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1B86000",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFC0004C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0040000",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0720000",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFE70320000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF73184400",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFB9883C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FC851C00",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFF7D4830400FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC670C00",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFBEC061640FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF0038000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFDF1108240FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF19A3800",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFC5C800200FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F010004",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFE7F800019FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FC11467",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFBF3FD00000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFB3881",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFE7CF7BC103FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE38003FB03",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFC4C033007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFED3010006",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFF1BE10C2EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C6F3F20",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFF9417A684FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9018C000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFE6533070FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6C0044",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFBFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF3A2481FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F8E85A0",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFBDFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFBFFFFC08FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFE7EFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE02B0E",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFBDFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFEFFFD71B060FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFF9FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5CF877C1FB",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EFFFFFFFFDDF7FFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFF3AD8B3013EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFBFFFFFFFFF9DB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0B00840FBE",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFBFFF9FFFFFDBFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFEC73FA003EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFBF3FDFFFFFDB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF58B3C001C",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFDFFFFFFFCBFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFE48DAE0040FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFBFDFFFFFFFCFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF728640E5D",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBF7DFFFFFCF87FFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFAE87E071DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFBDEFF3FFDFFC9DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA28BE0038",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFDEF63FFFFCF13FFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFE47BFF11EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFEF7BFFFECFD7FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF5BC087E",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFCFEFFBFECF9FFFFBFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE40C2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFBDECFFFEED3D3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E6A43D",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE6CDBDFE8387FFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFA358406FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFDDE7EDFDFEC7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFA590065",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7DFF7EFFFFEC7FFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFF9362D61D2FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFF7FEF7BFFFFFF2DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F980C030FD",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFDDE8DFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFBFA2E4A1212FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFEF6DFFFFFCCBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE41049C35",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBEF75FFFFBDCDFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFC7F7890003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFBBF735FFFFBF91FFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC5E805A026F",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7D3FFFFB799FFFEFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFD8E800E2107FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFEF383FEFF9799FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2F08E7E142A",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E7387E7FF879DFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFEC954BA73879FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFD3B6F7FF8F1FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90ADC31C8464",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC7E7F3FFCF33FBFBFFDFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFA0BE53C346EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFEFE7C3FFFEDF21FBFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA61D5B82FD80",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized12\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized12\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized12\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7F0C2FFEFCE63FFF7FF9FFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFA607440DFDCDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFEF6F942FFFFEDE1FFE7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA13411FF803",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF12FD83FE7FCCA9FEEFFFBFFBF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFF4B7B2FFFA9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FE7FFFF82FD91FF3F9C5FFEEFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF89479FFFA7F",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFE2DFFFFF3BAE4DFFDFFCFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFB8D897FFFC1FFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFEFFFFF571E7F7B7FB8DFEDFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE7FFFF8C",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFD60E5B79DD98DFEDF7FFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFCF90FFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFEFFFF973E77FDC798F7EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFE7C3",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFCF5E67BC65B5EFEBFBFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFC31FF00FFFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFE2FFE7B76FBC775DCFEBF77FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF48825B",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FE6A57E3E5F9DDFFBE6FFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFC1CFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFC3FE2457F1E0BBCEFFECFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"CFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC47E7F",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFB657F9E1A3C8FF7FDFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFF37BF2FFFFE737FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFF9FF7E87FFF9A9C3FF73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"FFFFF1FFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE97B03",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F39A7FEED09D67E67BFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF1D5985FFFFFC67FFFFFFFFBFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFDFBF6BFDCEC7ACE7E4F7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FBFFE67FFFBFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C32",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFD237F84E7A6F7DDF7FE7FFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE7F6CF9FFEF7FFFBFC7FFFF7FFFFFFFFFFFFF",
      INIT_2A => X"FFFFFDEFFC2CFFDCF7F6FFC5EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FDFFEF87BF9FEFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF8F",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFFCCC3D7FFB7EF7CBEFFDFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFD12DFFF9B3EE9FFFFFFFFFFF77FFFFFFFFFE",
      INIT_2F => X"FFFFFFBFFDC67FE9FBFDF7CFDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFF7A7BF5FDFFE7EFC77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3E7",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFEFFFF1FBFFFFCFDFFBFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF9F9EE83EBFF7E77F1FDFFE3EF4FFFFFFFFFFFF",
      INIT_34 => X"FFFFFFE3FEF7FD81E2F7FB1FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"3E3DFFB77E5FDFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79C4E",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFCF7FECBF9FDFBAF7FFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF7847DFF1DFEB73EDFBFFC7EFFEFFFFFFFFFFF",
      INIT_39 => X"FFFFFFF9FCFBFF60FDFCFB5E7FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"9F9DFF9F3EBFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24400",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAFCFBBF31CBBCFD5EFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFC006801FFDFF973FFEFFFFFFDFFFFFFFFFFFFF",
      INIT_3E => X"FFFFDFFC7CFDBFF5BB7EFDBDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFAFDB913F3EFFF9FF9FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE12180",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFE3F722FF5D8FF7DBBFFBFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE3309C0FFEFD1913F3FDEDBBFBFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFF7F5E6E6BFDD9FF76BFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFEFCF817F7FFEF3DBBFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFEFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C1FC0",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFF9FFFEEFFFFFFFFFFEEF68EF2FBFFFFB7FFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFF8D3E670FFB7CF9F67DFFCD4DFFFEFFFFFFFFFFF",
      INIT_48 => X"FFFDFFF1EEDF27B577FFFFE7FE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFB3CF9E7D4FFCF1E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFBFFFE2FF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF391B280",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFDBFFEF0FFFFFDFF5D09FFABBB35FE1E6FFEFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFD9F7F1D50FE8BCF8A7E19BCF5F7DBCFFFFFFFFFFF",
      INIT_4D => X"FFF7FFF7A1A0EDF6DF3FBBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"DFB38E5E421FB9FFF793DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCDEFFFD0FF",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8761554E0",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFF26FBFB44FFFF9DFE68D108FFAFC9FF6DFFDFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFF388202400FF839F4EEE1FB3FFE7939FFFFFFFFFFF",
      INIT_52 => X"FFFDDFFEE6578EFFFD9F7EBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"B010474E3E7FB7F3FFF3BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB2FFFA45F",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7C0D5000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFBCF8FFEA67FFFFFFFFFF2EF9DFFDFBDFFFFFBFFFDFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFA9385960043000B3E3F6FFFB3DCF73FFFFFFFFFFF",
      INIT_57 => X"FFFFFDFFFFAFA77DF3FDFF7FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"6731277FF76FFF16DC6E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE7CFDBC71D",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCD72D8000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFF98653DF8A0DFFFFF9FFFDA9F77E79DEFDFFF7FFFFFF",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFD71880020304E3F4FE663FFBBBCCE7FFFFFFFFFFF",
      INIT_5C => X"FFF7FDFFD0BFF27B7B7EFCFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"1E43114E56665FB39E767FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF78C243DFC854",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCB1F8020",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFC4011DFE810FFFFFFFFFF77D3357FEBFEFFEFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFE000E0000C8C4877536EAF8B71D7FFFFFFFFFFFF",
      INIT_61 => X"BF9FFFBDFFF7FB37BFF5FFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"07888D1DCA7F9FB8A0C6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBE04F1FFD001",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3BE3274500",
      INIT_64 => X"FFFFFFFFFFFFFF3FFFFF870135EF201C9D9FF7FDFFFFFD2BBFF4FBFF99FBFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFF3BFEE6C3000F2182BBFE5F9F7CDE62FFFFFFFFFFFF",
      INIT_66 => X"6F9FF7FFFFB3BD9ABFFCF9FF3FF7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"0EB6C273FBDF9954CF6AFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFE31FB97BCBB6",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF50792D0000",
      INIT_69 => X"FFFFFFFFFFFFF773FFFFEC661DF7464A7FBFFCFE323FFDBEBEF5FDFF7FF53FFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFB58F380000D8F4C256CB5F9FDC47AEFFFFFFFDFFBF",
      INIT_6B => X"3F1FFEF67F5ECCF6FCF7F7FEFFF87FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"C0768535169FFBBA879E47FFFFFDFFBF7FFFFFFFFFFFF6B3FFFFCC605EFD07C2",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BC3180000",
      INIT_6E => X"6FFFFFFFFFFFFA75FFFFCC9CAE3C44001E29FFF2FFEEEC76FDFBF7FDFF42FFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFBFF6800000F904410526BD87DBB4F6C7FFFFFFEFFF",
      INIT_70 => X"4427F9E6BFFED1C6FFEBFB79FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"F2320BCD6EBCEFD3B5244FFFFFFF9FFFEFFFFFFFFFFFFB6DFFFFD885167FE491",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF840000",
      INIT_73 => X"EFFFFFFFFFFFFBE3FBFFD8C01F3FEC9070C03DFC9FFEF93E7FDBEFF3FEAFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFF9FF000000E0AA2E45DEFEDBD26C545FFEFFFFFFFF",
      INIT_75 => X"38C43FFC93FFFEFF7F9BF7F7B89FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"9832A90FDE7E8F6EA8B89FFEFFECFFFFFFFFFFFFFFFFEB6FFBFFFAC3973FE0B0",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1FF400000",
      INIT_78 => X"7CFFFFFFFFFFEB4FF9FF0CBDC13FD1F0197B9FFF3B7D76FF7F3FFFE5335FFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFBAEE800000FD872CAB7EFC8F38DB5EDFEF7FEEFFFF",
      INIT_7A => X"F902DEFF18F89FD5FEFBDFCE877FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7F",
      INIT_7B => X"302823A7B6FD2B650B4D3FE7FFDBDFFFFCFFFFFFFFFFEAEFFFFF9FBCE4BFD854",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC3780000",
      INIT_7D => X"F7FFFFFFFFFF8EDBF7FFE7203D5FE073DEC05E7CFDF8FF6DF9EFEF8E6EFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFF4AD300040FA25A70634FB2D4F0296FFF3FFFB9DFF",
      INIT_7F => X"DF790E7DE5FDCB6AF3EFFF9E22DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"75E8130F9CF53F1EF304FFFFFFF29DFFFFFFFFFFFFFFC2DFFFFFE2C0237FE31B",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEB38BC0008",
      INIT_02 => X"FEFFFFFFFFFFE2DDF7FFAFF01A3FE0BDDFC8530D9D7E8BFEE7FFBF38F67FFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFAD724000007C071C5E6FABFFA33F667FCFFA79BFF",
      INIT_04 => X"006E103C169C13FEAFFF9E67F8EFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_05 => X"0602EF8506E89E903F35EFEFFF7FC3FEFAFFFFFFFFFFF2CFF7FDBDCF835FE48F",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE940000",
      INIT_07 => X"FEF7FFFFFFFFFAA77FF807DFD15FE288387608C00724F3AFDFFFDECFF8E7FFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFDE5E000000046CAF566FA98500CC9FFDFFFBFC7FF",
      INIT_09 => X"28E1C0FBB7CCB1AF7FFFDE37F1E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"803629B1C0F998B8B9293FBFFFBFFFFFFCFFFFFFFFFFF867F3F88F5CE57DC9EB",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF98FE000000",
      INIT_0C => X"9CFFFFFFFDFFE177E9FD5707F97CCBFF1EF2089622853CEEBFFF1D7FF46FFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFF87D2C000000E046032EB69B9C700C2CBFFFFBFFEFFF",
      INIT_0E => X"1451C1DF8B1B3CBEFFFF7EEFFBE7FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFF",
      INIT_0F => X"F937606D9DB78F5B0786B7FFBBFFEFF7CEFFFFFFFFFFFD7EE9FFF6E61FFE07FC",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BE76000000",
      INIT_11 => X"6EFFFFDFFFFFF87EDBFFCCD35ED441FFE1D0C75C51076FF37FFEBDFFDDEFFFFF",
      INIT_12 => X"CFFFFFFFFFFFFFFFFFFFFCBFAD00C001FFBC5841B3FFEB4E38431AFF9DFFFEFB",
      INIT_13 => X"82D4255FC73BC637FFFEAFFF1FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFE0C9021EEFAA4511C78DFB3FFFFFFE4EFFFFFFFFFFFCFE0FFD9C2B0CD50AFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE07C0FFFFFFFFFFFFFFFFFFED76E803C01",
      INIT_16 => X"1EFFFFFFF7FFF8FFCCFE8A29846D20E270A8DCEFE1BDC616BFFB9FFEE2E7FFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFEB67EC0B000FFF066231485E14EB505FFFFBFFBEFFF",
      INIT_18 => X"63989F6F1BFD3ED3FFE6FFFFFBF2EFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFDF",
      INIT_19 => X"FFFFED0295449B283A451DFF93F9E7FE0FFFFFFFFFFFFCFFD9FF278DF63F8D6D",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFAFFFFFFFBFFFF7FFFFFFFFFFFFFFFFFEF9FE800000",
      INIT_1B => X"EFFFFFFFFFFFFCFFDDFF0EE1E43FCC61FA98CB786B63FFEBFFE3FFFFFF698FFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFF9E798400000FFFFFD41BC664EA1C25A59FF83EF9FFF",
      INIT_1D => X"0FB9C5FCBBFCDEE9FFE7BF9FFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFBF",
      INIT_1E => X"FFFFFC40B6EBAE94B237EAFF97DFAFFF4FFFFFFFFFBFFCFFFBFE0D79C09F96E1",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFAFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF67DA5A00000",
      INIT_20 => X"4FDFFFFFFE3FFCBFFBFF69FC10C7DB53CF2B6EFD29F8EE53FFECFF9FFB7F7FFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFDFFC0000620FFFFFCF036A83BB2FC7C7B7FC7DF4FFF",
      INIT_22 => X"D7E1CB5F68FCCC7BFFFE7F3FCA74FFFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFBF",
      INIT_23 => X"FFFFFE61B6C926A6EC0B10BFFFEDCFFF2DDFFFE7FC3FFDBFDBFD6FFEB1B3C142",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFAFFFFFFFBFFFFFFFFFFFFFFFFFFFFFF9FF60000410",
      INIT_25 => X"6D9FFFE7FF9FFEFF99F52FFF31B54B399EADACFA8FC1E9F1FFDFFEFFAC1FBFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFEFDA00000003FFFFEA277E2C2464B54C73FB7F1DFFF",
      INIT_27 => X"6C1D2E3E50F05CF1FFF9FDF87DF0DFFDFFFFFFFFFFFFFFFFFFFFFFAFFFFFFFBF",
      INIT_28 => X"1BFFFED075B7D3E851540F9B37F7DFFFEDFFFF6FFF9FFCFFF1FE3BFF23E02EA1",
      INIT_29 => X"FFFFFE7FFFFFFFFFFFFFFFBFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFDFFF0000000",
      INIT_2A => X"E9FFFFFFFF9FFCFFE2CC1BFFA0DCCCABE6C55233BF135FF7FFFCF3FABDDFFEC1",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFF00007003FA5BFA0F7B2CC01C4D3BFDA7F9FFFFF",
      INIT_2C => X"77845231F953E7FFFFFEF79D06736233FFDFFFFFFFFFFFFFFFFFFFBFFFFFFFBF",
      INIT_2D => X"120103FB37278F275B9377CDF73FFFFFF9FFFFFF7FDFFCFFE3E33B9FA6EAF53C",
      INIT_2E => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFD021DF80",
      INIT_2F => X"F1FFFFBF7FFFFCFED3E0189FDC5EF4192401241BEE21B7FFFFFFCA3E321D3FE3",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFC401880009786F9740AFF242F2935CEF07FFFF7",
      INIT_31 => X"1007747E0E90A7FDFFFD1EBE163F8F72FFFFEDFFFFFFFFFFFFFFFFFFFFFFFFBF",
      INIT_32 => X"3840DFBB714B3F601F27FBE97DFFFFFFF1FFFFFEFFFFFFFEF3F1183FCDFD85A1",
      INIT_33 => X"7FFF7DFFCFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFF4075180",
      INIT_34 => X"F7FFDFF6FFFFFFFEF1F518BF85B81CF59AC77CF8D8BE49F8FFEC7FF1CFFCB972",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE10600067F0D477B09DFC062F53FB8B4FFFFFFF",
      INIT_36 => X"390708D28B68AC90FFEEEFFBE37FBFF9FFEF20FF8BFFFFFFFFFFFFFFFFFFFFBF",
      INIT_37 => X"4CB09861EAB5FF80AEF3FFAAB3FFFFFEFFFFFFF9FFFFFFFCF402B80337BD5D01",
      INIT_38 => X"7FFB267F8987FFFFFFFFFFFFFFFFFFBFFFEFFFFFFFFFFFFFFFFFFFFFFB11E000",
      INIT_39 => X"FEFFFFF9FFFFFEFCF49399C13D83618A5D8368A1433CAA0737F5E7C4EFFFBFBF",
      INIT_3A => X"FFEFFFFFFFFFFFFFFFFFFFFFFD2F000059EA84019A99FFE1E537FB6577EFFF7F",
      INIT_3B => X"084F543923BEFA7747CDE3EFF7FDFFF77FF3AE770007FBFFFFFFFFFFFFFFFFBF",
      INIT_3C => X"381203B34DDDFF606B6BFC16776FFFFFFAFFDFFFFFFFFFF9F5F187C056C32244",
      INIT_3D => X"FFE2B98E4A07F9FFFFFFFF5FFFFFFFBFFFEFFFFFFFFFFFFFFFFFFFFFFE870E00",
      INIT_3E => X"FBFFDFFFFFFFFFF6EDF7DF2B3DF604E012592E6F499E76330D5CE37FBBFE2DC3",
      INIT_3F => X"FFEFFFFFFFFFFFFFFFFFFFFFFF4000003056C0408631FE0459E5EECCEF0F9FFF",
      INIT_40 => X"97C96BE7EA3EFA6709B4C3B7FAB07DDBFFF088040E41F9FFFFFFFF5FFFFFFFBF",
      INIT_41 => X"2068C920A6A5FE005465DE1EEE27BFFFFBFFBFFFFDFFFFEAFFF3DC390F1636C8",
      INIT_42 => X"7FF08A900642F1FFFFFFFF5FFFFFFFBFFFEFFFFFFFFFFFFFFFFFFFFF5CC00000",
      INIT_43 => X"7BFFFFFFEDFFFCEEEFFBDC1DCDD98AD7BEE99BF7EFFEF9FD6E4C4BFF1F3FBF50",
      INIT_44 => X"FFEFFFFFFFFFFFFFFFFFFFFF1C00000034610860C2BD760872E19F7F7F21BFFF",
      INIT_45 => X"F0EB8BAFD77EC1ABD70B3A6CAC205FF2BFF3CA3006F6C3FFFFFFFF5FFFFFFFBF",
      INIT_46 => X"3A8808F9F48E36025E9E0AFFEF39BFFFF9FFF7FFE0FFFEFE4FFFE96F02EF37F7",
      INIT_47 => X"83FABC2844E300FFFFFFFF5FFFFFFFBFFFEFFFFFFFFFFFFFFFFFFFF680000000",
      INIT_48 => X"EDFFB7F9D43FFEC11FE7E85DC3E68FD5312C86E53F86F90DEF4E63FBFFBB1DC6",
      INIT_49 => X"FFEFFFFFFFFFFFFFFFFFFFF4000C40003D48E0998605BD82377E8CFFE7D9BFFF",
      INIT_4A => X"46C554773FAA180DD1337E73D6B71CE791D3BC0A48C604FFFFFFFF5FFFFFFFBF",
      INIT_4B => X"FC1200D9C69FBC00F6EEBEFFAFFBBFFFE1FFA7F85B1FFFEDFFF7B862A2CE0EC7",
      INIT_4C => X"83C4B9400F9001FFFFFFFF7FFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFEEE015C000",
      INIT_4D => X"FAFF47F03BB7FF1DFFDFFB7C874317FE66DB675A3AEA18ADADC0EFF859B5F3BA",
      INIT_4E => X"FFEFFFFFFFFFFFFFFFFFFDE7C0000000FCC9E0D0C2FFDC843DF13FFF8F8BFFFF",
      INIT_4F => X"9E7F80CBB3CB58E9BE8197F591EB7A2283F5FE264BC102FFFFFFFF7FFFFFFF7F",
      INIT_50 => X"FCD3E6F00FBF9A830CD88FFEDFF93FFFFADF57E07BCDFFD5FFCF50388ED11E1C",
      INIT_51 => X"1FFDF6676FC141FFFFFFFFFFFFFFB77FFFEF7F75FFFFFFFFFFFFFEDC00180000",
      INIT_52 => X"62C774C473F6FF73CF7F677BCEA13B5EEBEC41C1BFBF7C6078AD4BE02B8CE3CD",
      INIT_53 => X"FFEFFF71FFFFFFFFFFFFFF3000000080FFE1EEE08F9FB9839E402E7FC71ABFFE",
      INIT_54 => X"EFDF9051DFDA3EE9F8ADA3B426BC451F1FFD5DF16FA420FFFFFFFFFFFFFFB77F",
      INIT_55 => X"7FE9EFF08FFCB88023083F1F43DDFFFEE3B7FF0275DDFECE9FDF66F9C951637E",
      INIT_56 => X"87FD95E29C8CC07FFFFFFFFFFFFFF77FFFEDEF1B7FFFFFFFFFFFFFD0000004E0",
      INIT_57 => X"EF8BF736F79F2E0D3F9F35F0839556200CD9B0F1EFF66DE9F92F30F9BFFA7CE5",
      INIT_58 => X"FFC1E733FFFFFFFFFFFFFFA0000002007FC1F3F0CF7CBC8481507E2E65A37FFF",
      INIT_59 => X"174A61B0E75E4CF9FE3FE74F3E33F268A7FDD8DA7D8DC07DFFFFFFFFFFFFF1BF",
      INIT_5A => X"FFCFF7F887F8D8060B217FA17D9FE7FF7FB0F3BEE30698053F3EA7EC81CD5E20",
      INIT_5B => X"FFFEFEB688B9047CFFFFFFFFFFFFF0C26043E323FFFFFFFFFFFFC281E00001E0",
      INIT_5C => X"7F90B3746318B21FE73CCFF8FFE06E7876ACC1F7FBCF56E9CF0CFED087F4EE0A",
      INIT_5D => X"60C3E06FFFFFFFFFFFFFFC3F80300F80FFFFFFF8C33DD706E59BBF25182527FE",
      INIT_5E => X"B7B857AEB0DF5C51530C186DAFFDAF9BBFFE7DA27CBE000FFFFFFFFFFFFF3346",
      INIT_5F => X"FFFFF3F8DF7F4A07E4671E718B693FFD713092EC0B1FCFE696B09FFD5EE89418",
      INIT_60 => X"BFFE73D75A5D981FFFFFFEBFFFFFA312E058C921FFFFFFFFFFFFF74800740F80",
      INIT_61 => X"5052A35498E8B733B0AEBFF96EDAD6783EBD3692D95F5E39FA04280F3FEF6FCE",
      INIT_62 => X"F01984211F3EDFFFFFFFFB8800500400FFFFF5F8DCBE590DE02ABE7EEAA5BFFD",
      INIT_63 => X"4898254C35933C7A994EF7000698D64DBFFEC72E36B29E31FFFFFEBF7FEF018B",
      INIT_64 => X"FFFFFBF8FF7EC50D53849EFEF169CFFDC070A7DF7F3FDF6EA23EFFECEFFCF6D0",
      INIT_65 => X"DFFEC2B035F85F237FFFFEBB7E8D4147E41580170F838FFFFFFFFF5800403400",
      INIT_66 => X"DBB8C75F5FBEABC34B3F7F87F0D43ED8FBA984ACB0CB343CA4FFF281039FA424",
      INIT_67 => X"F430889606039DFFFFFFFFD082000000FFFF38FE03FC7E1C2213EEFCFC971FF9",
      INIT_68 => X"FB1DB2E89AC7343D9DCBFD8CC8AFCB0B9FFFD136D7C40703DEEFFE3A7F806918",
      INIT_69 => X"FFFFF1FA19E3D42C8304153339A44FFEE67AC60B5F1EB3C0377FF84393D604DD",
      INIT_6A => X"1FDE5F8AFAF96F22DCCFFF3C3F93EDB9E47169B600091CFFFFFFFFC706000000",
      INIT_6B => X"9130C1054F9FC41FAD7DF1C5EFFD29432F47518442461859AB7DFC6C0037F7EF",
      INIT_6C => X"EBE8C3E003193C7FFFFFFEC780000600FFFFF9E62153401D3A2550F39D68AFFC",
      INIT_6D => X"480642998CCB18E18E5FF82FE38741197FFEDC93FCFFFF2080078F381F9F3DF1",
      INIT_6E => X"FFFFFBE03E81503E619EA5FFE49607FBF883CF36CFBEE046FF7EF0827CAB2340",
      INIT_6F => X"EDFFC03FA7F332888F0381381997EFFFFBE6F7A9E1388F3FFFFFF65080000700",
      INIT_70 => X"F8E146128F77CA7C277FF89FD7DB03D6D0C1AB4EA7A516404BDDFF6771BF3DE4",
      INIT_71 => X"FDE677FBC10103FFFFFFF72800000000FFFFF6601AF390E29BD3D7E37AE72FF9",
      INIT_72 => X"8244FB5FE7C006400FDFFFC731ABC3BB5CFFF8A444B42A06A77B0320951FE7EF",
      INIT_73 => X"FFFFF6E23BFDF0E892F9F0F3BE0373FC01B3424BAF00420E177FF10EB1A087D6",
      INIT_74 => X"96F3A181369BEA005D708622E52F9F4BF6CFDFF3C3523FBFFFFFF968101C0000",
      INIT_75 => X"0929986A9F33A3D6EE73F025B9D4C458A84DAB5312800648A701FC070101D402",
      INIT_76 => X"FC0FED4FE1763FFFFFFFFE90F0980000FFFFF70072FF607E66FBF8E0CA0E73F8",
      INIT_77 => X"0924B41F926486407F88F0008E015F93C66FA78AD79FD8C078758E43F48E6D17",
      INIT_78 => X"BFFFFFD70AFF80EE8A9BFC9C6C13F3F839F094A687FCA7C87F7FF629CF14081E",
      INIT_79 => X"991151F19F0BB8007263AA67FF47EF15F12FF879C0F277F3FFFFE3C001C0C020",
      INIT_7A => X"E80CFF7F7BC3F21BE0EFFDDEDF2B0324F158636B6FF7CE404DBFE0008436865F",
      INIT_7B => X"F1E9FB7DF9E027F6FFFFFD00018060607FFF6B7213FE80D6025FFE8EE617ABEC",
      INIT_7C => X"A04FA817E2FFC4007F9BE40000124B57EA7A3DB0D940E292F8013E7FEF1FCF37",
      INIT_7D => X"FFFF86361FFE0066387FFEADA71C2BFDF9B0C001FC01D1AFC7FF07D704070944",
      INIT_7E => X"DAE65BDE0B9EF0C24C359077FF1EEF3FFDF1DE5FF96107F8FFFFF6E000002000",
      INIT_7F => X"FFFFC05F87FFFFFFFC07FDDF190D800E699F308DC9FFC6001F0FF000730542B3",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized13\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized13\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized13\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"F8BBDC0E73C00BDDFFFFF40E05080000F7FFFD0017FE80721CDFFF67F237EBE3",
      INIT_01 => X"B32E50FE66FFC0001F0A9003F13F0281F8641F5BEDDBE187DC21107ECF4DE033",
      INIT_02 => X"FBFFF90477FE80E6A6FFFF1DC437FDCFFFDFFFFE07FFFFFF6007EFBE00878076",
      INIT_03 => X"65241DCC3FE4824F7C10BE7F9E8FE201E19BA8DCF691071FFFFFB00833000000",
      INIT_04 => X"FFFFFFFC1FDFFCF104078D1F58E60032F53704F8AEFF88000A36B08171554B23",
      INIT_05 => X"E019A9EA6680C65FFFFFA0808C0000003FFFFC26B6FF022187A7FFC1E33BFEEF",
      INIT_06 => X"44506C72E7FFC0018333F0009218B6BB3A94308A990AE3BF40953E7D06AFF301",
      INIT_07 => X"7F6FFEC190FE04D9B5C7F8C88131472FF9FFFFFC3FBBEF71060FDE9B60420038",
      INIT_08 => X"A2CA222D17E1D347D9C8765C0BEAB001C07B1322FD0151FFFFFFDD1398000000",
      INIT_09 => X"FBFFFFF8FFFFFFFFFF0FFF7D4002003C12F969E637FFE0003130E000001C3A4D",
      INIT_0A => X"C23302F1535603FFFFFFFCD3800000007F53009311038298FEFF87FC000000FF",
      INIT_0B => X"483E6109F1FFC0013619C060000C025062E203F852FFE1CE59E87E1E2F22DB09",
      INIT_0C => X"6FFFF8C20DF90803FFFFF87C0000001FF9FFFFF07FFFFFFFFFFEFFF840000006",
      INIT_0D => X"7B6AD85599DFF633CFB8AC3B27FACB03C21004F9BA8C63FFFFFFF9A000000130",
      INIT_0E => X"19FFFFE07FFFFFFFFFFEFFF8000080666890C019A3FFA001BA0380600000581D",
      INIT_0F => X"C04004E3775841FFFFFFF0C0000000F007E76EC30F7F1824F0BFFF7F00001EFF",
      INIT_10 => X"C092821961FFA201082E000004105812AAFE80113179FA776FB3BC3A07BB0801",
      INIT_11 => X"3FC00EE30FFF1C6CF07FFF7F8001FFFE00FFFFC03FFF9FFFFFFBBFFC00008052",
      INIT_12 => X"7834D9413B79EC6EB57D625986B81E01C06400C0474280FFFFFFD280000000C1",
      INIT_13 => X"00BF7F803FF83FFFFFFFBF9F000000785294C0F561FFA200143024018C2D011E",
      INIT_14 => X"C0C448C0B771907FFFFF9680000000E07FF8BEE70FFE0C4A63FBFD3FC11BFF1C",
      INIT_15 => X"5067005A70FFE2001C7818015C2FF1AEC0B222227CFBEFBFDFF1E039836E4A21",
      INIT_16 => X"FE7E7EE71D7E20181FFFF0DFE01FF118003FFFC0FFF8FFFFFFFFFFFFA000C092",
      INIT_17 => X"8878A0687677DA0FF67CC459F0044A07E14408C3D131887FFFFFE600010800F0",
      INIT_18 => X"007FFFFFF8047FFFFFFFFFFE181048026020002FF0FFA0007C4810001E05FF77",
      INIT_19 => X"E31001C0E8A38333FFFFE00180000180FF5FFFE21D7E3037FFFE80DFFC0E7038",
      INIT_1A => X"0046C4938EFF3000600818001E00E740E44EA00611F6ADD3B61DF049D5C7ED07",
      INIT_1B => X"FFFFEF431DF4382FFFE5440EFC09C020003FFDFFC007FFFFFFFFFFFFFC30019C",
      INIT_1C => X"802640065FF42847F7D0B87BEACB8701C50083839E4588E3FFFFF00300000280",
      INIT_1D => X"301DEFC00007FFFFFFCFFFFFFF00813B601C644221FF9000600FC0002C40B701",
      INIT_1E => X"F4000284BAD3F00FFFFC705050020212AFFFEF401FFC787BFF8000033E010008",
      INIT_1F => X"E4EE244301FF8000E01E40003C003FAF2C4101F6BBE5E0CE486EF00AF8A38501",
      INIT_20 => X"FFFFFF41196C70FFFF80C0003F0306001019DF000003FFFFFFFFFFFFE7F001AB",
      INIT_21 => X"7DD5A0F7ADA60EBA1EB75431F4E08101E18000819797BC37FFFD00E0821C000F",
      INIT_22 => X"1870FC000003FFFFFFFFFFFF3FF801B478EDE00103FFC00090180030FE18F72C",
      INIT_23 => X"C0800EC1BBCAF83FFFFD01C142A00006FFFFFF0309EC7183F800C000F7060634",
      INIT_24 => X"7C3CE00087FF800010180001F609FA3A5805E6FDA5F58979DC77E80220F34E01",
      INIT_25 => X"FFFF7F8E0BF8F11FE0000000C7E30720183EF8000067FFFFFFFFFFFF9FBC04C6",
      INIT_26 => X"5A4524F63163ABC7FC055CA7E035CA01C38008898E1CBC09FFF5C1848000000C",
      INIT_27 => X"00FEF800001FFFFFFFFFFFFF9FCFC06EFD2EC00007FF8000C01000013181801E",
      INIT_28 => X"C71058E34C397C03FFF8738400000014FFFFFF8C1AD8F17FFF0000000FF80180",
      INIT_29 => X"F98EC0140BFF8000C0002000008280599E0C3082D330048BE26CC04E2606C181",
      INIT_2A => X"FFFFFF9C0A59F1FFFE000000039800E080653C0001FFFFFFFFFFFFFFFFCFC1AF",
      INIT_2B => X"1C05D08042318499FCFCDCCB72668801CC00BCA19D5A7C47FFF8913000000006",
      INIT_2C => X"C0437F801FFFFFFFFFFFFFFFFFDFE3FFF3F7EA95CFFF000000000000000030BB",
      INIT_2D => X"C6001CC01DEEB003FFFAE0900800000F1FFFFF1C0BD0E1F8E0000000078060F8",
      INIT_2E => X"E1D5F77BFFFF00000000000EE800006700394DD2C234891E21C608C29E000AA1",
      INIT_2F => X"0000000C010001C000000000040020CC2043FFFEFFCFFFFFFFFFFFFFFFC7E1B7",
      INIT_30 => X"0180FEFFFFF44808F280688027838361C00011F821C2760FFFECA32000000103",
      INIT_31 => X"88E3FFFFFF1FFFFFFFFFFFFFFF803F0FF302087823FF80002080003FFD078000",
      INIT_32 => X"F06001D4C3057F5FFFF1C200000002014002000C00008100000000001E000203",
      INIT_33 => X"FD1A0FC203FFB0002180003FFD07C80001E6FFFFFFF7608B53F720E8E1180221",
      INIT_34 => X"C0535800022000000000000003CF0FC78067FFFFFFFFFFFFFFFFFFFFF7C81F07",
      INIT_35 => X"603EFFFFFFB39495B50CD84758B806D1F00213F002064FDFFFFF701000000000",
      INIT_36 => X"C007FF03FFFFFFF0FFFFFFFFFF000E07FCFB8EFA0BFF9001810000FFFDFFC094",
      INIT_37 => X"C000339900024F9FE8FE900000008000C9D579000140000000000000037F83FF",
      INIT_38 => X"FFFBFFFFFFFF8001C10801FFFFFFDFFFFFFFFFFFFF4CC098C74CA02DD9500691",
      INIT_39 => X"2E773982026210000000000003FF63FFF00000003BF8FD6023FFFFFFFDB0C227",
      INIT_3A => X"FFFFFFFFFFC3CA6CC9F0C0BA4008403183B1018082021F8FE01C700000008000",
      INIT_3B => X"F8000003FFFFF07FF7BFFFFFFDB1816F9FFEFFFFFFFF8001C20803FFFFFFFFFF",
      INIT_3C => X"82C00008800433BFC021E000000100004642E382028101000000000001FFDFEF",
      INIT_3D => X"9C8FFFFFFFFF1801830003FFFFFFFFBFFE8783FFE7E75CB29456905C2DD420C3",
      INIT_3E => X"000126820F0020000000000001FFF860F8800001EFFFF85BFFEFFFFFF7F990EF",
      INIT_3F => X"FFC0001FEFFFCE89F01DF8C2FF9420798D00201800000F8D0671804000010000",
      INIT_40 => X"0880000001FFFF0027FF87FFE3FD810FBC0FFFFFFFFFB801808107FF7F7FDFFE",
      INIT_41 => X"8C006F1800001F080E4E80200001000000000103F80020000000000001FFE018",
      INIT_42 => X"720FFFFFFFE3BC8180133FEFDCFFFFFBFFFC000FFFFEDF6408BAB04A8FCE1279",
      INIT_43 => X"00000007C00000000000000001FFE0070800386800000319A50787FFFFF10007",
      INIT_44 => X"FFFC0001FFFFF8800D81FC00CD2E190385076483800017081ECE426E00050000",
      INIT_45 => X"E001FF780000019E3FC0000FFFF8003FE0FFDFFFFFEFBD0DF222FFFEFEFFFFFF",
      INIT_46 => X"80478303800003817FDC0742080000010000000000000000013FC00001DD8003",
      INIT_47 => X"A0E7DFFFFFFF3FDFEFA67FD9FEFFDFFFFF780001FFFFFFFF8FAE58F6F8D51983",
      INIT_48 => X"0000000000000000001FFFFFFFFEE707E001DF700000018022D000001FF8003F",
      INIT_49 => X"FE600001FF7FEFFF9C80303028AD1123C345C580800000867FDE0FCC00000003",
      INIT_4A => X"C0019E78000000803310006C07F0013EFFE7CFFFFFFFFFCFEFFEFFF9FFFFBFEF",
      INIT_4B => X"82060080000071861B7C144800000000000000000000000000000007FFFEFF3F",
      INIT_4C => X"9FFF8FFFFFFFF8CFEFFFFFF1FF7FBFFFE7800003FF7FFFFFF485800027FF8043",
      INIT_4D => X"000000020000000000000000001CFFFFC001FF700000000FE38000C00300015C",
      INIT_4E => X"FF000007FF3F01FFF6020008C1E688638000000000001977FBBC1C4000000000",
      INIT_4F => X"00019F000000019FFFF98000001000D81FFF8FFFFFFFFC17DFFFFFFFFFFFF1BF",
      INIT_50 => X"A1300080000401FE7FB81CE000000000000000000000000000000000000000F7",
      INIT_51 => X"3FE18FFFFFFFFC03FFFFFFFFFFFFFBF9FF80000FFE7003FFF30CD05C488C0983",
      INIT_52 => X"0000000000000000000000000000003D60001E000000009FFFFFFFF0000000F8",
      INIT_53 => X"FF9C001FF80003F9FB6E31579963088387830100000603FBF6B8240018000000",
      INIT_54 => X"7FFFFE30000001BFF007FFFFFF0000F07FE183FFFFFFFC079FFFFFFFFFFFEBF0",
      INIT_55 => X"820E0138000003FFF7782000000010400000078000000000000000000000003D",
      INIT_56 => X"FFF78BFFFFFFFC062FFFFFFFFFFFFFC0FFFC001FF80003FFFB3E0190D0EB0003",
      INIT_57 => X"00000F8000000000000000000000007F7FFFFFFC00000103FC0000FFFFF800F3",
      INIT_58 => X"FFF00067E000C3FFFB0FC1F008D600C384080000000001FFC31F300000001880",
      INIT_59 => X"007FFFFFFF000103FFF000001FCFFCE0FFFF0FFFFFFFFE079FFFFFFFFFFFFFF7",
      INIT_5A => X"8000795C000001FFF23E7E801000000000000E0080000000000000000010003F",
      INIT_5B => X"C1FF9FFFFFFFFEFF3FFFFFFFFFFFFFFFFF000003800040FFF9B4E0810FA700C3",
      INIT_5C => X"0000030000000000000000000000001F0001FFFFFFFFA3F83FFFC000000FFFFF",
      INIT_5D => X"FF800001800041FFFDC1507D01A980038000385C0000024BF23CFC80C0000000",
      INIT_5E => X"80011EFE7FFFFFFFFFFF7FC0000003FFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"80102E200000000FF006FE01800000000000000000000000000000000000000F",
      INIT_60 => X"3FFF07FFFFFFFF2EFFFFFFFFFFFFFFFFFFC000008000C1FFFDF1E167C4318203",
      INIT_61 => X"0380000000000000000000000000030E6001FC0003FFFFFFFFFFFFFFE0000000",
      INIT_62 => X"FFFF00180000C0FFDF877199E2000087C007A6600000000E00400C0000600000",
      INIT_63 => X"E001FC0000007FFFFFFFFFFFFFC00000000FFFFFFFFFFF063FFFFFFFFFFFFFFF",
      INIT_64 => X"C008A00000000007F03C800000000000038280000000000000000000000001FE",
      INIT_65 => X"000007FFFFFFFF863FFFFFFFFFFFFFFFFFFFFFC7FF80C03FE4F2405430300387",
      INIT_66 => X"0107E00E0004000000000000000000FFF003FE80000003FFF7FFFFFFFFFFFC00",
      INIT_67 => X"FFFFFFFFFFFFFA1FF06310710044030F000B300800000002D000000000000000",
      INIT_68 => X"F803FE000000000167FDFFFFFFFEF7FF000000007FFFFFBFFF7FFFFFFFFFFFFF",
      INIT_69 => X"0000101C00000205E000000380000000FFDFF00F801F80000000000000000013",
      INIT_6A => X"FF00000000FFFF07FFFFFE3FFFF1FFFFF1FF80FEC1FFFFFFFFE7701C80000007",
      INIT_6B => X"3FFBFFDF801F800000000000000000003003FEE80000010004F1FFFFFFFF01C1",
      INIT_6C => X"F1C18FFC000CFFFFFFFE8004000000038000604000000007E800001380000000",
      INIT_6D => X"0003FE83377C000001F3FFFFFFFFFFFC03FF80000000FFFC7FFFFF1FF7E03F7F",
      INIT_6E => X"0000000000000005E000077580000000FF000007FEFF00000000000000000000",
      INIT_6F => X"FFFFFFFC000000FFFFFFFEFFFF82F803E18107FC000ED811FFFE202004000203",
      INIT_70 => X"C080000007FFC7F000000000000000200003FCC7FFFFFF000067FFFFFFFFFF03",
      INIT_71 => X"81A10FFE001FF8101FFFA000861F8103000000000000000210000EA280000000",
      INIT_72 => X"0003FFFFFFFFFFE007FFFFFFCFFFFFFF00FFFEFFF8000000FFFFFFFFFFC70CC3",
      INIT_73 => X"00000000000000006000657C00000000008000000000E8CFFFE0000000000020",
      INIT_74 => X"FFC000FFFFFC000003FFFFFFFFFEF09801810FFE001FF80803FFE000810F8003",
      INIT_75 => X"000000000000100000000FFFE00000000001FFFFFFFFFF00CFFFFFFFC7FFFFFF",
      INIT_76 => X"C1010FFF001C1968005FE0004E070003000010000000000000003E6000000000",
      INIT_77 => X"000003F87FFFFF00C7FFFFFFFFFFFFDFFFFFC0000FFFFF000000FFFFFFFFFF80",
      INIT_78 => X"00000010000000000000180000000000C4000000000000000000000007F80000",
      INIT_79 => X"FFFFFFF00003FFF80000001FFFFFFF7FE18307FFB01C1BFC1040800007000003",
      INIT_7A => X"C600000000000000000000000000FCFEC0000003FFFFFF00E78FFFFFFFFFFFCF",
      INIT_7B => X"C10C01FF801C1B66300000029F00080300000030000000000000000000000000",
      INIT_7C => X"FB008000FFFFFF000FFFFFFFFFFFFF7FFF3E7FFFFF0000000000000000FFFFFF",
      INIT_7D => X"00000004000000000000000000000000E8180000000000000000000000000281",
      INIT_7E => X"FFBC3FFFFFFFFE00000000060000FFFFF1FF001E001C1B123200000000011803",
      INIT_7F => X"1F0000000000000000000000000003C00FFFF3FF1F7FFF830FFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFF9FE000181B13330060001C20000300000010000000000000000000000000",
      INIT_01 => X"00001FFFF0000F010FFFFFFFFFFFFFFFFFDE1E000FFFFFFF600000000101000F",
      INIT_02 => X"00000012000000000060000001800000600000000000000000000000000001C0",
      INIT_03 => X"F1FF3FFF0002FFFFBFFF0001FFE003C0FFF207FC00181B423111E0033E800003",
      INIT_04 => X"200000000000000000000000000001E00000000FFF1801001FFFFFFFFFFFFE7F",
      INIT_05 => X"03FF0FFF001F3B027103E3FE76C0000300000006000000000000000000800000",
      INIT_06 => X"000000000FFF01001FFFFFFFFFFFFC7FE07F1CFFFF3C0001FFFFFF0003FFFF00",
      INIT_07 => X"00000020000000000000000000000000000000000000000000000000400000E0",
      INIT_08 => X"E09C007F7E7FFC0000FFFFFFF3FFFFFC0007FDFF801F3F92710FE20064FC0007",
      INIT_09 => X"800000000000000000000000400000B0000000000003FFF01FFFFF3FFF3FFC1F",
      INIT_0A => X"FFF0FFFFE01F3E02711FE305FC58000300000000000000000000000000000000",
      INIT_0B => X"000000000000003FFFFFFE3FFE1FFC0FE1FC001F3E3FFFC10000007FFFC007FF",
      INIT_0C => X"00000000000000000000000000000000000000000000000000000000000000D0",
      INIT_0D => X"C7B8000F3E7FFFE13FFC0000700100C03FFFF3FF203F3202713FE3C7FCF00003",
      INIT_0E => X"00000000000000000000000000000078000000000000000003FFFC1FFC1FFC0F",
      INIT_0F => X"0007F01C013FB3E273FFE3FFF080000703800000000000000000000000000000",
      INIT_10 => X"0000000000000000000003FFFE9FFE0E00000000022000001F0FCFFF01000000",
      INIT_11 => X"0180000000000000000000000000000680000000000000000000000000000078",
      INIT_12 => X"000000000000000000031CCFFFBC000000000480003FF9E273FFF3FFC08C0003",
      INIT_13 => X"F800878000000000000000000000003800000000000000000000000007FFFE00",
      INIT_14 => X"00000098003FB80372FFE1FFF100000300800008000000000003802000000006",
      INIT_15 => X"00000000000000000000000000007FE0000000000620E0000001039FFF07FF80",
      INIT_16 => X"03800008000000000003807E00000000FDC06790401F8000000000000000001C",
      INIT_17 => X"FE00000F0000800000000000000000B800000000003FB803E37FC0FFFFFE0002",
      INIT_18 => X"FFF9E6B0E07FF800000000000000001E0000000000000000000000000000007F",
      INIT_19 => X"00000000003FB803FB0300000FFFFE8600800008000000000003801400000000",
      INIT_1A => X"000000000000000000000000000000001FF0FFFFF80000000000000000000000",
      INIT_1B => X"00000008000008000000001C00000030FFF9E431F87E0600000000000000001E",
      INIT_1C => X"003FFFFFFE7FFFE0000000000000000000000000001FF802FF00000000FDF807",
      INIT_1D => X"FFF07C40FE38030001E000000000001B00000000000000000000000000000000",
      INIT_1E => X"00000000001FB0037F00000000C000030000000800000C000000013000000004",
      INIT_1F => X"80000000000000000000000000000000001FFFFFFEFFFFF6C000000000000000",
      INIT_20 => X"00000010000004000000010000000802FFFCFDEC7FFE2100002000001C00005F",
      INIT_21 => X"004FFFFFFFFFFFFFFFFF00000000000000000000001F3003FFFFE1C800000002",
      INIT_22 => X"FFFE7FFE77FF7000000001001D8000FFC0000000000000000000000000000000",
      INIT_23 => X"00000000003F3003FBFFE3FFFB00000300000010020000000001000000000600",
      INIT_24 => X"E0000000000000000000000000000630E27EFFFFFFFFFFFFFFFFF00000000000",
      INIT_25 => X"00000100020000000000803A00000000FFFFFFF767FFFF0001C0000000803C3F",
      INIT_26 => X"F7FFFFFFFFFFFFFFFFFFFFFFFD00000000000000003F30037F4FA2FFFFFFFF84",
      INIT_27 => X"FFFFFEB70EFF7F8001F0600000000073E000000000000000000700C200C40FF9",
      INIT_28 => X"00000000001F7003F3F023A7FFFFFFC60000010002000C000000006B00200001",
      INIT_29 => X"00000000000001E03041C777E04FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0",
      INIT_2A => X"000001202003FF000000004800E00004FFFEF4300233FFB80000E18080000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000000003FF39E33FE5803782",
      INIT_2C => X"FFFFF0380001FFBE0000E1818000000000000000000100803AE0DF1F307FFFFF",
      INIT_2D => X"FFFFFFFE000000037F01C27FFFFFF780000081020003FFF3E00009F8198000F8",
      INIT_2E => X"00000000000300001807FFC71FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"000001200003FFFFFFF002F819E00070FFFFFE1800009FFE0000700080000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFBE8AAFFFFFFFFE7",
      INIT_31 => X"FFFFFF8000301DF000000000000100000000000001800000F400FFFFBFFFFFFF",
      INIT_32 => X"FFFFFFFFFF6EFFCFFFFDE73FFE01FFE7000011000002FFFFFF78007818200000",
      INIT_33 => X"0000000000000003C000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"00001101C003FFFFFFFFF9FB98000000FFFFFFC00078FC780000000000000000",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFF80C8E8004023EFDFFF8302",
      INIT_36 => X"F3FFFFE800387E180000000000000000010000000000000108037FFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFBBD0088510266F1FFFFFC600001101897FFFFFFF8007C3C0000000",
      INIT_38 => X"0300000000000000080BCFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFBEFFFFFFFF",
      INIT_39 => X"00001200083FFCFFFFFFF600B9804000FF7FFFF8000000000000000000000000",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFBFFBFFF9FDFC79FFFFFFFFFFE00C87B0600007FFFE7",
      INIT_3B => X"FF7BFFFE0FFC00F700000000070000000100000000000000007FC7FC7EFCFFFF",
      INIT_3C => X"F1E7FFFFFFFFFF6F0CF157F7C003FF4E000032080BFBE7FFFFFFFFFFF5000000",
      INIT_3D => X"00000000000000000700FF00038F4D1FFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFB",
      INIT_3E => X"8300000E0FFFFFE7FFFFFFFF04800000FFFF7FFE078384070000000000180000",
      INIT_3F => X"FEFFFFFFFFFFFFFFFFFFFFFFFFFFE7FE78607C7FFFFFFFFFF07F77F09FC18EBF",
      INIT_40 => X"FFFFFEFF3E83C00300000000003800003000000000000000000000000000000F",
      INIT_41 => X"47B0B78FFFFE1807F80FFEFF3F39DF8F7FFFE0CC3FFFFFFFFFFF7FFFC1060000",
      INIT_42 => X"300000000000000000000000000000048010000FFFFFFFFFFFFFFFFFFF1F87CE",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFF9CFFF7FFFFFFE079EC04C000000000000008000",
      INIT_44 => X"00000000FFFFFFFFFCFF6E91C00000000003CFE2FFFFFF37F803D8179FFF1FEF",
      INIT_45 => X"FFFFFFFF9FF07C00000000000000000000000000000000000000000000010000",
      INIT_46 => X"00017FFF000000000000008FCFFF3FEFF7FFFFFFFFFFFFE00FFFFFFFF9AFFFFF",
      INIT_47 => X"00000000000000000000000000000000000300FFFFFFFFFFFFFFFFFE77000000",
      INIT_48 => X"FDFFFFFFFFFFFFFC801FFFFFF9CFFFFFFFFFFFFFFFFFFFE38180000000000100",
      INIT_49 => X"0000007F1FFFFFFFFFFEFF49000000000000FFFFFFFFFFFFFC0003CF0FFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFF7C3C000000000000000000000000000000000000000000000",
      INIT_4B => X"013FFFFFFFFFFFFFFFFFFFF0000FFFFFFFFFFFFFFFFFFFFF8FFFFFFFF9CFFFFF",
      INIT_4C => X"0000000000000000000000000000000000000000033FFFFFFFFF600000000000",
      INIT_4D => X"7F0FFFFFFFFFFFFF7C9FFBFFF18FFFFFFFFFFFFFFFFDB00B0080000000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEFFC000000001FFFFFFFFFFFFFFFFFE600000E",
      INIT_4F => X"FFFFFFFFFFF9061900000000000000000000000000000000000000000000003F",
      INIT_50 => X"FFFFFC000000000000000000000000087F5FBFFFFFBFFFFEBFBAFFFFF19FFFFF",
      INIT_51 => X"00000000000000000000000201FF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"6EFFBFE7FDFFF33FE3FE03CFE19FFFFFFFFFFFFFFFE71C7C0000000000000000",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0703FFF0000000030420781E",
      INIT_54 => X"FFFFFFFFFFFFFFFF3FC02010000000C00000000000000000008000074FFBFFFF",
      INIT_55 => X"FFFF27F97FFFC0861ECB108004101C0F0E830839F9898F5DCFFFE76E415FFFFF",
      INIT_56 => X"000000008000000000007FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"00007C380CE187CC4F188007CD1FBE0FFFFFFFFFFFFFFFFFFFC0F80000000880",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000300000000001024400000008060E",
      INIT_59 => X"FFFFFFFFFFFFFFFFFF00F89E00000000000000FFFFFFFCFF7FFFFFFFFFFFFFFF",
      INIT_5A => X"E000000000000000000000000000000F000011A1CE02FFFF006A003783800000",
      INIT_5B => X"000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FE1FFFFFF",
      INIT_5C => X"00DB1A810007FFFF10EE003006000000FFFFFFFFFFFFFFFFFFDD1FFFF9000000",
      INIT_5D => X"FFFD033CFFFFFE8FFFFE00080007FFFFC00000000000000000000000001C001F",
      INIT_5E => X"FFFFFFFFFFFFFFFEFFFF7FFFFFFF000000C103FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"800000000000000000000000001E050EC011020801FFFFFF7EFE000000000000",
      INIT_60 => X"F9FF27FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000009F000000000000003F",
      INIT_61 => X"0010023F8FFFFFFFFFFFF80000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFF800C10000C1F800000000000000000060001E0000000000000010000C000E",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EEE7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0020001E0000000000000000000E000006001FFFDFFFFFFFFFFFFE0000000000",
      INIT_65 => X"FF000C00000FFFFFFFFFFFFFFFFFFFFFFFF00070000000700000060000000000",
      INIT_66 => X"066FFFFFFFFFFFFFFFFFF20000000000FFFFFFFFFFFFFFFFFFFFFFFFFBBFFFFF",
      INIT_67 => X"FF6000200000000000000000000000000070000E0000000000000000000E0600",
      INIT_68 => X"FFFFFFFFFFFFFFFFFBFFFFFFFF0F3F80FFF8000000003FFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"006000000000000000000000000200001FFFFFFFFFFFFFFFFFFFE00000000000",
      INIT_6A => X"0FFF00000000003FFFFFFFFFFFFFFFFFFC000000000000000000000000000000",
      INIT_6B => X"3FFFFFFFFFFFFFFFFFFE000000000000FFFFFFFFFFFFFFFFF3E6000000000000",
      INIT_6C => X"F800000000000000000000730000000000000000000000000000000000019000",
      INIT_6D => X"FFFFFFFFFEFCCDE003600000000000000080100000000C007FFFFFC7C73FFFF9",
      INIT_6E => X"000008000000000000000000001FFFFFFFFFFFFFFFFFFFFFFEF0000000000000",
      INIT_6F => X"0000000000000000000FFF000007F10000000000000000000000001000000000",
      INIT_70 => X"FFFFFFFFFFFFFFFFFC80000000000000FFFFFFFFFFFCCDF01240000000000000",
      INIT_71 => X"000000000000000000000000000000000000000000000000000000001B3FFFFF",
      INIT_72 => X"FFFFFFFBFFFFE160000000000000000000000020000000000000000000002000",
      INIT_73 => X"0000000000000000000001FEFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000",
      INIT_74 => X"0000006000000000000000000000000010000000000380000000000000000000",
      INIT_75 => X"FFFFFDFFFFFFFFFFFC00000000000000FF3FFFFFFFFFF30F3000800000000000",
      INIT_76 => X"780000000000000000000180000000000000000002000000000040FFFFFFFFFF",
      INIT_77 => X"FFE7FFFFFFFFFFFFF03800000000000000000000000000000000000000030000",
      INIT_78 => X"00000000018000000DFFFFFFFFFFFFFFFFFFFFFFFC3FFFFFC000000000000000",
      INIT_79 => X"0000000000000001000000000000000000000000000000000000000000000000",
      INIT_7A => X"FFFFFFFFFFFFFFFC0000000000000000FFF3FFFFFFFFFCC7F01E800000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000077FFFFFFFFFFFFFFF",
      INIT_7C => X"FFF0FFFFFFFFFCE7800380000000000000000000000000000000000000000000",
      INIT_7D => X"000000000000003FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFE00000000000000000",
      INIT_7E => X"0000000000000000000002000000000000000000000000000000000000000000",
      INIT_7F => X"FFFCFD7001FFC3000000000000000000FFF0308FFF1E00000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized14\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized14\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized14\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00000000000000000000000000000000000000000000013FFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFF81000E0000000000000000000000000000000000000000000000000000000",
      INIT_02 => X"0000000000000FFFFFFFFFFFFFFFFFFFFFFFF800E0FE03800000000000000000",
      INIT_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_04 => X"FE180000E000C7800000000000000000FFFC3600000000000000000000000000",
      INIT_05 => X"00000000000000000000000000000000000000000009FFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFF7FE080000000000000000000000000000000000000000000000000000000",
      INIT_07 => X"0000000006DFFFFFFFFFFFFFFFFFFFFF808001FFFFFFC7C00000000000000000",
      INIT_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_09 => X"E3007FFFFFFF93800000000000000000FFFEFFFFC00000000000000000000000",
      INIT_0A => X"000001000000000000000000000000000000000037FF3FFFFFFFFFFFFFFFFFE7",
      INIT_0B => X"FFFF7FFFE10001E0000000000002000000000018000000000000000000000000",
      INIT_0C => X"000000B7FFFFFFFFFFFFFFFFFFBFFF840000F3FFFFFE00000000000000000000",
      INIT_0D => X"00000000000C0000000000000000000000000000000000000000000001C00000",
      INIT_0E => X"200E07FFFFFF00000000000000000000FFFFFFFFF10303E00000000000060000",
      INIT_0F => X"00000000000000000000000001C10000000000BFFFFFFFFFFFFFFFFFFFFFE304",
      INIT_10 => X"FFFFFFFFF0030080000000000076000000000000000780000000000000000000",
      INIT_11 => X"0000CE7FFFFFFFFFFFFFFFFFFFFFE000247FFFFFFFC800000000000000000000",
      INIT_12 => X"000000000000F000800000000000000000000000000000000000000000010000",
      INIT_13 => X"0067FFFFFC6020000000000000000000FFFFE7FFFC8001C00000E00000F00000",
      INIT_14 => X"000000000000000000000000040000000000FFFFFFFFFFFFFFFFFFFFFFF7E000",
      INIT_15 => X"FFFFE3F8F8002FF10000000000FC00000000000000000000E000000000000000",
      INIT_16 => X"0000FFFFFFFFFFFFFFFFFFFFFFF0000002FFFFFFF9FF00000000000000000000",
      INIT_17 => X"000000000000000000000000000000000000E000000000000000000000010000",
      INIT_18 => X"008FFFFFFFFF08000000000000000000FFFFE37800013FF00000000001380000",
      INIT_19 => X"0000FF00000000000000000044000100021FFFFFFFFFFFFFFFFFFFFFFFE00000",
      INIT_1A => X"FFFFFE300001FFF80000000003F0000000000000000000000000000000000000",
      INIT_1B => X"00FFFFFFFFFFFFFFFFFFFFFFFC0000000187FFFF7FFF00000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000003F80000000000000000001001800",
      INIT_1D => X"003FFFFFFFFF80000000000000000000FFFFFC000000FFFC000001E000000000",
      INIT_1E => X"00000000000000000000000000F83F30F2FFFFFFFFFFFFFFFFFFFFFFC0000000",
      INIT_1F => X"FFFFC0006001FFFF800000F00000001000000000000000000000000000000000",
      INIT_20 => X"07FFFFFFFFFFFFFFFFFFFFF003000060029FFFFFFFFC00000000000000000000",
      INIT_21 => X"00000000000000000000000000000000000000000000000000000038007101F6",
      INIT_22 => X"0000F79FFFFC000000000000000000003CCF0000F805FFFFF080000000001800",
      INIT_23 => X"000000000000000000000018677181F63FFFFFFFFFFFFFFFFFFFFF8000030000",
      INIT_24 => X"80410000380DFFFFF860000000001C0000000000000000000000000000000000",
      INIT_25 => X"7FFFFFFFFFFFFFFFFFFFFE0000F000000000001FFFF800000000000000000000",
      INIT_26 => X"00000000000000000000000000000000000000000000000000000880FF71DFFF",
      INIT_27 => X"1CF8C07FFFF000000000000000000000F3000000083CFFFFFC7C000000003C00",
      INIT_28 => X"00000000000000000112800003FFDFFE7FFFFFFFFFFFFFFFFFF2E00003E44000",
      INIT_29 => X"F0000000003FFFFFFFFD00000000000000000000000000000000870000000000",
      INIT_2A => X"FFFFFFFFFFFFFFFFFF8FC0000E0000000001FFFFFBE000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000016032E10108FF9FFF",
      INIT_2C => X"0000FFFFF0E000000000000000000000FF9C0060003FFFFFFFFFC00000000000",
      INIT_2D => X"000000000000000000FFC7733BFBFFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INIT_2E => X"FFFFC10000E0FFFFFFDFE0000000000000000000000000000000000000000000",
      INIT_2F => X"FFFFFFFFFFFFFFFEC7600000000000001839FFFFE08000000000000000000001",
      INIT_30 => X"00000000000000000000000000000000000000000000000804FFFFFFFFF3FFFF",
      INIT_31 => X"3CDFFFFFC00000000000000000000002FFFFFF0F0000FFFFFFEC000000000000",
      INIT_32 => X"0000000000008060F7FDFFFFFFFBFFFFFFFFFFFFFFFFFFE0070000000E300000",
      INIT_33 => X"FFFFFFC79000FFFFFFE000000000000000000000000000000000000000000000",
      INIT_34 => X"FFFFFFFFFFFFFCC8000007F7FFFDFF73FCFFFFFF800000000000000000000000",
      INIT_35 => X"000000000000000000000000000000000000000300C010780FFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFF700000000000000000000E000FFFFFFF820003FFFFFE0000000000000",
      INIT_37 => X"00000000000016019FFFFFFFFFFFFFFFFFFFFFFFFFFFDC0000000FFFFFFFFFFF",
      INIT_38 => X"FFFFFFFF0000001FFF8000000000000000000000000000000000000000000000",
      INIT_39 => X"7FFFFFFFFFFB60000C0041FF037FFFFFFF7FFF20000000000000000000010000",
      INIT_3A => X"00000000000000000000000000000000000000E0003F4FC1BFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFF000000000000000000000000004FFFFFFFC000000007000000000000000",
      INIT_3C => X"000418F4C003CDFF3FFFFFFEFFFFFFFFFFFFFFFFFFE000000C0FFFFFFFFFFFF9",
      INIT_3D => X"FFFFFF1C000000000001C0000000008180000000000000000000000000000000",
      INIT_3E => X"FFFFFFFFFE80000007FFFFFFFFFFFFF1FFFFF800000000000000000000000000",
      INIT_3F => X"00000000000000000000A000030000000C40FF7FF8FFFFFF3FFFFFFFFFFFFFFF",
      INIT_40 => X"FEFFF200000000000000000000000000FFFFFD00000000000001E00000000000",
      INIT_41 => X"0F00793FF73FFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0000000FFFFFFFFFFFFFFBB",
      INIT_42 => X"FFFE7B8000000000000000000000000000000000000000000000E086FF078000",
      INIT_43 => X"FFFFF80E000000000FFFFDFFFFFFE7FF7F700000000000000000000000000000",
      INIT_44 => X"0000000000000000001F03843F07C4FCCF4E7937FFFFFF7FFFFFFFFFFFFFFFFF",
      INIT_45 => X"83000000000000000000000000000000FFFF07E01E0000000000000000000000",
      INIT_46 => X"CCFE187EFEFFFF7FFFFFFFFFFFFFFFFFFFFFF00E00000000058001FFFFFFE3F8",
      INIT_47 => X"FFFE07FCFF80000000000000000000000000000000000000001FB70E06E7E3FC",
      INIT_48 => X"FFFE018000000000000000007FFFE179FC000000000000000000000000000000",
      INIT_49 => X"0000000000000006E3F6FFB8FE3F983FFFFE3BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"F8000000000000000000000000000000FFFF7FFFFF8800000000000000000000",
      INIT_4B => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8838000000000000000000000023F",
      INIT_4C => X"FFFF29FFFFFE900000000000000000000000000000000015E3FFFFFEFF3FFD3F",
      INIT_4D => X"FE00000000000000000000000000000400000000000000000000000000008000",
      INIT_4E => X"000000000000003FF7FFFFFFFFFFFF7FFF8EFFFFFFFFFBFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"00000000000000000000000000000000FFF0010FFF8E00010000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003013000002020",
      INIT_51 => X"FE000018000000000000000000000000000000000300003FFFFFFFFFFFFFFFFF",
      INIT_52 => X"8000000000000000000007FF0000008000000000000000000000000000000000",
      INIT_53 => X"0000000210F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_54 => X"00000000000000000000000000000000FF00001C000000180000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000000001FFCFF1001980",
      INIT_56 => X"C00000000000003C000000000000000000000004E1E03EFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"000000000000000000007F99FF843E8000000000000000000000000000000000",
      INIT_58 => X"00000807F3E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000",
      INIT_59 => X"0000000000000000000000000000000000000000000000300000000000000000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000F9D80BF9000",
      INIT_5B => X"00000000000000000000071FFFE0000000001C3EEFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_5C => X"0000000000000000000000000001000000000000000000000000000010000000",
      INIT_5D => X"0003CFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFEE00000",
      INIT_5E => X"000000000000000000000000000000010080000000000000000019FFFFE00000",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000308000000",
      INIT_60 => X"000000000000000000007FFFFFF00000001DFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"0000000000000000000000000000000000000800000000000000000000000003",
      INIT_62 => X"3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000",
      INIT_63 => X"0000000000000000000000000000000304000000000000000007FFFFFFFFF400",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFF000000000000700006180007800000000000000000",
      INIT_65 => X"1000000000000007FE7FFFFFFFFFFE13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"000027FFFFFFFFFFFFE0000000000000000603E0000000000000000000000001",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000",
      INIT_68 => X"0007DFF0000000000000000000000001C00000000000000FFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFF1C00000000000000007FFFFFFFFFFFFFF000000000000",
      INIT_6A => X"C001FF800000300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF",
      INIT_6B => X"00001FFFFFFFFFFFFFFFC08E80000000000000F0000000000000000000008001",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000",
      INIT_6D => X"0000000000000000000000000001C00000F00FC0000FF93FFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFE0000000000000000001FFFFFFFFFFFFFFFF3BFFC0000100",
      INIT_6F => X"00800000F99FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"000FFFFFFFFFFFFFFFF8FFFF0000000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0100000000000000",
      INIT_72 => X"0000000000000000000000000000000000CFF1EFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFE000000000000000000006FFFFFFFFFFFFF84000000000000",
      INIT_74 => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"000001FFFFFFFFFFFC0000000000000000000000000000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000",
      INIT_77 => X"000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFF8000000000000000000000001FFFFFFFFFFFC000000000000000",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"00003FFFFFFFFFFC000000000000000000000000000000000000000000000001",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000",
      INIT_7C => X"00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFF80000000000000000000000003FFFFFFFFFFE00000000000000000",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"003FFFFFFFFFFE00000000000000000000000000000000000000000000000001",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF90000000000000000000000",
      INIT_01 => X"00000000000000000000100000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFC00000000000000000000000000FFFFFFFFFFF8000000000000000000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"03FFFFFFFFFFF000000008000000000000000000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1000000000000000000000000",
      INIT_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFF80000000000000000000000000CFFFFFFFFFFE00000000080000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFC000000000800000000000000000000000000000000000000000C",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001",
      INIT_0B => X"0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFF000000000000000000000000017FFFFFFFFFFFE000000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFF000000000000000000000000000000000000000000000000000007",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0000000000000000000000000007F",
      INIT_10 => X"00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFE0000003E00000000000000000037FFFFFFFFFFF0000000000000000000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFE0000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE700000003800000000000000000F7FF",
      INIT_15 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FE0300000000000000000000000FFFFFFFFFFFFD000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_18 => X"FFFFFFE000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000007CFFFF",
      INIT_1A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"00000000000000000000030000FFFFFFFFFFFFC0000000000000000000000000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF",
      INIT_1D => X"E7B7F80000200000000000000000000000000000000000000000000000000000",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000000000000FCFFFFFF",
      INIT_1F => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"00000000000000000003C23FFFFFFFFFF00000000C2000000000000000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_22 => X"FC0400000C000000000000000000000000000000100000000000000000E30004",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF87000000000000000000000003FFFFFFFFFF",
      INIT_24 => X"000000007C0000000000000003E700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"000000003C00000000003FFFFFFFFFFFFE000000000000000000000000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_27 => X"F000000000000000000000000000000001C000007C0000000004000007C601F0",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFEFC00000000000000000000001FFFFFFFFFFFFFF",
      INIT_29 => X"01E0000000000000000C3C001FFF01F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0000000000010000017FFFFFFFFFFFFFA0000000000000000000000000000000",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF47003001",
      INIT_2C => X"0000000000000000000000008000000003300000000000000801E000093FC000",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFF8980000000000000000030000007FFFFFFFFFFFFF",
      INIT_2E => X"06100000000000000000E00000208000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"000000000000000000FFFFFFFFFFFFFFE7000000000000000000000000000000",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000",
      INIT_31 => X"C00000000000000000000000000000000E0F0000000000000000C0100001E000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFF800000000000000000000000001FFFFFFFFFFFFFF",
      INIT_33 => X"07FE000000000000000000180001F000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000003C0080003FFFFFFFFFF800000000000000000000000000000000000",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000",
      INIT_36 => X"40000000000000000000000000000000000C0000000000000000001E0000F800",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFF0000000000000000C00380000007FFFFFFFFFFE3C0",
      INIT_38 => X"00000000000000000000000F80003800FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFF",
      INIT_39 => X"000000800000000002FFFFFFFFFFC1F800000000000000000000000000000000",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE60000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000008",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFE00000000000000000800000000000FFFFFFFFFFC000",
      INIT_3D => X"0000000000000000000070000000000CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"000000800000000000185FFFFFFFC60002000000000000000000000000000000",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0002000000000",
      INIT_40 => X"0100000000000000000000000000000000000000000000000000000000000010",
      INIT_41 => X"FFFFFFFFFFFFFFFFE20000000000000000000000000000000000033FFF100000",
      INIT_42 => X"00000000000000000000000000000010FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"0000000000000000000000FFFF00000000006000000000000000000000000000",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000003C000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000020",
      INIT_46 => X"FFFFFFFFFFFFFFFF1C0000000078000000000000000000000008E0EFF4000000",
      INIT_47 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"0000000000000300000037FFFC00000000000000000000000000000000000000",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000780F00000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000003",
      INIT_4B => X"FFFFFFFFFFFFFF988000003000034000000000000000000000001FFFF8000000",
      INIT_4C => X"00000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000080000007DF3000000000000000000000000000000000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE00080001FE1001C000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000003800000",
      INIT_50 => X"FFFFFFFFFFFFE400000001F33C01E000000000F00000008000000E8C00000000",
      INIT_51 => X"00000000000000000000800007800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"000003FC800000008000CCE00000000000000000000000000000000000000000",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC01CC00001819000C000",
      INIT_54 => X"0000000000000C00000000000000000000000000000000000F00200007000000",
      INIT_55 => X"FFFFFFFFFFF603F20000000000000000000007FFC0000061C07BC120000E0000",
      INIT_56 => X"00000000000000000F800C0006000081FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"000003FFE00001600018C0000000000000000000000006000000000000000000",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC003860000000000000000",
      INIT_59 => X"0000000000000E00000000000000000000000000000000000F80000000000080",
      INIT_5A => X"FFFFFFFFFE0000000020000000000000000007FFF80000010010800000000000",
      INIT_5B => X"00000000000000F80000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"000007FFF8000004001E00000000000000000000000030000000000000000000",
      INIT_5D => X"FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFC80070000000000C00000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000380000000000000000",
      INIT_5F => X"FFFFFFF8C00F78000000000E0000000000000FFFF8000000001E00000C000000",
      INIT_60 => X"00000000000000000000000000000000FFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFF",
      INIT_61 => X"00000FFFF3800000000F00800000000000000000000000000000000000000000",
      INIT_62 => X"FFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFBF13D00038004000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"FFFFFF0FFFF00003000C18000000000000000FFFFFC000000000030000000000",
      INIT_65 => X"00000000000000000000070000000000FFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"00001E3FFFE00000000000000000000000000000000000000000000000000000",
      INIT_67 => X"FFFFFFFFFFFE09FFFFFFFFFFFFFFFFFFFFFFFFFFFC000F8E3004000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000003C00000000001",
      INIT_69 => X"FFFDFEFFF0003FFF00020000000000000000048FFFF000000000000000000000",
      INIT_6A => X"00000000000000000001800000000000FFFFFFFFFFFC07FFFFFFFFFFFFFFFFFF",
      INIT_6B => X"00000C00FFF60000000000000000000000000000000000000000000000000000",
      INIT_6C => X"FFFFFFFFF3F0FFFFFFFFFFFFFFFFFFFFFFF0FFFC00CFFFBF007C000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"F7FFF3C087FFF01881FC00002000000000000F00FFFF00000000000000000000",
      INIT_6F => X"00000000000000000000000000000000FFFFFFFFE3F1FFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"00001F00FFFF0380000000000000000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFE81BFFFF00DE01F0000070000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000004",
      INIT_73 => X"FEFF83BFFFF030FE000000000000000000071E00FFFF83000000000000000000",
      INIT_74 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"00001E00FFFF8000000030000000000000000000000000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA007C0000800000000000",
      INIT_77 => X"0000C00000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"FFFFFFFFF7FE00FC0D3800000000000000000E80FFFFC0000000300000000000",
      INIT_79 => X"000000000000000000000000C0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"00001E00FFFFC000000058000000000000000000000000000000000000000000",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99CFA00C01EC0000000000000",
      INIT_7C => X"00000000000000000000000000000000000000000000008000000003E0000000",
      INIT_7D => X"FFFFFC0200E060801F0000000000000000001FFFFFFFC0000000180000000000",
      INIT_7E => X"000000000000000000000003E0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"00000FE7FFFFC00000000C000000400000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  port (
    \douta[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized15\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized15\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized15\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7098340C000000100000000000000",
      INIT_01 => X"00000000000000000000000000000000000000000000000000000007E0000000",
      INIT_02 => X"FFE000006080000000000000000E000000000FE3FFFFE0000000060000004003",
      INIT_03 => X"000000000000000000000007F8000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"00000003FFFFE000000003000000000000000000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0C004200001810000000000D83E00",
      INIT_06 => X"00000000000000000000000000000000000000000000000000000007F8030000",
      INIT_07 => X"FF6E828180000100000000000081100000000000FFFFF0000000010000000000",
      INIT_08 => X"000000000000000000000003F8020000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"000000003FFFF000000000000000000000000000000000000000000000000000",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0F01870000000000000000C10000",
      INIT_0B => X"0000000000000000000000000000000000000000000000000000000120000001",
      INIT_0C => X"FFF907C007800000000000000004E00F0000000003FFF0000000000000000000",
      INIT_0D => X"00000000000E00000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"00000000001FF000000000000000C00000000000000000000000000000000000",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5FF0006800000000000001880003E",
      INIT_10 => X"0000001C00000000000000000000000000000000000F00010000000000000001",
      INIT_11 => X"FFFE8000227800000000000F900003FC00000000000FF800000000000000E000",
      INIT_12 => X"000000000000000000100000000C0001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"800000000004F800000000100000E00000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E80367800000000000018000100",
      INIT_15 => X"000000000000000000000000000000000000000000000000000000001E000000",
      INIT_16 => X"FFFF98100018E080000001000280080080000000000000000000000C00000000",
      INIT_17 => X"0000000000000000000000001F000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"0000000000000000000000060000000000000000000000000000000000000000",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF007F000000800000000003000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000007000003",
      INIT_1B => X"D8E603C200000000000000000000070000000000000000000000000000000000",
      INIT_1C => X"00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"0000000000000000000000000000000000000000000000000100000000000000",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000",
      INIT_1F => X"0000000000000000018000000000000000000000000000000000000000000003",
      INIT_20 => X"FFFC000000000000000000000000000000000000800000000000000000000000",
      INIT_21 => X"0000000000000000000380000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000180000000000000",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC83FFFF000000000000000000000000000000",
      INIT_24 => X"000000000000000000C0000000000000000000000000000000C0C0000000001F",
      INIT_25 => X"9C00000000000009000000000000000000000000000600000000000000000000",
      INIT_26 => X"000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_27 => X"0000000080000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000",
      INIT_29 => X"000000000000000000000000000000000000000000000000000000000000000F",
      INIT_2A => X"0000000000000000000000000000000000000000800000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_2C => X"0000000300000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3001000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000003607",
      INIT_2F => X"0100000000000010080000000000000000000003000400000000000000000000",
      INIT_30 => X"00000000000000000000000000007F0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFEFEFEE000000000000060000000000000000000",
      INIT_33 => X"000000000000000000000000000000000000000000000000000000000000780F",
      INIT_34 => X"00000000000000000003C000000000000000000000000000C000000000000000",
      INIT_35 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFC0",
      INIT_36 => X"0000000C400002238C8C00000000000000000000000000000000000000000000",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFED90000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000003F0001E000",
      INIT_39 => X"000000000000000000180000000000000000001EC00000C8F282000000000000",
      INIT_3A => X"00000000000000000000003F0000F004FFFFFFFFFFFFFFFFFFFFFFFF7F380000",
      INIT_3B => X"0000001F000000D8760000000000000000000000000000000000000000000000",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFF0FF8008004000000003C00000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000004107",
      INIT_3E => X"00000001C57F800001000000000000000000003F3000007C3630000000000000",
      INIT_3F => X"0000000000000000000000000000038FFFFFFFFFFFFFFFFFFFFFFFFC0E000001",
      INIT_40 => X"0000600FC000007C063100000000000000000000000000000000000000000000",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFF0C1E00000000000007EFF100000000000000000000",
      INIT_42 => X"000000000000000000000000000000000000000000000000000000000000003F",
      INIT_43 => X"00000008E0200000000000000000000000040080008000FC02C0060000000000",
      INIT_44 => X"000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFCF20000006",
      INIT_45 => X"00000000080000E8000000000000000000000000000000000000000000000000",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFF800000E00010001C0030000C000000000000000",
      INIT_47 => X"00000000000000000000000000000000000000000000000000000000000001F3",
      INIT_48 => X"010000000387000000000000000000000004E880080000C00000800000000000",
      INIT_49 => X"0000000000000000800000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF000003E",
      INIT_4A => X"003000C0000F8162100000000000000000000000000000000000000000000000",
      INIT_4B => X"FFFFFFFFFFFFFFFFFF19FFFEC00000B8088000001F07C0000000000000000000",
      INIT_4C => X"000000000000000000000000000000000000000000000003E000000000000007",
      INIT_4D => X"1E00808FE00F00000000000000000000000001000F1B01F81C08000000000000",
      INIT_4E => X"0000000000000000C000000000000007FFFFFFFFFFFFFFFFFFF8FFF000006000",
      INIT_4F => X"000000001C0C003C180000000000000000000000000000000000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFF7F800000FC00C000001FC0000000C000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000003",
      INIT_52 => X"0000003F000000005C0000000000000000000000388C001F0000000000000000",
      INIT_53 => X"000000000000000000000000000000E3FFFFFFFFFFFFFFFFFFFF1F000000008E",
      INIT_54 => X"000000E1C19F8007000000000000000000000000000000000000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFF2F07E00013C018000007FF03C000000000C400000003000",
      INIT_56 => X"00000000000000000000000000000000000000000000000000000000000000FF",
      INIT_57 => X"00007C303000007E011F40000003F800000000C0390000000000000000000000",
      INIT_58 => X"0000000000000000000000000000E7FFFFFFFFFFFFFFFF7FFFFFFC0C0C180600",
      INIT_59 => X"0000008038000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"FFFFFFFFFFFFFF3FFFFF800C0000000102007010001A000F013700000003F800",
      INIT_5B => X"0F0000000000000000000000000000000000000000000000000000000078F77F",
      INIT_5C => X"38010020003800FB0077E00001FFF80000000000C08000000000000000000040",
      INIT_5D => X"00000000000000000000000000F93F7FFFFFFFFFFFFFFFE3E0FC080D0103C001",
      INIT_5E => X"00000000C4800000000000000000000004000000000000000000000000000000",
      INIT_5F => X"FFFFFFFFFFFFFFFF00F8004F0003C000F8FC04000038C01B0103C0007FFFF000",
      INIT_60 => X"000000000000000000000000000000000000000000000000000000400DFF0E77",
      INIT_61 => X"F1EFFF3DB19C00FD00800009FFF7E000000180022C0000000000000000000000",
      INIT_62 => X"0000000000000000000000003FFF7EFFFFFFFFFFFFFFFFFF007C0F761807000F",
      INIT_63 => X"0000800200000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"FFFFFFFFFFFFFFE700F000000000003E1C07F719FFFFE020080000FF7F97E000",
      INIT_65 => X"000000000000000000000000000000000000000000000000000000003FFFFFFF",
      INIT_66 => X"001FDC07FFFFF0F034000FFFFE3EC00000000002000000000000000000000000",
      INIT_67 => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFE00080010001800078",
      INIT_68 => X"0000000300000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"FFFFFFFFFFFFFFF007F0110003014160203FBFCFFFFFFFE070000FFFFFFFC000",
      INIT_6A => X"000000000000000000000000000000000000000000000000000000001FFFFFFF",
      INIT_6B => X"7FFCFE6FFFFFFFFF00000FFFFBFF800000000003000000000000000000000000",
      INIT_6C => X"0000000000000000000000001FFFFFFFFFFFFFFFFFFFFEFFE7BF981000010000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"FFFFFFFFFFFFFEDFFFFFFC00E00000063FF07F7FFFFFFE3F00007FFFFD9B0000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_70 => X"0427FFFFFFFEDC3000003EFFF803800000000000000000000000000000000000",
      INIT_71 => X"000000000000000000000000061FFFFFFFFFFFFFFFFFFEFFFFFFFEC07B80030E",
      INIT_72 => X"0080001000000000C00000000000000000000000000000000000000000000000",
      INIT_73 => X"FFFFFFFFFFFFFF7FFFFFF0DC7980810001E6FFFFFFFFFC0000001FFFF0FFC000",
      INIT_74 => X"000000000000000000000000000000000000000000000000000000000081FFFF",
      INIT_75 => X"07FF7FFFDFD7FE0000C0FFFC30FF8000C0010000001000000000000000000000",
      INIT_76 => X"000000000000000000000000008CFFFFFFFFFFFFFFFFF8FFBFCF1707F3FFF800",
      INIT_77 => X"C000000000080000000000000000000000000000000000000000000000000000",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFF1FC67FE0F58005F3FEFFFFBFFC003FD8FFFFFCBC8000",
      INIT_79 => X"00000000000000000000000000000000000000000000000000000000007EFFFF",
      INIT_7A => X"0300FFFFFF9F803BFFFFFFFFFFF0000000000000000400000000000000000000",
      INIT_7B => X"000000000000000000000000007EFFFFFFFFFFFFFFFF3FFFFFFFFFE01F000088",
      INIT_7C => X"0000004000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"FFFFFFFFFFFFFFFF7DFFFFE00320901FFFFCFBFFFFFB00249FFFFFFFFFFF0000",
      INIT_7E => X"00000000000000000000000000000000000000000000000000000000001EFFFF",
      INIT_7F => X"F7E3FFFC23F00000FFFFFFFFFFFF000000800001000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \douta[2]\(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \doutb[2]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[15]\,
      ENBWREN => \addrb[15]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized16\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized16\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized16\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal enb_array : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFF80000000000000000000000000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFF88000000000000000000000000000FFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88000000000000000000000000000",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFF8100000000000000000000000000FFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBC000000000000000000000000000",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFF8C000000000000000000000000000FFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF80000000000000000000000000",
      INIT_00 => X"D1D1D1D1D1D1D1D1AFD1D1D1D1B1AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_01 => X"F3F3F3F3F3F3F3F3F3D3D1D3D3D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_02 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_03 => X"1515F515151313131313131315F5F5F5F3F3F3F5F5F3F3F3F3F3F3F3F3F3F3F3",
      INIT_04 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_05 => X"1515151515151515171515151515151515151515151515151515151515151515",
      INIT_06 => X"3737373737373737373737373737373737373535373735353735153737151515",
      INIT_07 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_08 => X"5959573737593937373737373737373757373737373737375757575737373737",
      INIT_09 => X"5959595959595959595759595959595959595959595959395959595957575959",
      INIT_0A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_0B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_0C => X"7979797979797979797979797979797979797979797959597979595959595959",
      INIT_0D => X"797B7B7979797979797979797979797979797979797979797979797979797959",
      INIT_0E => X"7B7B797B7B79797B7B7B7B7B7B7B7B797B7B79797B7B7B7B7B7979797B797979",
      INIT_0F => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7979797B",
      INIT_10 => X"7B7B7B7B7B7B7B7B797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_11 => X"7B7B7B7B7B7B7935D1F3377B7B7B7B7B7B797B7B79797B7B7B7B7B7B7B7B7B7B",
      INIT_12 => X"59595959797979797979797979797B7B7979797979797979797B7B7B7B7B797B",
      INIT_13 => X"5959595959595959595959153779595959595959595959597979797979595959",
      INIT_14 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1AFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_15 => X"F3F3F3F3F3F3F3F3F3F3D3D3D3D3D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_16 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_17 => X"15151515151513131313131513F5F3F315F5F3F5F5F3F3F3F3F3F3F3F3F3F3F3",
      INIT_18 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_19 => X"1515151515151515151515151515351515151515151515151515151515151515",
      INIT_1A => X"3737373737373737373737373737373537373537373737353737373737171515",
      INIT_1B => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_1C => X"5757573737593937373759573737373737373737373737375757575737373737",
      INIT_1D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_1E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_1F => X"5959595959595959595979795959595959595959595959595959595959595959",
      INIT_20 => X"7979797979797979797979797979797979797979797979797979595959595959",
      INIT_21 => X"797B7B7B79797B7B7B7B797B797B797979797979797979797979797979797959",
      INIT_22 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B7B7B7B79797979797B7B7979",
      INIT_23 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_24 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_25 => X"7B7B7B7B797B9B9B5913F113599B7B7B7B7B7B7B9B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_26 => X"79797979797979797979797979797979797B7B7B7B7B7B7B7B7B7B7B7B797B7B",
      INIT_27 => X"5959595959595959595959373759595959595959595959597979797979595959",
      INIT_28 => X"D1D1D1D1D1D1D1B1D1D1D1D1D1D1D1D1AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_29 => X"F3F3F3F3F3F3F3F3F3F3F3F3D3D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_2A => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_2B => X"15151515151515131515151515F5F5F515F3F3F3F5F3F3F5F3F3F3F3F3F3F3F3",
      INIT_2C => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_2D => X"1537371515173515151515151515151515151515151515151515151515151515",
      INIT_2E => X"3737373737373737373737373737373737373737373737373737373737371515",
      INIT_2F => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_30 => X"5757573737373737373959575737373757373737373737375757573737373737",
      INIT_31 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_32 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_33 => X"5979595979595959595959595959595959595959795959595959595959595959",
      INIT_34 => X"7B79797979797979797979797979797979797979797979797979795959595979",
      INIT_35 => X"797B7B7B797B7B7B7B7B79797B7B797979797979797B7B797979797979797979",
      INIT_36 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B7B7B7B7B79",
      INIT_37 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_38 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_39 => X"7B7B7B7B7B79797B9B9B57F3F115597B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_3A => X"7979797B7979797B7B7B7B7B79797979797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_3B => X"5959595959595959595959571559595959797959795959597979797979797959",
      INIT_3C => X"D1D1D1D1D1D1D1B1D1D1D1D1D1D1D1B1AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_3D => X"D3F3F3F3F3F3F3F3F3F3F3F3D1D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_3E => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_3F => X"1515151515151515151515151515151515F3F3F3F5F5F515F3F3F3F3F3F3F3F3",
      INIT_40 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_41 => X"1737371715353515351515151515151515151515151515151515151515151515",
      INIT_42 => X"3737373737373737373737373737373735373737373737373737373737373535",
      INIT_43 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_44 => X"5959595959595937373959575757373757593937393737373757373737373737",
      INIT_45 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_46 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_47 => X"7979797979795959595959595959595959595959797979595959595959595959",
      INIT_48 => X"7B79797979797979797979797979797979797979797979797979797959595979",
      INIT_49 => X"7B7B7B7B7B7B7B7B797979797B7B7979797B7B7979797B7B7B79797979797979",
      INIT_4A => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B7979797B7B7B7B7B7B79",
      INIT_4B => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_4C => X"7B7B7B7B7B7B7B7B7B7B9B9B9B7B7B7B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_4D => X"7B7B7B7B7B7B7B7B9B799B7B57F3F1357B9B7B7B7B9B9B7B9B7B7B7B7B7B7B7B",
      INIT_4E => X"79797B7B7B797B7B79797979797B7B7B79797979797B7B7B7B7B7B7B7B7B7B7B",
      INIT_4F => X"5959595959595959595959593737597959797959797979797979797979797979",
      INIT_50 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1B1B1B1B1B1B1B1AFAFAFAFAFAFAFAFAFAF",
      INIT_51 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3D3D3D3D1D3D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_52 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_53 => X"15151515151515151515151515F515151515F3F5F5F5F3F3F3F3F3F3F3F3F3F3",
      INIT_54 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_55 => X"3737173735151537351515151515151515151515151515151515151515151515",
      INIT_56 => X"3737373737373737373737373737373737373737373737373737373737373735",
      INIT_57 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_58 => X"5759595959595959395959575757373757593939373737373737373757373737",
      INIT_59 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_5A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_5B => X"7979797979797979597979797959595959595959797979795959595959595959",
      INIT_5C => X"797979797979797979797979797979797B7B7979797979797979797979797979",
      INIT_5D => X"7B7B7B7B7B7B7B7B797B7B7B7B79797979797B7B797B7B797B7B7B797979797B",
      INIT_5E => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B79",
      INIT_5F => X"7B7B7B7B7B7B7B7B7B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B9B9B9B7B7B7B7B7B",
      INIT_60 => X"7B7B9B9B9B9B7B7B9B9B7B7B7B7B7B9B9B9B7B7B7B9B7B7B7B7B7B7B9B7B7B7B",
      INIT_61 => X"7B9B7B7B7B7B7B7B7B7B9B9B9B7935F1F3579B9B7B7B7B9B7B7B7B7B7B7B7B9B",
      INIT_62 => X"79797B7B7B7B7B7B79797979797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_63 => X"5959595959595959595959593715597979797979797979797979797979797979",
      INIT_64 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1B1B1B1D1D1B1AFD1AFAFAFAFAFAFAF",
      INIT_65 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3D3D1D3D3D3D1D1D1D1D1D1D1D1D1D1",
      INIT_66 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_67 => X"15151515151515151515151515F5F5F51515F5F5F5F5F5F5F3F3F3F3F3F3F3F3",
      INIT_68 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_69 => X"3717153737151537373735153515151515151515151515151515151515151515",
      INIT_6A => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_6B => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_6C => X"5959595959595959595957575959595957575939393737573737375757573737",
      INIT_6D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_6E => X"5959595959595959595959595959797959595959595959595959595959595959",
      INIT_6F => X"7979797979797979797979797979795979595959797979795959595959595959",
      INIT_70 => X"7B7B79797979797B797B7979797979797B7B7B7B797979797979797979797979",
      INIT_71 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B7B7B7B7B7979797B7B",
      INIT_72 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_73 => X"9B9B9B9B7B7B7B7B7B9B9B9B9B7B7B7B9B7B7B9B7B7B7B7B7B9B9B7B7B9B9B7B",
      INIT_74 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B9B7B7B7B7B7B7B9B9B7B9B",
      INIT_75 => X"7B7B7B9B9B7B7B7B7B7B9B7B9B9B9B7915F113599B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_76 => X"79797B7B7B797B7B7B7B7B797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B9B9B",
      INIT_77 => X"5959595959595959797959595915577979797979797979797979797979797979",
      INIT_78 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1B1B1B1B1B1D1CFAFAFAFAFAFAF",
      INIT_79 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3D3D3D3F3D3D1D1D1D1D1D1D1D1D1D1",
      INIT_7A => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_7B => X"15151515151515151515151515151513151515F51515151515F5F3F5F5F3F3F3",
      INIT_7C => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_7D => X"3717353737373737373735353737151515151535171515151515151515151515",
      INIT_7E => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_7F => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(0),
      ENBWREN => enb_array(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized17\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized17\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized17\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal enb_array : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFF3D8000000000000000000000000FFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80F90000000000000000000000",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFF38100000000000000000000000FFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F101800000000000000000000",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFF303800000000000000000000FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF03800000000000000000000",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"5959595959595957595957595959595957575959593757573737375757373737",
      INIT_01 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_02 => X"5959595979797979595959595959797959595959595959595959595959595959",
      INIT_03 => X"7979797979797979797979797979797979795959797979797979797979597979",
      INIT_04 => X"7B7B7B7979797B7B79797B7979797B797B7B7B79797979797979797979797979",
      INIT_05 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B",
      INIT_06 => X"7B7B9B7B7B7B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_07 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B9B9B9B9B9B7B9B9B7B7B7B9B7B",
      INIT_08 => X"9B9B9B9B9B9B9B9B7B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B9B9B9B9B9B9B9B",
      INIT_09 => X"9B9B7B9B9B7B7B7B9B7B9B9B9B9B9B9B9B5913F115799B9B9B9B9B9B9B9B9B9B",
      INIT_0A => X"7979797979797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B9B9B9B",
      INIT_0B => X"5959595959595959797979595937377979797979797979797979797979797979",
      INIT_0C => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1B1D1D1D1CFCFCFAFAFAFAFAF",
      INIT_0D => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3D3D3D3F3F3F3F3D1D1D1D1D1D1D1D1",
      INIT_0E => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_0F => X"1515151515151515151515151515151515151515F5F515151515F51515F3F3F3",
      INIT_10 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_11 => X"3737373737373737373515353737371715151535171515151715151715151535",
      INIT_12 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_13 => X"5757373737393939373737373737373737373737373737373737373737373737",
      INIT_14 => X"5959595959595959595959595959595957595959575757575757575757575757",
      INIT_15 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_16 => X"5959597979797979595959595959597959595959595959595959595959595959",
      INIT_17 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_18 => X"7B7B7979797B7B7B79797B7B79797B797979797979797B7B7B79797979797979",
      INIT_19 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797B7B",
      INIT_1A => X"9B9B9B9B9B7B7B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B9B",
      INIT_1B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B7B9B9B9B9B9B9B9B",
      INIT_1D => X"9B9B9B9B7B7B7B7B9B9B9B9B9B9B9B9B9B9B9B57F3D1357B9B9B9B9B9B9B9B9B",
      INIT_1E => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B9B9B9B7B9B9B9B9B",
      INIT_1F => X"595959597979797979797959595935597B79797979797B7B797B7B7B7B7B7979",
      INIT_20 => X"D1D1D1D1D1D1D1D1D1D1B1D1D1D1D1D1D1D1B1AFAFCFAFAFAFAFAFAFAFAFAFAF",
      INIT_21 => X"F3F3F3F3F3F3F3F3F3F3F3F3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D3D1D1D1D1",
      INIT_22 => X"1313131313F3F313F5F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_23 => X"15151515151515151515151515151515151515151515151515F5F5F5F5F5F5F5",
      INIT_24 => X"3515151515151515151515151515151515151515151515151515151515151515",
      INIT_25 => X"3737371717373737373735151517173517171717171515151515151535353735",
      INIT_26 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_27 => X"5757575757573737393737373737375737373737373737373737373737373737",
      INIT_28 => X"5959595959595959595959595959595959595959575759595757575959575757",
      INIT_29 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_2A => X"7979595979595959595959595959595979797959595959595959595959595959",
      INIT_2B => X"7979797979797979797979797979797979797979797979795959797959595959",
      INIT_2C => X"7B7B7B7B7B7B7B7979797B7B7B7B7B7B797B7B79797B7B797979797979797979",
      INIT_2D => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B7B7B",
      INIT_2E => X"9B7B7B7B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B9B9B9B7B7B7B9B9B7B7B9B9B7B",
      INIT_2F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_30 => X"7B9B9B9B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_31 => X"7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B57F1F1377B9B9B9B9B9B9B",
      INIT_32 => X"7B7B7B7B7B7B7B9B7B7B7B7B7B7B7B7B7B7B7B9B9B9B9B9B7B7B7B7B9B9B9B9B",
      INIT_33 => X"79797979797979797979795979795737797979797B79797B797979797B79797B",
      INIT_34 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1CFCFB1D1B1AFAFAFAFAF",
      INIT_35 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3D3F3D1D3D3D3D1D1D1D1",
      INIT_36 => X"F3F3F313F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_37 => X"151515151515151515151515151515151515151515151515F5F5151515F5F5F5",
      INIT_38 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_39 => X"3737373737373737353737373715151517171717171717171515151515151515",
      INIT_3A => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_3B => X"5757575757575757373737393737375737373737373737373737373737373737",
      INIT_3C => X"5959595959595959595959595959595959595959595959595957575759595757",
      INIT_3D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_3E => X"5979797979595959595979795959595979795959595959595959595959595959",
      INIT_3F => X"797979797B7B7979797979797979797979797979797979795959797979795959",
      INIT_40 => X"7B7B7B7B7B7B7B7B797B7B7B797B7B797B7B7B7B7B7B7B7B7B7B797979797B7B",
      INIT_41 => X"9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_42 => X"9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B",
      INIT_43 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_44 => X"9B9B9B9B9B9B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_45 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBD7935F115579B9D9B9B9B",
      INIT_46 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_47 => X"797979797979797979797979797959375979797B79797B7B7B7B7B7B7B7B7B7B",
      INIT_48 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1AFAFAFAFAF",
      INIT_49 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D1D1D1D3D3D1D1F1",
      INIT_4A => X"F3F5F515F5F3F3F3F3F3F31313F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_4B => X"151515151515151515151515151515151515151515151515F515151515151515",
      INIT_4C => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_4D => X"3737373737373737353535373737371537373735351515153535351515151515",
      INIT_4E => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_4F => X"5959595957575757373737373737373737373737373737373737373737373737",
      INIT_50 => X"5959595959595959595959595959595959595959595959595959575759595959",
      INIT_51 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_52 => X"5979797979795959797979797979797959795959597959595959595959595959",
      INIT_53 => X"7B7B7B7B7B7B7B7B7B7B7979797B7B7B79797979797979797979797979797979",
      INIT_54 => X"7B7B7B7B7B7B7B7B7B7B7B7B797B7B797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_55 => X"9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_56 => X"9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B9B9B9B9B9B9B9B9B9B7B7B7B9B7B7B7B",
      INIT_57 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_58 => X"9B9B9B9B9B9B9B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_59 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B7915F315599B9D9B",
      INIT_5A => X"7B7B7B7B7B7B7B7B7B7B7B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5B => X"797979797979797979797979797B5937577B797B797B7B7B7B7B7B7B7B7B7B7B",
      INIT_5C => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1D1D1D1D1D1AFAFAFAFAF",
      INIT_5D => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D1D1D3D3F3F1F1",
      INIT_5E => X"F5F51515F5F3F3F3F3F3131313F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_5F => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_60 => X"1515151515151515151515151535151515151515151515151515151515151515",
      INIT_61 => X"3737373737373737373735173737371537373737353535153535353515151515",
      INIT_62 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_63 => X"5959595959575759375757373737373737373739373737373737373737373737",
      INIT_64 => X"5959595959595959595959595959595959595959595959595959595757595959",
      INIT_65 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_66 => X"7979797979797979797979797979797979797959797959595959595959595959",
      INIT_67 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797979797979797979797979797979",
      INIT_68 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79",
      INIT_69 => X"9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_6A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7913F335799B",
      INIT_6E => X"7B7B7B9B9B9B9B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6F => X"797979797979797979797979797B7B5937797B79797B797B7B7B7B7B7B7B7B7B",
      INIT_70 => X"D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1AFAFAFAFAF",
      INIT_71 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D1F3D3D1D3F3F3F1",
      INIT_72 => X"15151515F5F3F3F3F3F3131313F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_73 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_74 => X"3515151515151535151515151515151515151515151515151515151515151515",
      INIT_75 => X"3737373737373737373737371515373737373737373737373535351517171515",
      INIT_76 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_77 => X"5959595957575757575757573759393739373739373737373737373737373737",
      INIT_78 => X"5959595959595959595959595959595959595959595959595759595757575757",
      INIT_79 => X"7959595959595959595959595959595959595959595959595959595959595959",
      INIT_7A => X"7979797979797979797979797979797979797979797959595959595959797959",
      INIT_7B => X"7B7B7B7B797979797B7B7B7B7B7B7B797B797979797979797979797979797979",
      INIT_7C => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979",
      INIT_7D => X"9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_7E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(1),
      ENBWREN => enb_array(1),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(1)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(1)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized18\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized18\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized18\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal enb_array : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFF09800000000000000000000FFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60800000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFF1C00000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE9E00000000000000000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFE00010000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FE00000000000000000000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFEE2000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFF",
      INIT_00 => X"7B9D9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_01 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBD9B57F3F337",
      INIT_02 => X"7B7B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_03 => X"79797979797979797979797979797B7937597B797B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_04 => X"D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1AFAFAFAF",
      INIT_05 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D1F3D3D3D3F3F3F3",
      INIT_06 => X"15151515F5F5F5F313F3F31313F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_07 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_08 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_09 => X"3737373737373735373737373737373737373737373737373515151537371717",
      INIT_0A => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_0B => X"5959595957575757575757573759593739393737373737373737373737373737",
      INIT_0C => X"5959595959595959595959595959595959595959595959595959595959575959",
      INIT_0D => X"7979595959595959595979595959595959595959595959595959595959595959",
      INIT_0E => X"7979797979797979797979797979797979797979797959595959595979797979",
      INIT_0F => X"7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B797979797979797979797979797979",
      INIT_10 => X"7B7B9B7B7B7B7B7B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797979",
      INIT_11 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B7B9B9B9B7B7B7B7B",
      INIT_12 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_13 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_14 => X"F3599B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_15 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBB9B57F3",
      INIT_16 => X"7B7B9B9B9B9B9B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_17 => X"7979797979797979797979797B797B7B57377B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_18 => X"D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1AFB1AFAF",
      INIT_19 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3D3F3F3F3",
      INIT_1A => X"15151515F51515F5F5F5F3F315F5F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_1B => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_1C => X"1715153737153535151515151515351515151515151515151515151515151515",
      INIT_1D => X"3737373737373737373737373737373737373737373737371717173737171737",
      INIT_1E => X"3737373737373757373737373737373737373737373737373737373737373737",
      INIT_1F => X"5959575959595959595957575757575759593737373737373737373739373737",
      INIT_20 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_21 => X"7979595959595959595959595959595959595959595959595959595959595959",
      INIT_22 => X"7979797979797979797979797979797979797979797959595959595959597979",
      INIT_23 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797979797B7B7B7B7B7B7979",
      INIT_24 => X"7B9B9B7B7B7B7B7B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_25 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B",
      INIT_26 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_27 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_28 => X"35F113599D9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_29 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9D9D7B",
      INIT_2A => X"7B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_2B => X"7979797979797B7B79797B797B7B7B7B7937597B7B7B9B7B7B7B7B7B7B7B7B7B",
      INIT_2C => X"D1D3D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1B1AFAF",
      INIT_2D => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3F3F3F3D3D3D3F3F3",
      INIT_2E => X"1515151513151515F5F5F3131515F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_2F => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_30 => X"3737173715153535171515151535353515151515151515151515151515151515",
      INIT_31 => X"3737373737373737373737373737373737373737373737373737373737153737",
      INIT_32 => X"3737373757573757373737373737373737573737373737373737373737373737",
      INIT_33 => X"5957575959595959595959595957575959595937375959373737373739373737",
      INIT_34 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_35 => X"7979797959795959595959597979797959595959595959595959595959595959",
      INIT_36 => X"7B797979797B7979797979797979797979797979797959597979597959797979",
      INIT_37 => X"7979797B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B79797B797B7B7B7B7B7B7B",
      INIT_38 => X"9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_39 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B9B9B9B9B7B7B9B9B9B9B9B9B9B9B",
      INIT_3A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3C => X"9B7915D1157B9D9D9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9D9B9B9B9B9B9B9BBD",
      INIT_3E => X"7B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3F => X"797979797979797979797B7B7B7B7B7B7B57577B9B7B7B7B9B9B7B9B7B7B7B9B",
      INIT_40 => X"D3F3F3D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1AFB1B1",
      INIT_41 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3D3F3",
      INIT_42 => X"15151515151515F313F3F315151513F3F5F5F5F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_43 => X"1515151515151515151515151515151515151515151515151515151515151313",
      INIT_44 => X"1717171515353535151515151515151515151515151515151515151515151535",
      INIT_45 => X"3737373737373737373737373737373737373737373737373537373737171737",
      INIT_46 => X"3737373737373757575737373737373737373737373737373737373737373737",
      INIT_47 => X"5959595959595757595959595959595957575757575757575957393737373737",
      INIT_48 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_49 => X"5959595979797979595959595959595959595959595959595959595959595959",
      INIT_4A => X"797979797B7B7B7B797979797979797979595979797979797979797979595959",
      INIT_4B => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B7B7B7B79",
      INIT_4C => X"9B9B7B9B9B7B7B7B7B7B9B9B7B7B7B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_4D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B9B9B9B9B9B9B9B9B",
      INIT_4E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_4F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_50 => X"9BBD9B7713F3377B9D9D9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_51 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_52 => X"7B7B7B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_53 => X"797979797979797B7B7B7B7B7B7B7B7B7B7937799B7B9B7B7B7B7B7B9B9B9B9B",
      INIT_54 => X"F3F3F3D3D3D3D3D3D1D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1CFD1",
      INIT_55 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_56 => X"151515151515151515131515151513F3F5F5F3F3F3F3F3F3F3F3F3F3F3F3F315",
      INIT_57 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_58 => X"1717173535353535171515151515151515151515151515151515151515151515",
      INIT_59 => X"3737373737373737373737373737373737373737373737373737373737371735",
      INIT_5A => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_5B => X"5959595959595959595959595959595959575757575757575959373937373737",
      INIT_5C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_5D => X"5959595979797979797959595959595959595959595959595959595959595959",
      INIT_5E => X"79797979797B7B79797979797979797979797979797979797979797979797979",
      INIT_5F => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B7B",
      INIT_60 => X"9B9B7B7B9B9B7B7B9B9B7B7B7B7B7B7B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_61 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B9B9B9B9B9B9B9B9B",
      INIT_62 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_63 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_64 => X"9B9B9BBDBD57F3F3577B9D9B9B9B9B9B9BBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_65 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_66 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_67 => X"7979797979797B7B7B7B7B7B7B7B7B7B7B7B57597B7B7B7B7B7B7B9B9B9B9B9B",
      INIT_68 => X"F3D3D3D1D3D3D3D3D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_69 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_6A => X"13151515F5F5151515151515151513F3F5F5F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_6B => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_6C => X"3717173537373737371515151517151515151515151515151515151515151515",
      INIT_6D => X"3737373737373737373737373737373737373737373737373737373737373735",
      INIT_6E => X"3737373737373737373737375737373737373737373737373737373737373737",
      INIT_6F => X"5959595959595959595959595959595957575757595959595959593937375757",
      INIT_70 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_71 => X"5959595979797979797959595959595959595959595959595959595959595959",
      INIT_72 => X"7B7B797B7B7B7B7B797979797979797979797979797979797979797979797979",
      INIT_73 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797979797B7B",
      INIT_74 => X"9B9B7B7B9B9B9B7B9B7B7B7B9B9B9B7B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_75 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B9B9B9B9B",
      INIT_76 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_77 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_78 => X"9B9B9B9B9BBD9B57F315599B9D9DBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_79 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7B => X"7B79797B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79577B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7C => X"F3F3D3D1D3D3D3D1D1D3D1F1F1F1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_7D => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_7E => X"151515151515151515151515151515F3151513F3F3F313F3F3F3F3F3F3F3F3F3",
      INIT_7F => X"1515151515151515151515151515151515151515151515151515151515151513",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(2),
      ENBWREN => enb_array(2),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(2)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(2)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized19\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized19\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized19\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 3 to 3 );
  signal enb_array : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8800000000000000000",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFD18000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF318000000000000000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFF7F380000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C10000000000000000",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFF6C00000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"3737173537373737171717151515151737171515151515151515151515151515",
      INIT_01 => X"3737373737373737373737373737373737373737373737373737373737373735",
      INIT_02 => X"5757573737373737373737575737373737373737373737373737373737373737",
      INIT_03 => X"5959595959595959595959595959595957575959595959575959595937575757",
      INIT_04 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_05 => X"7979797979797979797959595959595959595959595959597959595959595959",
      INIT_06 => X"7B79797B7B7B7B797B7979797979797979797979797979797979797979797979",
      INIT_07 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B",
      INIT_08 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B9B9B7B7B7B7B9B7B7B7B",
      INIT_09 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0C => X"9B9B9B9B9B9BBDBD7B37F315799D9BBDBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0F => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B37599B9B9B9B9B9B9B9B9B9B9B",
      INIT_10 => X"F3F3F3F3F3F3D3D1D1D3D1F1F1F1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1B1",
      INIT_11 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_12 => X"151515151515151515151515151515151515131313F3F3F315F5F3F3F3F3F3F3",
      INIT_13 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_14 => X"3737373737373717171717151515151715151515151515151515151515151515",
      INIT_15 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_16 => X"5757573737373737373737575737373757373737373737373737373737373737",
      INIT_17 => X"5959595959595959595959595959595959595959595959575959595959575757",
      INIT_18 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_19 => X"7979797979797979797959595959595959595959595959595959595959595959",
      INIT_1A => X"7B7B7B7B7B7B79797B7B7979797979797979797979797B7B7979797979797979",
      INIT_1B => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_1C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B9B9B9B7B7B7B",
      INIT_1D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_20 => X"9BBD9B9B9B9B9B9BBDBD7915F3357B9D9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_21 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_22 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_23 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B9B9B7B7B7B59579B9B9B9B9B9B9B9B9B9B9B",
      INIT_24 => X"F3F3F3F3F3F3D3D1D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_25 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3F3F3F3",
      INIT_26 => X"1515151515151515151515151515F515F5F5F51515F5F5F5F3F3F3F3F3F5F3F3",
      INIT_27 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_28 => X"3737373737373717371715151517151515151515151515151515151515151515",
      INIT_29 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_2A => X"5757575757575737593737575757373757373737373737373737373737373737",
      INIT_2B => X"5959595959595959595959595959595959595959595959595959593959595757",
      INIT_2C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_2D => X"7979797979797979797979595959595959595959595959595959595959595959",
      INIT_2E => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B797979797B7B7B7979797979797979797979",
      INIT_2F => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_30 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B7B9B7B9B9B9B9B9B9B7B",
      INIT_31 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_32 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_33 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_34 => X"9D9B9BBD9B9BBD9B9B9BBD9D7913F3379B9D9D9B9D9D9B9B9B9B9B9B9B9B9B9B",
      INIT_35 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_36 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_37 => X"7B7B7B7B7B7B7B7B7B7B9B9B9B7B7B7B9B7B9B7B57799B9B9B9B9B9B9B9B9B9B",
      INIT_38 => X"F3F3F3F3F3F3D3D1D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_39 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3D3F3F3F3",
      INIT_3A => X"151515151515151515151515F5F51515F5F3F51515F5F5F5F3F3F3F3F3F3F3F3",
      INIT_3B => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_3C => X"3737373737371717373715151717151515151515151515151515151515151515",
      INIT_3D => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_3E => X"3759593757575757575737373737573757575737373737373737373737373737",
      INIT_3F => X"5959595959595959595959595959595959595959595959595959595959593959",
      INIT_40 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_41 => X"7979797979797979797979795959595959595959595959595959595959595959",
      INIT_42 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797979797979797979",
      INIT_43 => X"9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_44 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B",
      INIT_45 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_46 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_47 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_48 => X"9B9B9D9B9B9B9B9D9B9B9B9DBD9D571313579BBD9B9B9BBB9B9B9B9B9B9B9B9B",
      INIT_49 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBB",
      INIT_4A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_4B => X"7B7B7B7B7B7B7B7B9B9B9B9B9B9B9B9B9B7B7B9B59599B9B9B9B9B9B9B9B9B9B",
      INIT_4C => X"F3F3F3F3F3F3F3F3D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_4D => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_4E => X"15151515F515151515151515F5F5151515F5F5F5F5F5F5F5F5F5F5F3F3F3F3F3",
      INIT_4F => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_50 => X"3737373737373737373737371515151517151515353515151717171535353515",
      INIT_51 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_52 => X"3959593757575757575959373737375737575757575737373737373737373737",
      INIT_53 => X"5959595959595959595959595959595959595959595959595959595959593939",
      INIT_54 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_55 => X"797979797979797B797979797959797979595959595959595959595979595959",
      INIT_56 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797979797979797979",
      INIT_57 => X"9B9B9B9B7B7B7B9B7B7B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_58 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B",
      INIT_59 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5C => X"BB9B9B9B9D9B9B9B9D9D9BBBBBBDBB9B37F313799DBDBD9B9B9B9B9B9B9B9B9B",
      INIT_5D => X"9B9D9D9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBBBBBB9B",
      INIT_5E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9D9D9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5F => X"7B7B7B7B7B7B9B9B9B9B7B9B9B9B9B9B9B9B9B9B79579B9B9B9B9B9B9B9B9B9B",
      INIT_60 => X"F3F3F3F3F3F3F3F3F3D1F3F3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_61 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_62 => X"15151515151515151515151515151515151515F3F31515151515F3F3F3F3F315",
      INIT_63 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_64 => X"3737373737373737373737373737373737371715171715151717171717151515",
      INIT_65 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_66 => X"5959575757595959375757575757595939373757573737373737373737373737",
      INIT_67 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_68 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_69 => X"7979797979797979797979797979797959595959595959597979797979797979",
      INIT_6A => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B79797979797979",
      INIT_6B => X"9B9B9B9B9B9B7B7B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_6C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_70 => X"9B9B9B9B9B9B9B9B9B9B9D9B9B9B9B9BBD99351335799D9D9D9B9BBB9B9B9B9B",
      INIT_71 => X"9D9B9B9B9B9B9BBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_72 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBB9B9B9B9B9B9D9D9B",
      INIT_73 => X"7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B57799B9B9B9B9B9B9B9B9B",
      INIT_74 => X"F3F3F3F3F3F3F3D3D1D1D3F3D3D1F3F3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_75 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_76 => X"1515151515151515151515151515151515151513F51515F51515F3F3F5F3F3F3",
      INIT_77 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_78 => X"3737373737373717373737373737373737373717373717371717151515153535",
      INIT_79 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_7A => X"5959575757575759375757575757593739373757573737373737373737373737",
      INIT_7B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7D => X"7979797979797979797979797979797979795959797979797979797979797979",
      INIT_7E => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B79797B79797979797979",
      INIT_7F => X"9B9B9B9B9B9B7B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(3),
      ENBWREN => enb_array(3),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(3)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__51\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFE3F8003800FFF7FFFF8E0F0003FF7FF9F07F600F00013FFFFFFFFFFFF7F810",
      INIT_01 => X"01F81000E00013FFF000BFFFFC00120FFFFFFF843FBFFFF903F8003FE0FFFFFF",
      INIT_02 => X"FFFFFF7EF0000FFFFFFFFFFFFFE6C00003FFF800E0FE0380FFF87FFF86320800",
      INIT_03 => X"3FFFFF03FFFCC700010FFFFFFC1E3EFFF9F800EF7C3C3FFFFFB861FFC0031E2F",
      INIT_04 => X"FE180000E000C781FFFDFD769E2200007FFC36000000FFFFFF00FFFFF8000000",
      INIT_05 => X"FEFC00FF1F7F03FFFF7FFFCFFF0081608BB13FE10009FFFFFFFFFFFFFFC00000",
      INIT_06 => X"7F2F7FE08080BFFFFFFFEFFFFE80FE0F7FFFFE007FFF03E40427FFFFFFD8183F",
      INIT_07 => X"4001C00006DFFFFFFFFFFFFFFF00001F808001FE4000C7C1FFFF87F83E400000",
      INIT_08 => X"FDFFDE003F01E7E00400FFFFFFFF3C3FFF3F000787FCC1FFF3FFFFC7FFC0003C",
      INIT_09 => X"E3007FFFC0FE9383BF9F07FD701C1000F826FFFFC000001FFFF07FFFFFF0FFFF",
      INIT_0A => X"3FFFC103800FFD0FF3FFE01FFFF860DF63FF800037FF3FFFFFFFFFFFFFF003E7",
      INIT_0B => X"F8377FFFE10001E3FF7063FFFFC27FFFFBFC1C1807C07FA1C10037FFBFFFFE7F",
      INIT_0C => X"F9E000B7FFFFFFFEFFFFFFFF00443F840000F3C019BA0003F3FFE3F3E2304002",
      INIT_0D => X"FFFFF0000F0C19FE25FFFF7FFFFFFFFEBFFFF803FC0080033F9B7FF7B7FEFFF7",
      INIT_0E => X"200E071FFF5F00DFF3FFC36FE600C000FC03FFFFF10303E30000003FFE0667FC",
      INIT_0F => X"BFFFFEF7FF8000E007CE1F8F9B7C65F7FE0000BFFFFFFFFFFFFFFF083079E304",
      INIT_10 => X"7E03FFFFF0030080000000FFFC7603FFFFFFE00000078FF010FF007FFFFFFFFF",
      INIT_11 => X"E000CE7FFFFFFFFFFFFFFF00E03FE000247837FFCCC800FFFFF93FFFFE820000",
      INIT_12 => X"FFFF00000000F380923F9EFFFFFFFFFFFFFFCFFFBFF1007C00F980FFC26C47FF",
      INIT_13 => X"00678DFFF46020FFFFF1FFF1FC1000807F07E7FFFC8001C000C0E1FE00F000FF",
      INIT_14 => X"BFDDE03FE188000337FF021F04E078000000FFFFFFFFFFFFFFFFFCE007F7E000",
      INIT_15 => X"FF0FE3F8F8002FF1000002FE00FC003FFFFD000000000000EEFFFFF7F903CA3F",
      INIT_16 => X"0000FFFFFFFFFFFFFFFC00C07FF0008032FF7FDC218100FFBFFFFFF898020000",
      INIT_17 => X"F80000000000000107F9FFF87C03C0E03FC22D8003FE008300809F2000010000",
      INIT_18 => X"008FC20F3D8F087C1FFFFFFE00000000FFFFE37800013FF01E003400013800FF",
      INIT_19 => X"7C820F40000400000000388044000100021FFFFFFFFFFFFFFFE00087FFE00010",
      INIT_1A => X"FFFFFE300005FFFBFFF3F801C3F001F80000000000001803FF003F001EC04000",
      INIT_1B => X"00FFFFFFFFFFFFFFF800007FFC0000200187CFFB4F9F00FEFFFBFF7E0F000000",
      INIT_1C => X"0000000001000FEFDFE338031820000F9C863FA00000001000C8600001001800",
      INIT_1D => X"103FDFF3000380FFFFFFF10200000C00FFFFFC000000FFFC007F81E0C0000000",
      INIT_1E => X"808780110040003FC1E7800000F83F30F2FFFFFFFFFFFFFFE0001FFFC0000000",
      INIT_1F => X"FFFFC0006021FFFF800360F018C00010010000E07000FFE3E7FF8030F83FC207",
      INIT_20 => X"07FFFFFFFFFFFFE300117FF003000060029F873D71841BFFFCFFFFC0C2000000",
      INIT_21 => X"0FC03F98201FFF803FFFFFFE9FBF802181407FF040C201FBFF000038007101F6",
      INIT_22 => X"0000F793003C1FFFFCFFA200420000003CCF0000F805FF7FF08000007FF01801",
      INIT_23 => X"00C41921F06001CC00000018677181F63FFFFFFFFFFFFF00000FFF8000030080",
      INIT_24 => X"80410000380DFF00186000005FFE1C003BFFFFFF000F7F801FFFF1FF87F60025",
      INIT_25 => X"7FFFFFFFFFFFE000003FFE0000F0000000000018CFB05FFC7FF0E00006000000",
      INIT_26 => X"0FFFFFFF0000000007FC30FFE000003D00001FF09F67FF8000000880FF71DFFF",
      INIT_27 => X"1CF8C06ED7F1FFFC7FF9E0404E000000F3000000083CFF000C7C0007FBB83C00",
      INIT_28 => X"000007FFCC3C00000112800003FFDFFE7FFFFFFFFFFF000007F2E00003E44000",
      INIT_29 => X"F0000000003FFF830FFD00E2FFB000000FFFFF7F32C000000178873BDC000000",
      INIT_2A => X"FFFFFFFFFF030000FF8FC0000E0000800001FF1E2BE3DFFF7FFCF10040000000",
      INIT_2B => X"FFFFFF03FFE48080013C083FF3800000008000DFFE4000016032E10108FF9FFF",
      INIT_2C => X"0000C7CE50E7FFFF7EF8D80800020000FF9C0060003FFF8603FFC00F7F000004",
      INIT_2D => X"000003D80F80000000FFC7733BFBFFFFFFFFFFFFF703831FFFFC000000800080",
      INIT_2E => X"FFFFC10000E0FFE001DFE00F3F0000071FFF84007FFFC080001F8FFFF1F60000",
      INIT_2F => X"FFFFFF030303FF7EC7600000000000001839C101E087FFFFFF3C0C0000008001",
      INIT_30 => X"000000000EFFC9F0001FFFFFBFFFF80000007E700000000804FFFFFFFFF3FFFF",
      INIT_31 => X"3CDEC007803FBEFFFC3F480000800202FFFFFF0F0000FFF008EC000806000003",
      INIT_32 => X"C007800000008060F7FDFFFFFFFBFFFFFFFFFF330207FFE0070000000E300000",
      INIT_33 => X"FFFFFFC79000FFFE00E00000003F000000000000000F3FFE000FFFFF003FF8C0",
      INIT_34 => X"FFFFF80000F0FCC8000007F743FDEDD39C8CFF9A83FFFF3CB99FF80000000100",
      INIT_35 => X"18000000007FFFFC000FEF6FA02710C1FDFE000300C010780FFFFFFFFFFFFFFF",
      INIT_36 => X"387FFEF77FFFFFFFF0FF00000000E000FFFFFFF820003FFFFFE00000007F0001",
      INIT_37 => X"F0000000000016019FFFFFFFFFFFFFFFFFFF11F83FFFDC0000000E000003013E",
      INIT_38 => X"FFFFFFFF0000001FFF800730BEE000007E1BC038FFFFFFFFFFFFF84EF7C1FB03",
      INIT_39 => X"7FFF00FF7FFB60000C0041E30377FC8FFF0761207FEFFF6F00C3C07000010000",
      INIT_3A => X"07FFFCFFFFFFFFFFFFFF0049FE000FE7000000E0003F4FC1BFFFFFFFFFFFFFFF",
      INIT_3B => X"C007F004F96FFFC41C83800000003004FFFFFFFC00000000700003FFFE000000",
      INIT_3C => X"000418F4C003CDFF3FFFFFFEFFFFFFFFFFFF00FFFFE000080C0E03DFC0000199",
      INIT_3D => X"FFFFFF1C000000000061C003FE00008181FFFFFFFE3FFFFEFFFC003000000100",
      INIT_3E => X"C7FC0FFFFE80000007F3FFFFBFFF81F18087A81FFE7FFF733CFF060000000000",
      INIT_3F => X"01FFFB1FFFFFFFFEFF10A000030000000C40FF7FF8FFFFFF3FFFFFFFFFFFFFFF",
      INIT_40 => X"8EFF921FFFFC9FF1F9F81E0081000000FFFFFD00000000000001E0000000C000",
      INIT_41 => X"0F00793FF73FFFFFFFFFFFFFFFFFFFFF00007FF0E0000000FC07793EFFFFDFBB",
      INIT_42 => X"FFFE7B800000000000000000000000000DFFFF1FFFFEFFFEFC00E086FF078000",
      INIT_43 => X"001FF80E0000C8000FFCFD810000E7F77F70081FFFF80FC7F9E0010081000000",
      INIT_44 => X"017FC31FFFFFFFFFF81F03843F07C4FCCF4E7937FFFFFF7FFFFFFFFFFFFFF6FF",
      INIT_45 => X"830C3C1FFBFEFC783C00040000000000FFFF07E01E0000003F00000100000000",
      INIT_46 => X"CCFE187EFEFFFF7FFFFFFFFFFFFE00E0007FF00E00000000058001FFF30CE3F8",
      INIT_47 => X"FFFE077CFF800000000000001803E000009FF1FFFFFFFFE0001FB70E06E7E3FC",
      INIT_48 => X"FFFE01801000093E300080007FE765798C0FFFFFFFFCFC7C000D000000008000",
      INIT_49 => X"7F1FFF7FFFFFFC86E3F6FFB8FE3F983FFFFE3BFFFFFFFFFFFFFFFFFFFDCD87FE",
      INIT_4A => X"F87FFFFFFEF03C000008002000000000FFFF7FFFFF88000000000320010F202D",
      INIT_4B => X"7FFFFFFFFFFFFFFFFFFFFFFDE0FF807EFFF883803000C8FEFFF000000000023F",
      INIT_4C => X"FFFF29FFFFFE900000000000000FFBFFFF7FFFFFFF1F0015E3FFFFFEFF3FFD3F",
      INIT_4D => X"FE000038F300C6E0040000040000C08400FFFFFFEE007400E7FC60E180008000",
      INIT_4E => X"FFFFFFFFF01E003FF7FFFFFFFFFFFF7FFF8EFFFFFFFFFBFFFFFFFFFF207F037F",
      INIT_4F => X"03FFFFFF9D1FC0000019008180000000FFF0010FFF8E00010000A00020DFFE0F",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFEC80209E87FFF80003FFF38F800000030130000C2020",
      INIT_51 => X"FE000018000000000000D3F0FFFFE007FFFFE7FC0306003FFFFFFFFFFFFFFFFF",
      INIT_52 => X"800003FFFFFFFC00008007FF000000806FFFCFFFFF1F801C0010008200000000",
      INIT_53 => X"FFFFFFE210F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0600000FFFE",
      INIT_54 => X"7F9F87FFFFBFC03E0000800E00000000FF00001C00000018000007FFFFC7F001",
      INIT_55 => X"FFFFFFFFFFFFFFFFFEE0A800003FFC800000FFE003F13F008001FFCFF1001980",
      INIT_56 => X"C00000000000003C00001F402301F800FFFFF004E1E03EFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"0007FFE00001EE3C80007F99FF843E80FF9FDFFEFFFFF1FE0083E00C80100000",
      INIT_58 => X"FFF80807F3E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8F060003FFF8000",
      INIT_59 => X"F7FFFFFFE7FFFBF802E66104800000000000000000000030001078000000FF03",
      INIT_5A => X"FFFFFFFFFFFFFFFFE0F04007FFE000000F6FFFFFF8007EFC00000F9D80BF901C",
      INIT_5B => X"00000000000000000074471FFFE07FFFFF001C3EEFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_5C => X"FFFFFFFFFD4203E00000000003011CFFFFFFFF9FFFFFFFF000EE770010400000",
      INIT_5D => X"FC03CFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF00DFCFAFFFEE00001",
      INIT_5E => X"F1FF80FFFFFFFF80001E3D0000C000010080000000000000000019FFFFE007FF",
      INIT_5F => X"FFFFFFFFFFFFFFF00F1EFFFF8000000C7FFFF30240D303FFF9C08003080000FF",
      INIT_60 => X"000000000000001C00007FFFFFF00070001DFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"F0810000003080000001818000ED019FE7FB89FFFFFFE00E36C0900000010003",
      INIT_62 => X"3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF704981FFFF80000000E",
      INIT_63 => X"FFF3F7CCFFE7C01FEC0080000000000304000000000000800007FFFFFFFFF400",
      INIT_64 => X"FFFFFFFFFFFFC3D1FFFFFF0000001BFFC070000618000780000000630FFF0F0F",
      INIT_65 => X"10E0000000000007FE7FFFFFFFFFFE13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"000027C00100003FFFE000880FFFC7FFFF0602CCFFFF0C1B80B0000400000001",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F80DFFFFF80000000FFFF",
      INIT_68 => X"F017D9B1FFFFEC938000000000000001C0000000B000020FFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFEFF988FFFF1C0000003FFE0000004B1FFFF7FFFF80F03C811E0807F",
      INIT_6A => X"C001FF800400300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF",
      INIT_6B => X"01E01E0E3E6778FFFFFBC08E9FC0807FF8900097FFFFFA830020040000008001",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC1F7CBF8FFF000000003FDE00",
      INIT_6D => X"FF84FF1FFFFFF803810000080C41C00000F00FC0000FF93FFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFBFFC1F007C43E000000001FFFA0005E1FF900C8138C79FF73A015FC0217F",
      INIT_6F => X"00800000F99FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"C00FCC003F8E8040FE98F01179803C1FFFFF7FFFFFFE2001FC00802700000700",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C31E003FFD2A0100000BFFFFC600",
      INIT_72 => X"FFFFFFFFFF821FC7FC0490030000000000CFF1EFFFFFFFFFFFFF8BFFFFFFFFFF",
      INIT_73 => X"FFF85FB2003FFFCE00000003FFFB6000FC406F013187F0FFF9850000FE00FC1F",
      INIT_74 => X"07FFFFFFFFFFFFFFFFDCEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"C0C001FCC7DB007F0C018000FC3FE00FFFE0FCFBFF863F6F0C000E8300000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60D80147FFFFF0000000F3FF80201E",
      INIT_77 => X"FFE1FCC3F30E3D7E0C0087C0100000003FFE7FFFFFE4FFFFFEDFEFFFFFFFFFFF",
      INIT_78 => X"C61CD003FFFF80000000C081CFF8403FC1801000FFFF6039C0162003FFFFC0CF",
      INIT_79 => X"FFFEFFFFFFC0CE18BEF3FEF0FFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"C00020FFFFFFF00C000020E7FFFF1FFFFFFFFF81FF030FFE0101C70010010001",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF061C03FFFFFE00000000FF90E17FF01F",
      INIT_7C => X"FFFFFFFCCFF0078C011F030010000001F8CC1FFFE0C000801F2008EFFFFFFFFF",
      INIT_7D => X"0E000FFFFF8000000073FFF2FCFFF8000003C3FFFFFFCF601FFC80FFFFFFFEFF",
      INIT_7E => X"F6001CC1008000000F0408FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8",
      INIT_7F => X"C03C3FFFFFFFDE093FFDE07FFFFFFFFFFEFFFFFE07F003D807830300E0000001",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE0000000FFFEF9000000103FC0767FFFCE00",
      INIT_01 => X"307FE77F07E81FF8FF83130000800000C0000C81000000000C8C70037FFFFFFF",
      INIT_02 => X"0001FFFC00000080387FC01E7FF87E004082FFFFFFF8184FFFFCE0033FFFFF00",
      INIT_03 => X"0000028000D0C0E20C98600319F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90010",
      INIT_04 => X"030FFFFF0300F0FFF8000801FFFFFFCD06FFC0F807CC1FFE3F3000C000008000",
      INIT_05 => X"FF1FFFFFFFFFFFFFFFFFFFFF3C000010017FFFE1000000010306000017F3CDC1",
      INIT_06 => X"FF7F87F00FF80CFBF80000C00000800000000000000000C20320800721FB3FFF",
      INIT_07 => X"03FFFF800000000F800000800203C400CC4FFFFF81F601FF4C000801F7FFFFFF",
      INIT_08 => X"00000000000000400000109000DB1FF1DF7FFFFFFFFFFFFFFFFFFFFE00000010",
      INIT_09 => X"80FFFFFFFFCC63FFCF00081FFFFFFFF8F07F879CDFF807FFFA0101C00000000C",
      INIT_0A => X"8FFFFFCFFFFFFFFFFFFFFF00000000100FFFF0000000001F000000000004E001",
      INIT_0B => X"70FE03FFE1FC00FFF80688C10060000F00000000000000000004008008791001",
      INIT_0C => X"7FFF0000000003040000000000008177BBFFFFFFF0600307FF00003FFFFFFFF8",
      INIT_0D => X"000000000000000000020080003990071FFFFFFFFFFFFFFFFFFFF00000000007",
      INIT_0E => X"3FFFFF7F6F0006003BE0007FFFFFFFFDE6FE37FFC7BE1C7BFC06808000800007",
      INIT_0F => X"3CBFFFFFFFFFFFFFFFFE00700000000FFFF0000000001F00000000000000806F",
      INIT_10 => X"FFFFBF9FE7FCFF273F860000000000070000000000000000800300802003D0CF",
      INIT_11 => X"FFE0000003E03F00000000010000034FFFFFFFF85F0000001E00001FFFFFFFFF",
      INIT_12 => X"000000000000000000000000000380791C7FFFFFFFFFFFFFFF0000C8000000CF",
      INIT_13 => X"FFFF7FC7A00000000C0000FFFFFFFFFFFFF1BF3FFC70F30E1E82012000000000",
      INIT_14 => X"1E3FFFFFFFFDFFFFB80000F000001EFFE70000000380F100000001000000F5FF",
      INIT_15 => X"FFB1379100700619100300000000000000000000000000000000000002000071",
      INIT_16 => X"FE03000000000F2000000480000FFE1CBFFFF8BD07000000000001FFC7FFFFFF",
      INIT_17 => X"000000000000000000000000007138001E0FFF3FFFFFFFE0000000C00000FFFE",
      INIT_18 => X"CFFFF1E000000000000006FE87FFFFFFF118EF600FF003FF001E078000000000",
      INIT_19 => X"0F4F3F7FFFFFF600000018D80600FFFF8000000100840001E0000000007CE0CC",
      INIT_1A => X"F107FC079FE00FFF000FC700000000000000000000000000000000000830996E",
      INIT_1B => X"00000000200000030800030000FFE07FCB4087C0000080000C0004FF87FFFFFF",
      INIT_1C => X"000000000000000000000000000000E00E7D0FFFFFF0F00000000000000FFFCF",
      INIT_1D => X"E7B7F80000218000000007FFE3FFFFFEFDBFFC1FCFE01FFC001CFC0000000000",
      INIT_1E => X"3F7C051FFC10000000000800023FFF0000000006C000000000300000FCF8847D",
      INIT_1F => X"F9FDFF3FE7E1A73800F800000000000000000000000000000000000000000080",
      INIT_20 => X"00000080000000000103C23FF3C08013F00003C80C27800000000FFFE1FFFFF8",
      INIT_21 => X"00000000000000000000000000010000FBE0000300000000000000000FFFFF00",
      INIT_22 => X"FC0401CC0C1F00000000FFFFEFFFFFF9FFFF8EBF91F3837707E0000000E30004",
      INIT_23 => X"F1C000000000000000000007FFFF87000000008000000000000003FC0FFF3BC7",
      INIT_24 => X"7E678E3E44FF038087F0020003E700FF00000000000000000000000000010102",
      INIT_25 => X"000008003C00000000003F801F9FFFF07E0007FC00FD00006000FFFEFFFEFFF7",
      INIT_26 => X"0000000000000000000000000000000230C80000000000000000811FFFF00000",
      INIT_27 => X"F003C7FE1FF800000007FFFC07FE7FF01F8313FC447807000BE4000007C601F0",
      INIT_28 => X"D08800000000000000007FFFEFC00000000000000000000001FFE00D7FEFFFF8",
      INIT_29 => X"9D6007EF80307E8019CC3C001FFF01F800000000000000000000000000000000",
      INIT_2A => X"0000000000010000017F00087A00FC83A070FFFFCCE0010000FFFF38027E7FF0",
      INIT_2B => X"009806000000000000001800001C0000000000000001C0000002FFFF47003001",
      INIT_2C => X"00193FFF9C00010000FFFF78BC3FE7C3D0D20F9FF00770002A01E000093FC000",
      INIT_2D => X"00020000000000000003FFF8980000000000000000030000007FCE3FF10000FF",
      INIT_2E => X"01703F7FF007F0000000E0000020800088800000000000000000000001240000",
      INIT_2F => X"000000080000000000FFE01FFED283FFE70013FFFC0000023FF8FFF8FE7FE300",
      INIT_30 => X"01800100000000000000000000370000000000000000000000EFFFFC00000000",
      INIT_31 => X"C00000FF7C0000FFFFE0FFFFFFFFFF708DF73F39FF05F00CC000C0100001E000",
      INIT_32 => X"0000000060D0000061FFFFF800000000000001000000000001FF700F0100FFFF",
      INIT_33 => X"84623F0FFF9FE007FC0000180001F000FB81FF00000000000000000000470000",
      INIT_34 => X"0000000003C0080003FC003F3008880083800032F00007FFFFCFFFEFFFFFFFFF",
      INIT_35 => X"9603CC00000000000000000000EF00000000000041F0000EFFFFFF8000000000",
      INIT_36 => X"400303C3E0007FFFF9FFFFFFFFFFFFFFD00D1E0FF8FF8003F80E001E0010F800",
      INIT_37 => X"000000001CC0010FFFFFFF0000000000000000C00380000007F85F3FF9C1E3C0",
      INIT_38 => X"5085FC07003E001FF80C000F80003801B0010000000000000000000000AB0000",
      INIT_39 => X"000000800001000002FFA04E7858C1F8013F4F0FC01FFFFF0FFFE7FFFFFFFFFF",
      INIT_3A => X"F8C000000000000000000000008F000000000300F400037FFFFFE60000000000",
      INIT_3B => X"C004403FFFFFFFFFFFFF6FF7FFFFFFFFF067FF000000001FF00C000000000008",
      INIT_3C => X"80000780000001FFFFFFE00000000000070000800003010000FFF0C02010400E",
      INIT_3D => X"F4FFF8C00000E00F0000700000C0000C00C00000000000000000000100EF9800",
      INIT_3E => X"CC00C080000C000000185F07FFE3C70D620048FFFFFFF0FF7FFFDFC3FFFF3CC7",
      INIT_3F => X"0D406900000000000000000720FEF80080101FE000081FFFFFE0002000000000",
      INIT_40 => X"810203FCF3FF8F9F7DFFFDCFFFFC01FFF8FFFFF00007E8078034000200C00010",
      INIT_41 => X"0C0007000001FFFFE200000000000001F81F8000000001C00000033FFF10207F",
      INIT_42 => X"FFFFFFCFFFFCE80F0000000001000010CB008000000000000000001F0BFFF199",
      INIT_43 => X"788C004CEF0203E0000000FFFF007EFFF8006FFCFFC0CF0FFFFFFFFFFFFFCFFF",
      INIT_44 => X"CE00C000000000000000003FFFFF8FFD00000000003FFFFFE00000003C00000C",
      INIT_45 => X"F0003FFFFE01FE60FFFFFFDFEFFFFFFFFFFFFE077FF828040000040018000020",
      INIT_46 => X"000000000FFFFFFF1C0000000078000000801F07F7FFFC400008E0EFF405FFFF",
      INIT_47 => X"FFFF00007FE0780400000000F0000000FF000000100007B8000000FFFFFFCFF9",
      INIT_48 => X"00001FBEF1FFFB38000037FFFC0FFFFFF2F0FFEE8007FF7FFFFBFFFFEFFFFFFF",
      INIT_49 => X"FF00000000000FF8000010F8FFFFFDF3000000001FFFFFFC0000000780F00000",
      INIT_4A => X"F607FFF9C00F70FFFFFFFFFFFFFEE7FFFFFE0003FFE0700403E00000E0000003",
      INIT_4B => X"F9000007FFFFFF9880000030000340000000FFFC7C9FF80200001FFFF83FF9E0",
      INIT_4C => X"FFFC008FFF70780886C00200C0000003FB04810000001FF0000F7EBFFFFCF9FF",
      INIT_4D => X"0001FC000F1FF880000007DF307FE0C8001FFC104CCF7FFF1F3FFEFBFFFF07FF",
      INIT_4E => X"FF00B80000003FF0001FFFBFFFFEFF73F800007FFFFFEE00080001FE1001C000",
      INIT_4F => X"0007F09818007FFFFFFFFFFFFFFFFFFFFFFC1CFFF8F0F8018000000003800000",
      INIT_50 => X"800004FFFFFFE400000001F33C01E0003001F8F0071FFC8000000E8C00FFE00C",
      INIT_51 => X"FFF81FFFF1F0FC01E000808007800000F801700000003FFE7EFFFFDFFFFFFFE3",
      INIT_52 => X"C00FFBFC801364008000CCE001008007001FE01883BBE1FDFFFFFFFFFFFFFFFF",
      INIT_53 => X"F80363800001FFFCFFFFFFFFFFFFFF80000007FFFFFBC01CC00001819000C000",
      INIT_54 => X"03FF001FC77F8CFFFFBFFF7F1FFFFFFCFFF00FFAFFE780008F00210007000000",
      INIT_55 => X"00007FFFFFF603F2000000000000001BC07FF7CFC0004061C07BC120000E03E0",
      INIT_56 => X"F7C01FF07FFF00070B800C0006000081FF2101F01820C3FFFFFCFCFFFFF7E000",
      INIT_57 => X"837FF39FE13001600018C0000C0007FE0FC800C3FFFF061FFFFFF9E17FFFFFFF",
      INIT_58 => X"FFFFC100181FC3FFFE3EF9FFFFFFF80000FDFFFFFFC00386000000000004000F",
      INIT_59 => X"FFF0E7FFFDFE0E1FFFFFF803FFFFFFFFFCFEFFF97EFF00000F80000000000080",
      INIT_5A => X"03FFFFFFFE000000002000000000E002E73FE7FEF83800010010800060000737",
      INIT_5B => X"FBFFFFF99FFF80F80000000000000000FFEEE060F03F81FFFC3FF3FE1FFE3800",
      INIT_5C => X"FFFFE5FEF838000400120000000683F2FF326F0337FC30FFFF7FF81FFFFFFFFF",
      INIT_5D => X"FFE6F8F6F1FFA0FF7DFFFFFE013800001FFFFFFFC80070000000000C00003EFF",
      INIT_5E => X"FBF61C80E09E07FFFFFC33FFFFFFFFCFF3FFFC603FFFC0380000000000000000",
      INIT_5F => X"DFFFFFF8C00F780000000002060EC3FFFFFFEFFFF8180000001400000CFFF3FF",
      INIT_60 => X"C1FFC807FDFFE0007800000000000000FFFFF8FFF7FE2CFF7CFFFFF810000003",
      INIT_61 => X"FFFFEFFFF380FF00000F009E03FC7F3FFFFFFFCEDD3FFFFFFFF01FFFFFD7FEFF",
      INIT_62 => X"FFFFFFFFFFF818FFFDFFFFF80100003FFFFFFFFBF13D0003800400001C0F00FF",
      INIT_63 => X"E7FFFFFDFCDAFF40FFF0FFF8FFE3FFFC07FFF43FE43FE0007C00000000000000",
      INIT_64 => X"FFFFFF0FFFF00003000C1800007B00FE7FFFEFFFFFC0F800000003FFFFF0FFFF",
      INIT_65 => X"0FFFBE3F701F0000F900070400000000FFFFFFFFFFF070FFFFF7FFF0810000FF",
      INIT_66 => X"7FFFDE3FFFE000403E0000FFDD80FFFF7FFF1FFFF01E3D07FFFFEFF8FFEFFFF8",
      INIT_67 => X"FFFFFFFFFF41F6FFFFFFFFC88001E2FFFFFFFFFFFC000F8E30040000001FFEFF",
      INIT_68 => X"FFFF0FFE66FB97FFFFFFFEFDEFE0FFFF8F8300FE000F0060F203C00000000001",
      INIT_69 => X"FFFDFEFFF0003FFF000200000004FFFFFFFBC48FFEF0038FFFFF037FF83FF801",
      INIT_6A => X"8F8000FE0300F000CC01801800000000FFFFFFFFF383F9F80FFFFCF80002FFFF",
      INIT_6B => X"E0700C00FFF64000FFFFEFFFE07FC000FFF601FC3FF17FFFFFFFE7FFFFE0FFFF",
      INIT_6C => X"FFFFFFFFCD8F03F81FFFFEE000E4FFFFFFF0FFFC00CFFFBF007C000000003FFF",
      INIT_6D => X"7FFF00FF1FFF7EFFFFBF8FFFFFF0FFF8870007FE0001E08304000E0000000000",
      INIT_6E => X"F7FFF3C087FFF01881FC00002000F9F0C0010F00FFFF6000EFFFFEFF03E3C000",
      INIT_6F => X"0F803FFE03F1E08000400F0000000000FFFFE7FFDD8E1FFCFFFFFE0000FEE3FF",
      INIT_70 => X"C0001F00FFFF7B81EF81FFE007C7C000FFF800FFFFFFFF8FFFFF1FFFFFFCFFF8",
      INIT_71 => X"9B63FF1F9C807FFFFFFF700007FFFFFFFFFFE81BFFFF00DE01F000007002F960",
      INIT_72 => X"FFFC007FFFFBDFFFF7FF1FFFFF0FFFFD3F80F1FFC018F0001020040000000004",
      INIT_73 => X"FEFF83BFFFF030FE000000000006F90000071E00FFFF9301F2800BE01F070000",
      INIT_74 => X"FFFFE1FFF01FF0000002800000000000C043FF3F80807FFFFFFE00072FFFFFFF",
      INIT_75 => X"00101E00FFFF9803F80031F0980E00003FFC003FFFF9817FFFFFFFFFFF0CFFFF",
      INIT_76 => X"0443E75F8027FFFFFFF0000E7FFFFFFFFF9FFFFFFFFA007C0000800000000000",
      INIT_77 => X"3FE0C01FFFFF3F1FFFFFFFFC01103FFFFFF3C3F03FFFE000800EC00000000000",
      INIT_78 => X"FFFF3FFFF7FE00FC0D38000000010000003C0E80FFFFFFCFF80031F8037E0000",
      INIT_79 => X"FFF043E03E08C00080080000C000000006E1E27E0FFFFFFFFF0000007FFFFFFF",
      INIT_7A => X"007E1E00FFFEDFFFFE0059FF0FFF00001DE0000FFFFFFE3FFFFFFF08C0187FFF",
      INIT_7B => X"00C0D1FF3FFFFDFFF8000003FFFFFFFFFFFFFFF99CFA00C016C0000000010023",
      INIT_7C => X"07E0000FFFFFF06F3FFFFF01E01FFFFFFFF827008000008000000603E0000000",
      INIT_7D => X"FFFFFC0200E060801F00000000000C0080671BFFFFFFCFFFEC001BFFFFFF0000",
      INIT_7E => X"FF00040080E0800000000003E0000000008001FFFFFFFFF8000003FFFFFFFFFF",
      INIT_7F => X"002789E7F0FFC7FFEC000CFFFFF9400007C00003FFFFFFE6FCFFF81FFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ENA,
      ENBWREN => ENB,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized20\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized20\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized20\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal enb_array : STD_LOGIC_VECTOR ( 4 to 4 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE780000000000000000",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFED00003000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000001000000000000",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFF3C6000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE78C0000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFE7F80000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_01 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_02 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_03 => X"BD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_04 => X"9B9B9B9B9B9B9B9B9D9D9D9D9B9B9B9BBDBDBD791513377BBD9D9D9B9B9B9B9B",
      INIT_05 => X"9B9B9DBDBDBD9B9B9B9B9B9B9BBBBBBBBDBDBD9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_06 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBB9B9B9BBBBDBDBD9BBDBDBDBD",
      INIT_07 => X"7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B79579B9B9B9B9B9B9B9B9B",
      INIT_08 => X"F3F3F3F3F3F3F3D3F3D3F3F3D3D1D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_09 => X"F5F5F5F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_0A => X"1515151515151515151515151515151515151515151515F5F515151515F5F3F3",
      INIT_0B => X"1515151515151515353515151515151515151515151515151515151515151515",
      INIT_0C => X"3737373737373737373737373737373737373735353515353535353535353535",
      INIT_0D => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_0E => X"5959595959373759373757575757373737373757575737573737373737373737",
      INIT_0F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_10 => X"5959595959595959795959595959595959595959595959595959595959595959",
      INIT_11 => X"7979797979797979797979797979797979797979797979797979797959595959",
      INIT_12 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B7B7B79797979",
      INIT_13 => X"9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_14 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_15 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_16 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_17 => X"9BBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_18 => X"BBBBBBBB9B9B9B9BBBBBBBBB9B9B9B9BBD9B9BBDBD591313579BBD9D9D9B9BBB",
      INIT_19 => X"9B9BBDBDBDBD9B9BBDBDBDBDBDBDBDBDBDBDBD9D9B9B9B9B9B9BBDBDBDBD9B9B",
      INIT_1A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBBBBBBBB9B9BBBBDBDBDBDBDBDBDBD",
      INIT_1B => X"7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B577B9D9B9B9B9B9B9B9B",
      INIT_1C => X"F3F3F3F3F3F3F3F3F3F3F3D3D1D1D3D3D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_1D => X"F5F5F3F3F3F3F3F3F3F3F3F3F3F31313F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_1E => X"1515151515151515151515151515151515151515151515F51515F515F5F5F5F5",
      INIT_1F => X"1515151515151515353535151515151515151515151515151515151515151515",
      INIT_20 => X"3737373737373737373737373737373735373535351515153535353735353535",
      INIT_21 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_22 => X"5959595959595959595957595957373737373757575757573737373737373737",
      INIT_23 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_24 => X"5959595959797979797979795959595959595959595959595959595959595959",
      INIT_25 => X"7979797979797979797979797979797979797979797979797979797959595959",
      INIT_26 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797979797979797979",
      INIT_27 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B",
      INIT_28 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_29 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_2A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_2B => X"BBBBBBBB9B9B9BBD9B9B9B9B9B9B9BBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_2C => X"BBBDBDBDBD9B9BBDBBBDBDBBBBBBBBBBBBBBBD9BBDBD9B571313579D9D9D9DBB",
      INIT_2D => X"9DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9DBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2E => X"9B9B9B9B9B9B9B9B9BBDBD9B9BBBBB9BBDBDBDBDBD9B9BBDBDBDBDBDBDBDBDBD",
      INIT_2F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9D79599B9B9B9B9B9B9B9B",
      INIT_30 => X"F3F3F3F3F3F3F3F3F3D3D3D3D3D3D3D3D3D3D1D1D1D1D1D1D1F1D1D1D1D1D1D1",
      INIT_31 => X"F5F5F5F3F3F3F3F3F3F3F3F3F3F3F313F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_32 => X"1515151515151515151515151515151515151515151515F5F5F5F5F5F5F5F5F5",
      INIT_33 => X"1515151515151515151535353515151515151515151515151515151515151515",
      INIT_34 => X"3737373737373737373737373737373737373737373737351717171717373737",
      INIT_35 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_36 => X"5959595959595959595957595959595957573737575757575937575757575757",
      INIT_37 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_38 => X"5959597959797979797979795959595959595959595959595959595959595959",
      INIT_39 => X"7979797979797979797979797979797979797979797979797979797979795959",
      INIT_3A => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B797979",
      INIT_3B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B9B",
      INIT_3C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3F => X"BDBDBDBDBDBB9B9B9B9B9B9B9BBBBBBDBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B",
      INIT_40 => X"BDBDBDBDBDBDBDBDBBBDBDBDBDBDBDBDBDBDBB9BBDBD9BBD9B57131579BDBD9B",
      INIT_41 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9DBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_42 => X"9B9B9B9B9B9B9B9B9BBDBD9B9BBBBD9BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_43 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B579BBD9B9B9B9B9B9B",
      INIT_44 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3D3D1D3D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_45 => X"F51515F5F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_46 => X"151515151515151515151515151515151515151515151515F5F515151515F5F5",
      INIT_47 => X"3737151515151515151515351515151515151515151515151515151515151515",
      INIT_48 => X"3737373737373737373737373737373737373737373737351717171717171717",
      INIT_49 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_4A => X"5959595959595757595959595959595957575759595757575937575757575757",
      INIT_4B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_4C => X"7979797979797979797979795959595959595959595959595959595959595959",
      INIT_4D => X"797B7B79797B7B79797979797979797979797979797979797979797979797979",
      INIT_4E => X"9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B7B79",
      INIT_4F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B",
      INIT_50 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_51 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_52 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_53 => X"BD9D9B9BBBBDBB9BBBBBBBBBBBBBBBBDBBBDBDBBBBBDBBBB9B9B9B9B9B9BBBBB",
      INIT_54 => X"BDBDBDBDBDBDBDBDBBBDBDBDBDBDBDBDBBBDBDBDBBBDBDBBBDBD9B5713357BBD",
      INIT_55 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_56 => X"9B9B9B9B9B9B9B9B9BBDBD9B9BBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_57 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9D59799B9B9BBD9B9B9B",
      INIT_58 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F1F1F1D1D1D1D1D1D1D1D1",
      INIT_59 => X"F515151513F3F3F31515F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_5A => X"15151515151515151515151515151515151515151515151515151515151515F5",
      INIT_5B => X"3717151515151515151515151515151515151515151515151515151515151515",
      INIT_5C => X"3737373737373737373737373737373737373737373737353737171515173737",
      INIT_5D => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_5E => X"5959595959595959595959595959595957595959593757573757575757575757",
      INIT_5F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_60 => X"7979797959595959797979795959595959595959595959595959595959595959",
      INIT_61 => X"7B7B7B79797B7B79797979797979797979797979797979797979797979797979",
      INIT_62 => X"9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_63 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_64 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_65 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_66 => X"BBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9BBB9B9B9B9B9B9B9BBB9B9B9B9B9B9B9B",
      INIT_67 => X"9B9DBDBD9BBDBDBDBBBDBDBDBDBBBBBDBBBDBDBDBDBDBDBB9B9B9BBBBBBBBBBD",
      INIT_68 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9BBBBDBDBBBDBDBDBDBD79351335",
      INIT_69 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_6A => X"9B9B9B9BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_6B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBD9B579B9D9B9B9B9B9B",
      INIT_6C => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F1F3F1F1F1F1F1D1D1D1D1F1D1D1D1",
      INIT_6D => X"F51515151515151513F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_6E => X"15151515151515151515151515151515151515151515151515151515151515F5",
      INIT_6F => X"3715151517373717151515173715151515151515151515151515151515151515",
      INIT_70 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_71 => X"5757573737373737573737373737373737373737373737373737373737373737",
      INIT_72 => X"5959595959595959595959595959595959595959593757595957575757575757",
      INIT_73 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_74 => X"7979797979797979597959597979597959595959595959595959595959595959",
      INIT_75 => X"7B7B7B79797B7B7B797979797B7979797B797979797979797979797979797979",
      INIT_76 => X"9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_77 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_78 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_79 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7A => X"BDBDBDBDBDBDBB9B9B9B9B9B9B9B9B9BBB9B9B9B9B9B9B9BBBBB9B9B9B9B9B9B",
      INIT_7B => X"13579BBDBDBDBBBBBDBDBDBDBDBBBBBDBBBDBDBDBDBDBDBBBDBDBDBBBBBBBBBB",
      INIT_7C => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBDBDBDBDBD7915",
      INIT_7D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_7E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_7F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9D9B9B9B9BBD9B9D579BBD9B9BBD9BBD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(4),
      ENBWREN => enb_array(4),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(4)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__52\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(4)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized21\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized21\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized21\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal enb_array : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8000000000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFF8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFD8000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF000F000000000",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFF78C140000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C000000000",
      INIT_00 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3F3D3D1D1D1D1D1D1F1F1D1D1D1",
      INIT_01 => X"13151515151515F31313131313F3F3F3F5F5F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_02 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_03 => X"3735373735353737151515151515151515151515151515151515151515151515",
      INIT_04 => X"3737373737373737373737373737373737373737373737373737373537373737",
      INIT_05 => X"3757575757575737575737373737373737373737373737373737373737373737",
      INIT_06 => X"5959595959595959595959595957575957575959575757595757575757575757",
      INIT_07 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_08 => X"7979797979797979797979797979797959595959595959595959595979795959",
      INIT_09 => X"7B7B7B7B7B7B7B7B797979797B7979797B797979797979797B7979797B7B7979",
      INIT_0A => X"9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_0B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0E => X"BDBDBDBDBBBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B",
      INIT_0F => X"591513799DBDBDBDBDBBBDBDBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_10 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_11 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_12 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_13 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9D9D9D9B9B9B9B9B7B799BBDBBBD9DBD",
      INIT_14 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D1F3F3F3D3D1D1D1D1D1D1D1D1D1D1D1D1",
      INIT_15 => X"15151515151515151313131513F3F3F3F3F3F3F5F5F3F3F3F3F3F3F3F3F3F3F3",
      INIT_16 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_17 => X"3737373735353737151515151515151515151515151515151515151515151515",
      INIT_18 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_19 => X"3757575757575757373737373737573737373737373737373737373737373737",
      INIT_1A => X"5959595959595959595959595959595957575959575757595959595757575757",
      INIT_1B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_1C => X"7979797979797979797979797979797979595959595959597979597979795959",
      INIT_1D => X"7B7B7B7B7B7B7B7B7B7B7B7B7B79797B7B79797B7B7B7B7B7B7B79797B7B7979",
      INIT_1E => X"9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_1F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_20 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_21 => X"9D9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_22 => X"BDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDBBBBBBBB9B9B9B",
      INIT_23 => X"BD9B57133579BDBDBDBDBDBD9BBDBDBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_24 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_25 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_26 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_27 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9D9D9D9D9D9D9D9D9B799BBDBD9BBDBD",
      INIT_28 => X"F3F3F1F3F3F3F3F3F3F3F3F3F3F3F3F3D3F3F3D3D1D3D3D1D1D1D1D1D1D1D1D1",
      INIT_29 => X"1515151515151515151515151515F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3",
      INIT_2A => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_2B => X"3737373737373737151517151515151515151515151515151515151515151515",
      INIT_2C => X"3737373737373737373737373737373737373737373737373737373737353737",
      INIT_2D => X"3737595757575737373737373737373737373737373737373737373737373737",
      INIT_2E => X"5959595959595959595959595959595957575959575757595959575757575757",
      INIT_2F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_30 => X"7979797979797979797979797979797979797979797979797979797959595959",
      INIT_31 => X"7B7B7B7B7B7B7B7B7B7B79797B7B797B7979797B7B7B7B7B797B797979797979",
      INIT_32 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B9B9B9B7B7B7B7B7B7B7B7B",
      INIT_33 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_34 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_35 => X"9B9B9BBBBBBBBBBBBB9B9BBBBB9B9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_36 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBB9B",
      INIT_37 => X"BBBDBD9B5713357BBDBDBD9DBDBDBDBDBDBDBDBDBDBDBDBBBDBDBDBDBDBDBDBD",
      INIT_38 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_39 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBDBDBDBDBDBDBDBDBD7979BDBDBDBDBD",
      INIT_3C => X"F3F3D1F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3D3D3D3D1D1D1D1D1D1D1D1D1",
      INIT_3D => X"15151515151515151513F31515F3F3F3F5F3F3F3F3F3F5F5F3F3F3F3F3F3F3F3",
      INIT_3E => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_3F => X"3737373737373735171717151515171715151515151515151515151515151515",
      INIT_40 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_41 => X"5959595957575757373737373737373737373737373737373737373737373737",
      INIT_42 => X"5959595959595959595959595959595959595959595959595757575757575757",
      INIT_43 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_44 => X"7979797979797979797979797979797979797979797979797979797979795959",
      INIT_45 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B7979797B797979797979",
      INIT_46 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B9B7B7B7B7B7B7B7B7B",
      INIT_47 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_48 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_49 => X"9B9BBDBDBDBDBDBDBDBBBBBDBB9B9BBB9B9B9B9B9B9B9B9B9B9BBB9B9B9B9B9B",
      INIT_4A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4B => X"BDBDBDBDBD7B5713379BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4C => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4F => X"9B9B9B9B9B9B9B9B9B9B9B9B9BBDBDBDBDBDBDBDBDBDBDBDBD9B579BBDBDBBBD",
      INIT_50 => X"F3F3F3D1F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3D1D3D3D1D1D1D1D1D1",
      INIT_51 => X"151515151513F31313131515F3F3F3F3F3F3F3F3F3F3F3F313131313F3F3F3F3",
      INIT_52 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_53 => X"3737373737373735171717171515171737353535153535351515151515151515",
      INIT_54 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_55 => X"5959595757575757373737373737373737373737373737375757373737373737",
      INIT_56 => X"5959595959595959595959595959595959595959595959595959595957575757",
      INIT_57 => X"5959595959595959595979595959595979595959595959595959595959595959",
      INIT_58 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_59 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B797B7B7B797B7B7979",
      INIT_5A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B",
      INIT_5B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5D => X"BDBDBDBDBDBDBBBBBDBDBDBDBB9B9B9BBBBBBB9B9B9B9B9B9B9B9B9B9BBB9B9B",
      INIT_5E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_5F => X"BDBDBDBDBDBD9B79151557BBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_60 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_61 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_62 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_63 => X"9B9B9B9B9B9B9B9B9B9B9B9BBDBDBDBDBDBBBBBDBDBDBDBDBDBD799BBDBDBBBD",
      INIT_64 => X"F313F3F1F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D3D3D1D1D1D1D1D1D1D1",
      INIT_65 => X"15151515151313131515151515151515F315151515F3F3F31313F3F3F3F3F313",
      INIT_66 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_67 => X"3737373737373735151737171715171737353535353535351515151515151515",
      INIT_68 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_69 => X"5957575757575757373737373737373737373737373737375757373737373737",
      INIT_6A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_6B => X"5959595959595959595959595959595979595959595959595959595959595959",
      INIT_6C => X"79797979797B7979797979797979797979797979797979795979797979797979",
      INIT_6D => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B797B7B79797B7B7979",
      INIT_6E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B7B7B7B7B",
      INIT_6F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_70 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_71 => X"BDBDBDBDBDBBBBBBBDBDBDBDBBBBBBBBBDBDBBBBBBBBBBBB9B9B9B9B9BBB9B9B",
      INIT_72 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_73 => X"BDBDBDBDBBBDBDBDBD79151379BBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_74 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_75 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_76 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_77 => X"9B9B9B9B9BBDBDBD9B9B9BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B79BDBDBDBD",
      INIT_78 => X"F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3F3D1F3F3F3F3F3F3F3D1D3F3F1F1D1CFCF",
      INIT_79 => X"1515151515151515151515151515131515151515F3F3F3F31313F3F3F3F3F3F3",
      INIT_7A => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_7B => X"3737373737373737173737373737373715151515151515151515151515151515",
      INIT_7C => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_7D => X"5959575959575757575757575757575737373737375737375757373737373737",
      INIT_7E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7F => X"5959595959595959797979595959595959595959595959595959595959595959",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(5),
      ENBWREN => enb_array(5),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(5)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized22\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized22\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized22\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal enb_array : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFF0C0A0000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7C020000000",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFE40040000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF88000000000",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFF98000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70000020000",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"7B7B797B7B7B7B79797979797979797979797979797979797979797979797979",
      INIT_01 => X"7B9B9B7B7B7B9B9B7B7B7B7B7B7B7B7B797B7B79797B7B79797B79797B7B797B",
      INIT_02 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B",
      INIT_03 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_04 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_05 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B",
      INIT_06 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_07 => X"BDBDBDBDBBBDBDBDBDBD9B5715359BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_08 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_09 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0B => X"9B9B9B9BBDBDBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD799BBDBDBD",
      INIT_0C => X"13F313F3F3F3F3F3F3F3F3F3F3F3F3D1D1F3F3F3F3F3F3D1F3F3F3F1F1F1CFAD",
      INIT_0D => X"1515151515151515151515151515131315151515F3F3F3F31313F3F3F3F3F3F3",
      INIT_0E => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_0F => X"3737373737373737373737373737373717171737371515151515151515151515",
      INIT_10 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_11 => X"5959575759575757595957575757595737373737373737375757373737373737",
      INIT_12 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_13 => X"5979797979595959797979797979595979795959595959595959595959595959",
      INIT_14 => X"7B7B7B7B7B7B7B797B7979797B79797979797979797979797979797979797979",
      INIT_15 => X"9B9B9B7B9B9B9B9B9B7B7B7B7B7B9B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B7B",
      INIT_16 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B",
      INIT_17 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_18 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_19 => X"BDBDBDBDBBBBBDBDBDBDBDBDBDBDBDBDBBBBBBBDBDBDBDBDBDBDBBBBBB9B9B9B",
      INIT_1A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBDBDBDBD",
      INIT_1B => X"BDBDBDBDBDBDBDBDBDBDBDBD9B5713359BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1C => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1F => X"9B9B9B9BBDBDBBBBBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B79BDBDBD",
      INIT_20 => X"F3F313F3F3D1F3F3F3F3F3F3F3F3F3F3D1F3F3F3F3F3D3F3F3F3F1D1D1F1D1D1",
      INIT_21 => X"15151515151515151515151515151515151515F3F31515131515F3F3F3F3F3F3",
      INIT_22 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_23 => X"3737373737373737373737373737373737373737373535373515151515151515",
      INIT_24 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_25 => X"5959595959595959595757595757575757575757575757573737373737373737",
      INIT_26 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_27 => X"5959595959595959595959595959797979795959597979795959595959595959",
      INIT_28 => X"7B7B7B7B7B7979797B7B7979797B7B7B79797979797979797979797979797979",
      INIT_29 => X"9B9B9B7B9B9B9B7B7B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_2A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_2B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_2C => X"BDBD9B9BBBBBBBBBBD9B9B9B9B9BBBBB9B9B9B9B9BBBBBBB9B9B9B9B9B9B9B9B",
      INIT_2D => X"BDBDBDBDBDBDBDBDBBBBBDBDBDBBBBBDBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2F => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBD9B5515379BBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_30 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_31 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_32 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_33 => X"BDBDBDBDBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBD799BBDBD",
      INIT_34 => X"F315F3F3F3D1D1F3F3F3F3F3F3F3D1F3D1F3F3F3F3F3F3F3F1F1F3F3D1D1D1F1",
      INIT_35 => X"15151515151515151515151515151515131515F5F515F3F3F3F3F3F3F3F3F3F3",
      INIT_36 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_37 => X"3737373737373737373737373737373737373737373737371515151515151515",
      INIT_38 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_39 => X"5959595959595959375759595757575757575757575757573737373737373737",
      INIT_3A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_3B => X"7979797979797979595959597979797979797979797979795959595959595959",
      INIT_3C => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797979797979797979797979797979",
      INIT_3D => X"9B9B9B9B9B9B9B7B7B7B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_3E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_40 => X"BDBDBDBBBBBBBBBBBD9B9B9BBB9BBBBB9B9B9B9B9B9B9BBB9B9B9B9B9B9B9B9B",
      INIT_41 => X"BDBDBDBDBDBDBDBDBBBDBDBDBBBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_42 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_43 => X"BDBDBDBDBDBDBDBDBDBDBDBDBBBDBDBD793535599DBDBDBDBDBDBDBDBDBDBDBD",
      INIT_44 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_45 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_46 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_47 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD7999BDBD",
      INIT_48 => X"F3F3F3F3F3D1D1F3F3F3F3F3F3F3D1F3F1F3F3F3F3F3F3F3D1D1D3D3D3D1D1F1",
      INIT_49 => X"151515151515151515151515151515151515151515F3F3F315F3F3F3F3F3F3F3",
      INIT_4A => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_4B => X"3737373737373737373737373737373717373717171717171515151515151515",
      INIT_4C => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_4D => X"5959595959595959595759595757575759575757575757573757575737575737",
      INIT_4E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_4F => X"7979797979797979595959597979797979797979797979795979595959595959",
      INIT_50 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B797979797979797979797979797979797979",
      INIT_51 => X"9B9B9B9B9B9B9B9B9B9B7B9B9B7B9B9B9B7B7B9B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_52 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_53 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_54 => X"BDBDBDBDBDBBBBBBBDBB9BBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_55 => X"BDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBDBD",
      INIT_56 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_57 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD79353579BDBDBDBDBDBDBDBDBDBD",
      INIT_58 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_59 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_5A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_5B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B79BDBD",
      INIT_5C => X"F5F3F3F3F3F3CFD1F3F3F3F3D1F3F3D1D1F3F3F3F3F3F3F3D1D1D1F3D3D1D1D1",
      INIT_5D => X"151515151515151515151515151515151515151513F3F31313F3F3F5F3F3F3F3",
      INIT_5E => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_5F => X"3737373737373737373737373737373737373737373737371515371515153715",
      INIT_60 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_61 => X"5959595959595959595957575757595959593737373737373757575757575737",
      INIT_62 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_63 => X"7979797979797979595979797979797979797979797979795959595959595959",
      INIT_64 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B797979797979797979797979",
      INIT_65 => X"9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B9B7B7B9B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_66 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_67 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_68 => X"BDBDBDBDBDBDBBBDBDBB9BBBBBBDBDBDBDBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_69 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBD",
      INIT_6A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_6B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD79353579BDBDBDBDBDBDBDBD",
      INIT_6C => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_6D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_6E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_6F => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD799BBD",
      INIT_70 => X"F3F3F3F3F3F3D1AFD1F3F3F3F3F313D1D1F3F3F3F3F3F3F3F3D1D3F3F3F3D1D1",
      INIT_71 => X"1515151515151515151515151515151515151515F3151313F3F3F3F3F3F3F3F3",
      INIT_72 => X"1515151515151515151515151515151515151515151515151515151515151515",
      INIT_73 => X"3737373737373737373737373737373737373737373535353737371515153715",
      INIT_74 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_75 => X"5959595959595959595959575757595959575757575757575757575757373757",
      INIT_76 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_77 => X"7979797979797979797979797979797979797979797979795959597959595959",
      INIT_78 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797979797979797979",
      INIT_79 => X"9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_7A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7C => X"BDBDBDBDBDBDBDBDBDBDBBBBBDBDBDBDBDBDBB9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_7E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_7F => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B5915377BBDBDBDBDBDBD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(6),
      ENBWREN => enb_array(6),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(6)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__53\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(6)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized23\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized23\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized23\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal enb_array : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFE8000100000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0602000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFF2301080000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEE580840000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFF794000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF730C200000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFF780C000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_01 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_02 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_03 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B79BD",
      INIT_04 => X"F3F3F3F3D1D1F3CFAFF3F315F3D1F3D1D3F3F3F3F3F3F3F3F3D1D1F3F3F3F3D1",
      INIT_05 => X"1515151515151515151515151515151515151515151513F315F3F3F3F3F3F3F3",
      INIT_06 => X"1715151515151515151515151515151515151515151515151515151515151515",
      INIT_07 => X"3737373737373737373737373737373737373737373737373737373715153715",
      INIT_08 => X"5757575757573737373737573737373737373737373737373737373737373737",
      INIT_09 => X"5959595959595959595959595959595959595959575959595957575757375757",
      INIT_0A => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_0B => X"7979797979797979797979797979797979797979797979795959797959597959",
      INIT_0C => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B7979797B7B7B7979797979",
      INIT_0D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B9B7B7B9B7B7B7B7B7B7B7B7B7B",
      INIT_0E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0F => X"BDBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_10 => X"BDBDBDBDBDBDBDBDBDBDBBBBBBBDBDBDBDBDBDBDBDBDBDBD9BBBBBBB9B9BBBBB",
      INIT_11 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_12 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_13 => X"BDBDBDBDBDBDBDBDBDBDBBBDBDBDBDBDBDBDBDDDBDBDBD9B5737579BBDBDBDBD",
      INIT_14 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_15 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_16 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_17 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD799B",
      INIT_18 => X"F3F3F3F3F3D113F3CFD1F3F3F3D1F3CFD1F3F3F3F3F3F3F3F3F3D1F3F3D1D1F1",
      INIT_19 => X"1515151515151515151515151515151515151515151513F3F3F3F3F3F31315F3",
      INIT_1A => X"1515151515151515151515151515151535151515151515151515151515151515",
      INIT_1B => X"3737373737373737373737373737373737373737373737373737373737153715",
      INIT_1C => X"5957373757573737373757573737373737373737373737373737373737373737",
      INIT_1D => X"5959595959595959595959595959595959595957575759595959575757575757",
      INIT_1E => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_1F => X"79797B7979797979797979797979797979797979797979795959595959595959",
      INIT_20 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797B7B7979797B7B7B7979797979",
      INIT_21 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B7B7B7B7B7B7B7B7B7B",
      INIT_22 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_23 => X"BDBDBD9B9B9B9B9BBB9B9B9B9B9B9B9BBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_24 => X"BDBDBDBDBDBDBDBDBDBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBDBDBD",
      INIT_25 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_26 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_27 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B5735599DBDBD",
      INIT_28 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_29 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDBDBDBDBDBDBDBD",
      INIT_2B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9B",
      INIT_2C => X"F3F3F3F3F3F1F113F3AFD1F315F3D1ADB1F3F3F3F3F3F3F3F3F3D1F3F3D1D1F1",
      INIT_2D => X"151515151515151515151515151515151515151515151315F3F515F3F3F31515",
      INIT_2E => X"1715151515151515151515151515153535353515151515151515151515151515",
      INIT_2F => X"3737373737373737373737373737373737373737373737373737373737153515",
      INIT_30 => X"5737373737373737373737575737373737373737373737373737373737373737",
      INIT_31 => X"5959595959595959595957595959595957595957575757575759595757575757",
      INIT_32 => X"5979795959797959595959595959595959595959595959595959595959595959",
      INIT_33 => X"797B797979797979797979797979797979797979797979797959595959597959",
      INIT_34 => X"9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B7B7979797979",
      INIT_35 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B9B9B9B9B9B9B7B7B7B7B",
      INIT_36 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_37 => X"BDBDBDBDBBBB9B9BBDBB9B9B9B9B9B9BBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_38 => X"BDBDBDBDBDBDBDBDBDBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBDBDBD",
      INIT_39 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDDDBD79373779BD",
      INIT_3C => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDDDBDBDBDBDBDBDBDBDBD",
      INIT_3E => X"BDBDBDBDBDDDBDBDBDBDBDBDBDBDBDBDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3F => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD79",
      INIT_40 => X"13F3F3F3F3F5D1D313F1CFD1D113CF8AAFD3F3F3F3F3F3F3F3F3D1D3F3F3D1F1",
      INIT_41 => X"1515151515151515151515151515151515151515151515F5131315F3F315F313",
      INIT_42 => X"3535151515151515351515151515151515151515151515151515151515151515",
      INIT_43 => X"3737373737373737373737373737373737373737373737353737373737373715",
      INIT_44 => X"5937373759373737373737373737373757373737373737373737373737373737",
      INIT_45 => X"5959595959595959595959595959595959595959595957575959575959595957",
      INIT_46 => X"7979797979595959595959595959595959595959595959595959595959595959",
      INIT_47 => X"7B7B7B7B797979797979797979797B7979797979797979797979797979797979",
      INIT_48 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_49 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B7B9B9B7B7B",
      INIT_4A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_4B => X"9DBDBDBDBDBDBDBDBB9B9B9B9BBB9B9B9B9B9B9B9B9B9B9BBBBB9B9BBBBBBBBB",
      INIT_4C => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBB",
      INIT_4D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4E => X"7BBDBDBDDDBDBDBDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4F => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD793737",
      INIT_50 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_51 => X"BDDDDDDDBDBDBDBDBDBDBDBDDDDDBDBDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_52 => X"9BDDBDBDDDBDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDD",
      INIT_53 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B",
      INIT_54 => X"15F3F315F315F3D1F3F1F1AFAFF168268DF3F3F3F3F3F3F3F3D1D1F3F3F3D1D1",
      INIT_55 => X"15151515151515151515151515151515151515151515151515131513F3131313",
      INIT_56 => X"3735371515151515151515151515151515151515151515151515151515151515",
      INIT_57 => X"3737373737373737373737373737373737373737373737373737373737373717",
      INIT_58 => X"5957573737373737575757575757573757373737373737373737373737373737",
      INIT_59 => X"5959595959595959595959595959595959595959595957595959595959595757",
      INIT_5A => X"7979797979795959595959595959595959595959595959595959595959595959",
      INIT_5B => X"7B7B7B7B79797979797979797979797979797979797979797979797979797979",
      INIT_5C => X"9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_5D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B7B7B",
      INIT_5E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5F => X"BDBDBDBDBDBDBDBDBBBB9B9BBBBB9B9BBB9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_60 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_61 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_62 => X"35579BBDBDBDBDBDBBDDBDBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_63 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDDDBDBDBDDDBD79",
      INIT_64 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_65 => X"BDDDDDDDDDBDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDDDDDBDBDBDBDBDBDBDBD",
      INIT_66 => X"99BDDDBDDDBDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDBDBDBDBD",
      INIT_67 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDBDBD",
      INIT_68 => X"F3F5F3F31315F3F3F3F313CFABAA46268FF5F3F3F3F3D3D3F3F3D1D1F3F3F3D1",
      INIT_69 => X"151515151515151515151515151515151515151515151515F5151515F3F31515",
      INIT_6A => X"3737373737371715151515151517151515151515151515151515151515151515",
      INIT_6B => X"3737373737373737373737373737373737373737373737373737373737373717",
      INIT_6C => X"5759595757575759575757575757573757373737373737373737373737373737",
      INIT_6D => X"5959595959595959595959595959595959595959595959595959595957575757",
      INIT_6E => X"7979797979795959595959595959595979595959595959595959595959595959",
      INIT_6F => X"7B7B7B79797B7B797B797B797979797979797979797979797979797979797979",
      INIT_70 => X"9B9B9B7B7B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_71 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_72 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_73 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBBBB9BBBBBBD9B9BBB9B9B9B9B9B9BBB9B9B9B",
      INIT_74 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_75 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_76 => X"BD5735579BBDDDBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_77 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDBBDDDDBDBDDDBD",
      INIT_78 => X"BDBDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_79 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDDDDDDDDDDDDDDDDDDDDD",
      INIT_7A => X"9B9BDDBDDDDDDDBDDDDDDDBDDDDDDDDDBDBDBDBDDDDDDDDDBDBDDDDDBDBDBDBD",
      INIT_7B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_7C => X"F3F5F3D11513F3F3F3F3F1D1EFA866026DF3F3F5F3F3F3F3F3F3D1D1F3F3F3D1",
      INIT_7D => X"151515151515151515151515151515151515151515151515F515131313F3F3F5",
      INIT_7E => X"3737373737373715153737171717171515151515151515151515151515151515",
      INIT_7F => X"3737373737373737373737373737373737373737373737373737373737373717",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(7),
      ENBWREN => enb_array(7),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(7)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__54\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized24\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized24\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized24\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 8 to 8 );
  signal enb_array : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E0080000",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFDF1060000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD01820000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFC5C000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEE7F010100",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFF7E37800000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"5759595757575959575757575757373737373737373737373737373737373737",
      INIT_01 => X"5959595959595959595959595959595959595959595959595959595957575757",
      INIT_02 => X"7979797979595959595959797959597979797979795959595959595959595959",
      INIT_03 => X"7B7B7B79797B7B797B7B7B7B7979797979797979797979797979797979797979",
      INIT_04 => X"9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_05 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_06 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_07 => X"BDBDBDBDBDBDBDBBBDBDBDBDBDBBBBBBBDBDBD9B9BBB9BBB9BBBBB9BBB9B9B9B",
      INIT_08 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_09 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0A => X"BDBD9B573559BBDDDDBDBDBDBDBDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDBDBDBDDD",
      INIT_0C => X"DDDDDDDDDDDDBDBDDDDDDDDDDDBDBDBDBDBDDDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0D => X"DDDDDDDDDDBDBDBDDDBDBDBDDDDDDDDDDDDDBDBDBDBDBDBDDDDDDDDDDDDDDDDD",
      INIT_0E => X"9B9BBDBDDDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDDD",
      INIT_0F => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDD",
      INIT_10 => X"151515F3D1F3F3F3F1F1F3F313EFAA2448AFD1F3D3F3F3F3F1F3D1D1F3F3F1D1",
      INIT_11 => X"1515151515151515151515151515151515151515151515151515151315F3F315",
      INIT_12 => X"3737373737373535373737373717151515153535351515151515151515151515",
      INIT_13 => X"3737373737373737373737373737373737373737373737373737373737373717",
      INIT_14 => X"5959595757595957575757575757573757373737373737373737373737373737",
      INIT_15 => X"5959595959595959595959595959595959595959595959595759595959575959",
      INIT_16 => X"7979797979595959597979797959597979797979795959595959595959595959",
      INIT_17 => X"7B7B7979797B7B797B7B797B7B7B7B7B79797979797979797979797979797979",
      INIT_18 => X"9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79",
      INIT_19 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1A => X"BB9B9B9B9B9B9B9B9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBB9BBB9BBB9BBBBD9B9B9B9BBD",
      INIT_1C => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1E => X"DDBDBDBD9B573579BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1F => X"BDBDBDBDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDBDBD",
      INIT_20 => X"DDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDDDDDDDDDDDDDBDDDDDDDBDBDBDDD",
      INIT_21 => X"DDDDDDDDDDDDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDDDDDDDDDDDDDDDDD",
      INIT_22 => X"BD9BBDDDDDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDDDDD",
      INIT_23 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDBDBDBDBDBDBD",
      INIT_24 => X"15151515D1AFF313F1D1F3F3F31111F1AAAD8D8F8FD3F5D3F3F3D1CFF1F3F3D1",
      INIT_25 => X"151515151515151515151515151515151515151515151515151515151513F315",
      INIT_26 => X"3737373737373737373537373715151515153535353515151515151515151515",
      INIT_27 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_28 => X"5959575757595957595957575757575757575737373737373737373737373737",
      INIT_29 => X"5959595959595959595959595959595959595959595959595759595959595959",
      INIT_2A => X"7979797979795959595959597959797959595959595959595959595959595959",
      INIT_2B => X"797B7979797B7B79797979797B7B7B7B79797979797979797979797979797979",
      INIT_2C => X"9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79",
      INIT_2D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_2E => X"BB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_2F => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBD9B9B9B9BBB9B9B9BBDBD",
      INIT_30 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_31 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_32 => X"BDBDBDBDDDBD79375599BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_33 => X"BDDDDDDDBDBDBDDDDDDDDDDDBDBDBDBDBDBDBDDDBDBDBDBDBDBDBDBDBDBDBDDD",
      INIT_34 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_35 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_36 => X"BD9B9BDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_37 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDDDDDDDBDBDBDBDDDDDDDDDBDBD",
      INIT_38 => X"F3F3F3F3F3CFF31313F1CFF5F3F313F1CFCF88266AD1F3F3F1F3D18DAFF3F1CF",
      INIT_39 => X"151515151515151515151515151515151515151515151513151515151515F313",
      INIT_3A => X"3737373737373737373737353535353515353735353535351515151515151515",
      INIT_3B => X"5737573737373737373737373737373737373737373737373737373737373737",
      INIT_3C => X"5959595959595959595959575757575757575757575757373737373737373737",
      INIT_3D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_3E => X"7979797979795959595959595959797959595959595959595959595959595959",
      INIT_3F => X"7B7B7B7B797B7B7B797B7B797B79797B7B797979797979797979797979797979",
      INIT_40 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_41 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_42 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_43 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBDBDBBBBBD9B9B9B9BBBBBBBBDBDBD",
      INIT_44 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_45 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_46 => X"BDBDDDDDBDDDBDBD7935579BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_47 => X"DDDDDDDDDDBDDDDDDDDDDDDDDDDDDDDDBDDDDDDDDDBDBDBDDDBDBDBDBDBDBDBD",
      INIT_48 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_49 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4A => X"BDBD9BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDDDDDDDDDDDDDBDDDDDDDDDDDBD",
      INIT_4C => X"F313F3131315F3D1F3F1ADF3D3F3F3D1AF8BCDAD8BD1F3F3D1F1D18DAFF1F1D1",
      INIT_4D => X"151515151515151515151515151515151515151515151515151515151515F3F1",
      INIT_4E => X"3737373737373735353737353535373515373735353535351515353515151535",
      INIT_4F => X"5757575737373737373737373737373737373737373737373737373737373737",
      INIT_50 => X"5959595959595959595959575757575757575757575757373737373737373737",
      INIT_51 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_52 => X"7979797979795959597979595959595959595959595959595959595959595959",
      INIT_53 => X"7B7B7B797B7B7B7B7B7B7B797B7979797B79797B7B7979797979797979797979",
      INIT_54 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B",
      INIT_55 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B9B9B9B9B9B7B9B9B9B",
      INIT_56 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_57 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBDBDBBBBBD9B9B9B9B9D9D9D9D9DBD",
      INIT_58 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_59 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_5A => X"DDBDBDBDBDBDBDDDBFBD7935579BDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_5B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBD",
      INIT_5C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5E => X"BDDD9BBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5F => X"BDBDBDBDBDBDBDBDBDBDBDBDDDDDDDDDBDBDDDDDDDDDDDDDDDBDDDDDDDDDDDDD",
      INIT_60 => X"F315151315151513D1F3D1AFF3F3F113CFADADF1F3AFAF13D1F3F18DD1F3AFB1",
      INIT_61 => X"1515151515151515151515151515151515151515151513F3151515F3151515D1",
      INIT_62 => X"3737373737373737373737373737371537171715353535351515151515151515",
      INIT_63 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_64 => X"5759595959595959595959595957575757575757575757575757573737373737",
      INIT_65 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_66 => X"7979797979797979797959797979797979795959797959595959595959595959",
      INIT_67 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797979797B7979797B79797979",
      INIT_68 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B9B9B9B9B7B7B7B7B7B7B",
      INIT_69 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B797B9B9B9B9B9B9B7B9B7B9B9B9B",
      INIT_6A => X"9B9B9B9B9BBDBBBB9BBD9B9B7B9BBDBBBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBB9BBDBD9B9B9BBDBD9BBDBDBB",
      INIT_6C => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_6D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_6E => X"BDBDBDBDBDBDBDBDDDDDDDBB7957799BDDDDBDDDDDDDBDBDBDBDBDBDBDBDBDBD",
      INIT_6F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBD",
      INIT_70 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_71 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_72 => X"DDDDBD99DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_73 => X"BDBDBDBDBDBDDDDDDDBDBDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_74 => X"D1F51515F515151513F1F1AFD1F3F3F3F3D1F1CFF1D18DAFCFF1CF466AAFB16A",
      INIT_75 => X"151515151515151515151515151515151515151515151513F3151515151315D1",
      INIT_76 => X"3737373737373737373737373737373717171515353535351515151515151515",
      INIT_77 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_78 => X"5959595959595959595959595959575757575757575757575757573737375757",
      INIT_79 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7A => X"7979797979797979797979797979797979797979797979795959595959595959",
      INIT_7B => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B797B7B79797979",
      INIT_7C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B9B7B9B9B",
      INIT_7D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B799B9B9B9B9B9B9B9B7B7B9B9B9B",
      INIT_7E => X"BD9B9B799B9BBBBB9B9B9B9B7B9BBD9B9B9B9B9BBB9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7F => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBB9BBDBD9B9B9BBDBD9B9BBDBD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(8),
      ENBWREN => enb_array(8),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(8)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(8)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized25\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized25\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized25\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 9 to 9 );
  signal enb_array : STD_LOGIC_VECTOR ( 9 to 9 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F01C03000",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFBF3BD01000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDA9F580800",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFE78F7C0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE180000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFF820000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_01 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_02 => X"DDDDBDBDBDBDDDDDBDBDBDDDBD9B795779BDDDDDBDDDDDBDBDBDBDBDBDBDBDBD",
      INIT_03 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_04 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_05 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_06 => X"DDDDDD9BBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_07 => X"BDBDDDDDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_08 => X"D1F3F5F5F5F5F3131513F1D1AFD1F3F5F3F31313CF8ACFD1AD68660202468C46",
      INIT_09 => X"151515151515151515151515151515151515151515151515F3F5F5F515151315",
      INIT_0A => X"3737373737373737373737373737171737373715353535351515151515151515",
      INIT_0B => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_0C => X"5959595959595959595959595957595957575757575757575757373757575757",
      INIT_0D => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_0E => X"7979797979797979797979797979797979797979795979795959797979795959",
      INIT_0F => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B797B79797979",
      INIT_10 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_11 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B79799B9B9B7B9B9B9B9B797B9B9B9B",
      INIT_12 => X"BD9B9B799B9BBDBB9BBD9B7B7B9BBDBB9BBD9B9BBB9B9B9B9B9B9B9B9B9B9B9B",
      INIT_13 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9BBDBDBD799BBDBD9B9BBDBD",
      INIT_14 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_15 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_16 => X"DDDDDDDDDDDDDDDDBDBDBDBDDDDDBD9B575779BDDDBDDDDDBDBDDDBDBDBDBDBD",
      INIT_17 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_18 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_19 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1A => X"DDDDDDBB9BDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1C => X"F3F1151515F315131313F313D1ADB1D3D3F3F313F1AFD1F3CD22222222242222",
      INIT_1D => X"15151515151515151515151515151515151515151515151515F3151515151535",
      INIT_1E => X"3737373737373737373737373737171737373535353535353715151515151515",
      INIT_1F => X"3737573737373737373737373737373737373737373737373737373737373737",
      INIT_20 => X"5959595959595957595959595957595959595957575757573737373757575757",
      INIT_21 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_22 => X"7979797B79797979797979797979797979797979797979797979795979797979",
      INIT_23 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797979797979",
      INIT_24 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B",
      INIT_25 => X"9B9B9B9B9B9B9B9B9D9B9B9B9B9B9B9B9B79799B7B9B797B9B9B7B799B7B9B9B",
      INIT_26 => X"BD9B9B799B9BBB9B9BBD9B797B9BBDBBBDBDBB9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_27 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9BBDBDBD799B9B9B9BBDBD9B",
      INIT_28 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_29 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBD9955579BBDDDBDBDDDDDDDBDBDBDBD",
      INIT_2B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2E => X"DDDDDDDD9BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_30 => X"15F1F11515151513F313F31313AF6A6A8FD1F5F515F1D1CFA822202222444244",
      INIT_31 => X"1515151515353515151515151515151515151515151515151513F31513F315F3",
      INIT_32 => X"3737373737373737373737373737373737373737353535351537371515151515",
      INIT_33 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_34 => X"5959595959595959595959595959595759595959595757573737373757575757",
      INIT_35 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_36 => X"797979797B797979797979797979797979797979797979797979797979797979",
      INIT_37 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797B79797979797979",
      INIT_38 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B",
      INIT_39 => X"9B9B9B9BBD9B9B9B9B9B9B9B7B9B9B9B9B79599B797B797B7B9B7B799B799B9B",
      INIT_3A => X"BD9B7979799B9B9B9BBD7B797B7BBDBDBBBDBB9B9BBB9B9B9B9B9B9B9B9B9B9B",
      INIT_3B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9BBDBD9B9B9B9B9BBDBDBD",
      INIT_3C => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3D => X"DDDDDDDDDDBDBDBDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3E => X"DDDDDDDDDDDDDDDDDDDDBDDDDDDDBDBDDDDDBD9957579BBDDDDDBDDDDDDDDDDD",
      INIT_3F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_40 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_41 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_42 => X"DDDDDDDDBB9BDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_43 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_44 => X"15F38DD115151515F315131535138A68686AD3D3D1AFF1682400002222246888",
      INIT_45 => X"153535151515151515151515151515151515151515151515153513F3F3151515",
      INIT_46 => X"3737373737373737373737373737373737373737373537373737371515371515",
      INIT_47 => X"5757575757373737373737373737373737373737373737373737373737373737",
      INIT_48 => X"5959595959595959595959595959595959595959595959575757373757575757",
      INIT_49 => X"7959595959595959595959595959595959595959595959595959595959595959",
      INIT_4A => X"79797979797979797B7B79797979797979797979797979797979797979797979",
      INIT_4B => X"9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B79",
      INIT_4C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_4D => X"9B9BBDBDBDBD9B9B9B9B9B9B799B9B9B9B7959797979797B799B7B7B9B799B9B",
      INIT_4E => X"BD9B7979799B9B9B9B9B7B7B9B79BDBD9BBDBD9B9BBDBDBDBDBD9B9B9B9B9B9B",
      INIT_4F => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9BBDBD9B9BBB9B9BBD9BBD",
      INIT_50 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_51 => X"DDDDDDDDDDDDDDBDBDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_52 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBD795757BBBDDDDDBDBDDDDD",
      INIT_53 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_54 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_55 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_56 => X"DDDDDDDFBD99DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_57 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_58 => X"15F3AF8DAFD1D3D1F3F3F3D1F1CFAA886824686846248866022222222244688A",
      INIT_59 => X"353737151515151535151515151515151515151515151515151515F1D1F3F315",
      INIT_5A => X"3737373737373737373737373737373737373737373537373737373715151515",
      INIT_5B => X"5757575757575757373737373737373737373737373737373737373737373737",
      INIT_5C => X"5959595959595959595959595959595959595959595959575757575757575757",
      INIT_5D => X"7979797959595959595959595959595959595959595959595959595959595959",
      INIT_5E => X"79797979797979797B7979797979797979797979797979795979797979797959",
      INIT_5F => X"9B9B7B7B9B9B9B7B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B",
      INIT_60 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_61 => X"9BBBBBBBBB9B9B9B9B9B9B9B799B9B9B9B79577979799B7B7B797B9B7B799B9B",
      INIT_62 => X"9D9B7979799D9B9B9B9B797B7B79BDBB9BBBBD9B9BBDBDBDBDBD9B9B9B9B9B9B",
      INIT_63 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBD9B9BBD9B9B9B9B9BBD9B9B9D",
      INIT_64 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_65 => X"DDDDDDDDDDDDDDBDDDDDDDBDBDBDBDBDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBD",
      INIT_66 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDDDDF9B775779BDDDDDDDDDDD",
      INIT_67 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_68 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_69 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6A => X"DDDDDDDDDD9BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6C => X"AD6813CF2426AFF3ADD1F3F1CFAD8866444446682222222222002222228A688A",
      INIT_6D => X"3535351515151515151515151515151515151515151515151515151515F3D1F1",
      INIT_6E => X"3737373737373737373737373737373737373737373737373737373737151537",
      INIT_6F => X"5757575757575757373737373737373737375757373737373737373737373737",
      INIT_70 => X"5959595959595959595959595959595959595959595957575759575737575757",
      INIT_71 => X"7979797979595979595959595959595959595959595959595959595959595959",
      INIT_72 => X"7B79797979797B7B797979797979797979797979797979795959595979797979",
      INIT_73 => X"9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_74 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_75 => X"9B9B9B9B9B9B9B9B9B9B9B9B799B9B9B9B79575759799B799B79799B79797B9B",
      INIT_76 => X"9D9B7979799B799B9B9B9B9B7979BDBB9BBDBD799BBDBDBD9BBD9B9B9BBB9B9B",
      INIT_77 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9BBBBDBB9B9B9B9B9B9B9BBD9B9B9B",
      INIT_78 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_79 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDDDBDBDBDBDBDBDDD",
      INIT_7A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD9B595779BDDDDDDD",
      INIT_7B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7E => X"DDDDDDDDDFBD9BDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(9),
      ENBWREN => enb_array(9),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(9)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized26\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized26\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized26\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal enb_array : STD_LOGIC_VECTOR ( 10 to 10 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFF00000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF90000031",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFF81B02080FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF841E0001",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFE1B0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE210000",
      INIT_00 => X"6868EFCC22008A35AD8DAFF3F1F1EF88422244664442220000002244224446F1",
      INIT_01 => X"3735353535353535353515151515153515151515151515151515151515151313",
      INIT_02 => X"3737373737373737373737373737373737373717173717373717173737373715",
      INIT_03 => X"5757575757373737575757373737373737373737373737373737373737373737",
      INIT_04 => X"5959595959595959595959595959595957595959595959595759595757575757",
      INIT_05 => X"7979797959797979797979595959595959595959595959595959595959595959",
      INIT_06 => X"7B7B7B7979797979797979797979797979797979797979797979797979797979",
      INIT_07 => X"9B9B9B9B9B9B9B9B7B7B9B9B9B9B7B7B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_08 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_09 => X"BBBD9B9B9B9B9B9B9B9B9B7B797B9B9B9B795757799B9B7979599B9B79797B9B",
      INIT_0A => X"BD7B5959579B799BBB9B79797979BDBBBDBD9B799BBD9B9BBDBD9B799B9BBD9B",
      INIT_0B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9BBBBDBD9B9B9B9B799BBD9BBD799B",
      INIT_0C => X"DDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0D => X"DDDDDDBDBDDDDDDDDDBDBDDDDDDDDDDDDDDDDDDDDDBDBDDDDDBDBDBDBDBDBDBD",
      INIT_0E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD9B57579BDDDD",
      INIT_0F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_10 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_11 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_12 => X"DDDDDFDDDDDDBBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_13 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_14 => X"F1CFEFAA66228A8C8A686AF1D1CFCF8640202222666642422044ACCD668846F3",
      INIT_15 => X"3735353535353535353515151515353515151515151515151515151515151535",
      INIT_16 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_17 => X"5757575757575757575757373737373737373737373737373737373737373737",
      INIT_18 => X"5959595959595959595959595959595959595959595959595959595957575757",
      INIT_19 => X"7979797979797979797979795959595959595959595959595959595959595959",
      INIT_1A => X"7B7B7B7B79797979797979797979797979797979797979797979797979797979",
      INIT_1B => X"9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_1C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1D => X"BBBD9B9B9BBDBB9B9BBD9B7957799D9B7B795757799B7B5779599B7B797B7B9B",
      INIT_1E => X"BD9B795757BD799BBD9B597959579BBBBDBD9B799BBBBD9B9BBD79799B9B9BBD",
      INIT_1F => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9BBBBB9B9B7B9B799BBD9B9B999B",
      INIT_20 => X"DDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_21 => X"DDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_22 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBD9B77799B",
      INIT_23 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_24 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_25 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_26 => X"DDDDDDDDDDDDBD9BDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_27 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_28 => X"15CFF1116646D1CFEF688AAD8A66424242448866AACC66AACFF13511CFF1CF13",
      INIT_29 => X"3735353535353535353515151515353535151515151515151515151515151515",
      INIT_2A => X"3737373737373737373737373737373737373737373737373737373735353737",
      INIT_2B => X"5757575757575757575757575737373737373737373737373737373737373737",
      INIT_2C => X"5959595959595959595959595959595959595959595959595959595757595957",
      INIT_2D => X"7979797979797979797979797959595979797959595959595959595959595959",
      INIT_2E => X"7B7B7B7B7B7B7B7B797979797979797B7B7B7979797979797979797979797979",
      INIT_2F => X"9B9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_30 => X"9B7B9B9B9B9B9B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_31 => X"BBBDBDBD9B9BBD9B9BBD9B7937799B9B7B795757799D795759577B79797B7B9B",
      INIT_32 => X"BD9B5737599B7979BD9B597B5779BDBDBD9D7979BB9BBD9B9B9B79799B9B9BBB",
      INIT_33 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBD9B99BBBD9B9B9B9B79BBBDBD9B9B9B",
      INIT_34 => X"DDDDDDBDBDDDDDDDBDBDBDBDBDBDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_35 => X"599DBDDDDDDDDDDDDDDDDDBDDDDDDDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_36 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBD7B57",
      INIT_37 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_38 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_39 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3A => X"DDDDDDDDDDDDDD9BDDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3C => X"15F1CD8822AAF31511CF1313EF8A66428ACF55F1EF8A24CF15F5F3F38D6AADEF",
      INIT_3D => X"3737353535353535353515151535351515151515151515151515151515151515",
      INIT_3E => X"3737373737373737373737373737373737373737373737373737373735353737",
      INIT_3F => X"5959595757575757575757575737373737373737373737373737373737373737",
      INIT_40 => X"5959595959595959595959595959595959595959595959595959595959595957",
      INIT_41 => X"7979797979797979797979797979797979797959595959595959595959595959",
      INIT_42 => X"7B7B7B7B7B7B7B7B7B7979797979797B7B7B7979797979797979797979797979",
      INIT_43 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_44 => X"79799B9B9B9B9B799B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_45 => X"BDBDBDBD9B9B9B7B9B9B9B7935799B9B79795757799D9B5735579B797B797B9B",
      INIT_46 => X"9B9B5735579B7B599B9B7959579BBDBD9D9B579BBB9BBD9D9B79799B9B9BBB9B",
      INIT_47 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBDBD79BDBDBD7B9B9B79BDBDBD9B9B9B",
      INIT_48 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_49 => X"795779BDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBD",
      INIT_4B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4E => X"DDDDDDDDDDDDDFBDBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_50 => X"15F1AD66CD13F3F3F3F3F315131313CB8A8ACFD1F3CF8DAFD1D18DAF8DADAD13",
      INIT_51 => X"3737353535353535353515151535351515151515151515151515151515151515",
      INIT_52 => X"3737373737373737373737373737373737373737373737353737373737373737",
      INIT_53 => X"5959595957575757575757575757373757373757373737373737373737373737",
      INIT_54 => X"5959595959595959595959595959595959595959595959595959595959595957",
      INIT_55 => X"7979797979797979797979797979797979797959595959595959595959595959",
      INIT_56 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B7979797979797979797979797979",
      INIT_57 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_58 => X"59799B9B9B9B9B599B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_59 => X"BBBDBDBD9B9B9B7B9B9B9B9B35579B7B79795757799D9B3735579B7979797B9B",
      INIT_5A => X"9BBD7913577B9B7979795935579B9BBD9B59579BBB9B9BBD9B79799B9B9B9B9B",
      INIT_5B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBD9BBD9BBD9B9BBDBD9B9B9B79BDBDBD9B9B9B",
      INIT_5C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_5D => X"DDBB795779BDDDDDDDBDBDDDDDDDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_60 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_61 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_62 => X"DDDDDDDDDDDDDFDDBBDDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_63 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_64 => X"13131513131313CFD1F5F31513F31513CFAD6A6A8BADD1F1F18A46ACAFF3F3F3",
      INIT_65 => X"3737371515151515353537151535151515151515151515151515151515151515",
      INIT_66 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_67 => X"5959595959575757575757575757575757373757373737373737373737373737",
      INIT_68 => X"5959595959595959595959595959595959595959595959595759595959595959",
      INIT_69 => X"7979797979797979797979797979797979797979797979597959595959595959",
      INIT_6A => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797B7B7B79797979797979797979797979",
      INIT_6B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B",
      INIT_6C => X"57599B9B9B9B9D599B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6D => X"9BBBBDBD9B9B9B9B9B9B799B35359B7B57575757799D7B375779797959799B9B",
      INIT_6E => X"799B9B1335799B799B79573557799BBD9B37799BBD7B9BBD9D79599B9B7B9B9B",
      INIT_6F => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9B9B9B9B9BBDBD9B7B9B79BBBBBD9B9D9B",
      INIT_70 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBD",
      INIT_71 => X"DDDFDF9B79579BDDDFDDDDDDDDDDDDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_72 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDDDDDDD",
      INIT_73 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_74 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_75 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_76 => X"DDDDDDDDDDDDDDDFBBBDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_77 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_78 => X"15351535151515D1AFF515CF6A6AD1158D8DF1F1F1CFCFAFCF882222244A8FAF",
      INIT_79 => X"3737373717171717351515151535351515151515151535153715151513151515",
      INIT_7A => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_7B => X"5759595959595757575757575757575757575757573737373737373757373737",
      INIT_7C => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_7D => X"7979797979797979797979797979797979797979797979797959595959595959",
      INIT_7E => X"9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B797B7B797979797979797979",
      INIT_7F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(10),
      ENBWREN => enb_array(10),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(10)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(10)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized27\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized27\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized27\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 11 to 11 );
  signal enb_array : STD_LOGIC_VECTOR ( 11 to 11 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF202E80FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFF7F808400",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFF9FF7F508C00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFE00C00",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFEDFF9704070FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE54F8700123",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFF",
      INIT_00 => X"57599B9B9B9B9B597B9B9B7B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_01 => X"9B9BBDBD9B999B9B9D9B79793513797B79575735799B7B3779797979797B9B9B",
      INIT_02 => X"799B9B13F157BD799B7B79355779BDBD7B359B9BBD9B9BBDBD79799B9B7B9D9B",
      INIT_03 => X"BDBDBDBDBDBDBDBDBDBDBDBBBBBDBD9B9B7979799BBDBD9B9B57BDBD9B7B9BBB",
      INIT_04 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBD",
      INIT_05 => X"DDDDDDDDDD9B79799BBDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_06 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_07 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_08 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_09 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0A => X"DDDDDDDDDDDDDDDFDDBBDDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0C => X"1315151515151515F3F13366220248D1CFAF15F1133513F133CD422000000228",
      INIT_0D => X"3737373737171717351515151515353515151515151515151515353515151515",
      INIT_0E => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_0F => X"5757595959595957575757575757575757575757375737373737373757373737",
      INIT_10 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_11 => X"7979797979797979797979797979797979797979797979797979595959595959",
      INIT_12 => X"9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B79797979797979",
      INIT_13 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_14 => X"57579B9B9B9B9B59799B9B799B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_15 => X"9B9BBDBD9B799B9B9B9B7979351357799B793557797B7937575799799B9B9B79",
      INIT_16 => X"799B795735359B79797B9B57359BBD9D59379B9BBD7B799BBD79799B9B7B9D79",
      INIT_17 => X"BDBDBDBDBDBDBDBDBDBDBDBBBBBDBD9B7B9B79799BBDBD9B9B57BDBD9B7B9B9B",
      INIT_18 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBD",
      INIT_19 => X"DDDDDDDDDDDFBD9B57799BDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1E => X"DDDDDDDDDDDDDDDDDFBBDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_20 => X"F31515151515151515F3F1AB888846D115F1CFAFF517CF468AF1662022222200",
      INIT_21 => X"373737373737373737373735353535351535353513F337151515153535131515",
      INIT_22 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_23 => X"5959595959595959595959595757575757575757575757373737373737373737",
      INIT_24 => X"7979595959595959595959595959595959595959595959595959595959595959",
      INIT_25 => X"7979797979797979797979797979797979797979795959795959595959595959",
      INIT_26 => X"7B7B7B7B7B7B7B7B9B9B7B7B7B7B7B7B7B7B7B7B7B7979797B7B7B7979797979",
      INIT_27 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_28 => X"5757799D9B9B9B57799B9B799B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_29 => X"7B9BBDBDBD799B7B7B9B579B35135757BD571357797B57593579597B9B799B59",
      INIT_2A => X"797B7B3535359B79799BBD35359B9B9B57579B9BBD79799B9B9B7B79799B9B7B",
      INIT_2B => X"DDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD799B799B799BBDBBBD799BBD9B99BDBB",
      INIT_2C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBD",
      INIT_2D => X"DDDDDDDDDDDDDDDDBD995779BDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_30 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_31 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_32 => X"DDDDDDDDDDDDDDDDDFDDBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_33 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_34 => X"F315151515131515F315F111EFADADF315F18BD11535AA6468AA886464646666",
      INIT_35 => X"373737373737373737373737373735353535153515F3F3151515153535151315",
      INIT_36 => X"3737373737373737373737373737373737373737373737373737373737373737",
      INIT_37 => X"5959595959595959595959595757575957575757575757573737373737373737",
      INIT_38 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_39 => X"7979797979797979797979797979797979797979795959797979797979795959",
      INIT_3A => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797B7B7979",
      INIT_3B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B",
      INIT_3C => X"7979799D9B9B79599BBD9B799BBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3D => X"7B9BBDBDBD797B7B799B577957F157579B79F1797979355935795779797B7B59",
      INIT_3E => X"7B797B1313577B5757BD9B15359B79795759799BBD57799B9B7B7979799B9B9B",
      INIT_3F => X"DDBDBDDDBDBDBDBDBDBDBD9B9BBDBDBD79799B799B799B9BBD799BBD9B9BBDBB",
      INIT_40 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_41 => X"DDDDDDDDDDDDDDDDDDDFBD797799BDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_42 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_43 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_44 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_45 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_46 => X"DDDDDDDDDDDDDDDDDFDDBBDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_47 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_48 => X"1313351535131315151515F1CDCFF1B1F3F16AAF15138868CFCFEFEFAA88AACF",
      INIT_49 => X"37373737373737373737371537373735373735353715F3151515351535151335",
      INIT_4A => X"5757373737373737373737373737373737373737373737373737373737373737",
      INIT_4B => X"5959595959595959595957595957595957575757575757575757373737373757",
      INIT_4C => X"7979795959595959595959595959595959595959595959595959595959595959",
      INIT_4D => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_4E => X"9B9B7B7B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797B7B7B79",
      INIT_4F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B",
      INIT_50 => X"7979799B9B9B59799B9B79799BBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_51 => X"799BBDBD9D797959799B795799F13557797913577979359B3757797979797957",
      INIT_52 => X"797959355779793557BD9B353579797B5779799B9B57799B797979579B9B9B9B",
      INIT_53 => X"DDDDDDDDDDDDDDDDDDBDBD9B9BBDBDBD79799D799B79579BBD799B9B9B799BBD",
      INIT_54 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_55 => X"DDDDDDDDDDDDDDDDDDDDDFDFBD797999DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_56 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_57 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_58 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_59 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5A => X"DDDDDDDDDDDDDDFFDFDFBDBDFFDDDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5C => X"3513153513F3F315F3151515CFEFCF46AC114626D1D18DAFF3151313F1ADF1F3",
      INIT_5D => X"3737373737373737171717151535351515151515373715F33515F31515151513",
      INIT_5E => X"5757575737373737373737373737373737373737373737373737373737373737",
      INIT_5F => X"5959595959595959595957595959595957575757575757575757573737375757",
      INIT_60 => X"7979797959595959595959595959595959595959595959595959595959595959",
      INIT_61 => X"7979797979797979797979797979797979797979797979797979797979797979",
      INIT_62 => X"9B9B7B7B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B7B",
      INIT_63 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_64 => X"9B9B799B9B9B57799B7B799BBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_65 => X"799BBDBD9B9B7957579B9B359B131379795735797957579B13577B35797B5957",
      INIT_66 => X"9B57357935797935799B7935359B795735799B9B9B57579B799B7979BD9B9B79",
      INIT_67 => X"DDDDDDDDDDDDDDDDBDDDBDBB9BBDBBBD9B9B9B797B9B577BBD7979BD799B9B9B",
      INIT_68 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_69 => X"DDDDDDDDDDDDDDDDDDDDDDDDDFDDBB99799BBDDFDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6E => X"FFFFDDDDDDDDFFFFDDDDDDBBFFDFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_70 => X"3513153715F3F3F3F1151535F1AA666668CC2202D1AFCF15F5F515F3F3F31515",
      INIT_71 => X"3737373737373737373737373737373537373715153735F3F315F315F315F3F1",
      INIT_72 => X"5757575737373737373737373737373737373737373737373737373737373737",
      INIT_73 => X"5959595959595959595957595959595959595957575757575757573737375757",
      INIT_74 => X"7979797979595959595959595959595959595959595959595959595959595959",
      INIT_75 => X"7B7B797979797979797979797979797979797979797979797979797979797979",
      INIT_76 => X"9B9B7B7B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_77 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_78 => X"BD9B579B9B7B5779797979BD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_79 => X"799BBD9D799B9B5759BD79359B3513797979359B7957799BF35757577B795779",
      INIT_7A => X"9B79357913577957799B7915579B793557799B9B9B57377979BD7979BD9B7979",
      INIT_7B => X"DDDDDDDDDDDDDDBDBDBDBDBD9BBDBDBDBDBB7979599B7979BD9B799B799B9B9B",
      INIT_7C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDFDDDDBD79799BDDDFDDDDDDDDDDDDDDDDDDDD",
      INIT_7E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(11),
      ENBWREN => enb_array(11),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(11)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(11)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized28\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized28\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized28\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 12 to 12 );
  signal enb_array : STD_LOGIC_VECTOR ( 12 to 12 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFF3A58BC011EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFDFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0BC484003E",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFE100C0003EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00040003C",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFEFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFE800000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF010000000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFF810000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_01 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFF",
      INIT_02 => X"DDDDFFDDDDDDDDFFDDDFFFBBDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_03 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFDDDDDDDDDDDDDDDD",
      INIT_04 => X"F315F31515F3D1F315F313151313664422422226D1AFD115F5F3F515151513F3",
      INIT_05 => X"373737373737373737373737373737351537153735353735F3F3131515F515F3",
      INIT_06 => X"5757575737373737373737373737373737373737373737373737373737373737",
      INIT_07 => X"5959595959595959595959595959575759595959575757575757575737375757",
      INIT_08 => X"7979797979795959595959595959797959595959595959595959595959595959",
      INIT_09 => X"7B7B797979797979797979797979797979797979797979797979797979797979",
      INIT_0A => X"9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B9B9B7B797B7B7B7B7B7B7B7B7B7B79",
      INIT_0B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0C => X"9D9B57799B797957577B9B9B9BBD9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0D => X"79799DBD79799B57799B57577935F1795779159B79359B57F13757577979799B",
      INIT_0E => X"BBBD37573513797B59BD9B35579B79577979799D7B3535579B9B57799B9B7957",
      INIT_0F => X"DDDDDDDDDDDDBDBDBDBDDDBD9BBBBDBDBBBD9B7979579B9B9B7957799B9B799B",
      INIT_10 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_11 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDDBB7979BBDDDFDDDDDDDDDDDDDDDD",
      INIT_12 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_13 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_14 => X"DDDDDDDDDDDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_15 => X"DDDDDDDDDDDDDDDDFFFFDDDDDDFFDDDDFFFFFFDDDDDDDDDDDDDDDDDDDDDDFFFF",
      INIT_16 => X"DDDDFFFFFFDDDDDDDDFFDFDDBBDFDDFFDDDDDDFFFFDDDDDDDDDDDDDDFFFFDDDD",
      INIT_17 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFDDDDDDFFFFDDDDDD",
      INIT_18 => X"1513AFF3F3158DD137F3AFADD157CD4022202246688A6A486CD31515131515F3",
      INIT_19 => X"373737373737373737373737373735353737373735151515F3AFD1F115F11537",
      INIT_1A => X"5757575737373737373737373737373737373737373737373737373737373737",
      INIT_1B => X"5959595959595959595959595959575959595959595957575757575757575757",
      INIT_1C => X"7979797979797979595959595979797959595959595959595959595959595959",
      INIT_1D => X"7B7B7979797B79797B7979797979797979797979797979797979797979797979",
      INIT_1E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B797B7B7B7B7B7B7B7B7B7B7B",
      INIT_1F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_20 => X"9B9B57579B797B57799BBD799BBD9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_21 => X"79799BBD79799B35799935797935F1573535359B5735BD5735797935799B799B",
      INIT_22 => X"9B7B597979139B9D797B7B7935575757797979BD791313799B797979799B7979",
      INIT_23 => X"DDDDDDDDDDDDBDBDBDBDDDBD9BBBBDBD9B9B9BBD9B1379BD9B37579BBD9B7979",
      INIT_24 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_25 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDD9B999BBDDFDFDDDDDDDDDDDD",
      INIT_26 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_27 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_28 => X"DDDDDDDDDDDDDDDDFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFDDDDDDDDDD",
      INIT_29 => X"FFFFDDDDFFFFFFDDFFFFDDDDFFFFDDDDFFFFFFFFFFDDDDDDFFFFFFFFFFFFDDDD",
      INIT_2A => X"FFFFFFFFFFFFFFDDDDDFDDDFBBDDFFFFDDDDDDDDDDDDDDDDFFFFDDDDFFFFFFFF",
      INIT_2B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFDDDDDDDDFFFFFFDDFFFFFFFFFFFFFF",
      INIT_2C => X"D146268ACFF36A8C153568488CF3AA42222022444422220204AF1515131313F1",
      INIT_2D => X"373737373737373737373737353737353737373535351513133513CF8A688D15",
      INIT_2E => X"5757373737373737373737373737373737373737373737373737373737373737",
      INIT_2F => X"5959595959595959595959595959595959595959595957575757575757575757",
      INIT_30 => X"7979797979597979797979797979797959595959595959595959595959595959",
      INIT_31 => X"7B7B7B7B7B7B7B7B7979797979797979797979797B7979797979797979797979",
      INIT_32 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B7B7B9B7B7B7B7B7B7B79797B7B",
      INIT_33 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_34 => X"9B5957599B797B579B9B9B799BBD9BBD9B9BBD9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_35 => X"79799BBD7B799B35577937799B7B133579F1359B13357B3759595757797979BD",
      INIT_36 => X"9B7B577957139B9B9B57799B131535577957799D795713797B799D9B797B597B",
      INIT_37 => X"DDDDDDDDDDDDBDBDBBBDBDBDBDBBBDDDBD9B9B9BBD5757BDBD7979BD9B9B9B9B",
      INIT_38 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_39 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDD9B799BBDDFDDDDDDDDDD",
      INIT_3A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3B => X"FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDDDDDDDDDDDDD",
      INIT_3C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3D => X"FFFFDDDDFFFFFFDDFFFFDDFFFFFFFFDDFFFFFFFFFFFFDDDDFFFFFFFFFFFFDDDD",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFDDDFDFDDBBFFFFFFDDDDDDDDDDDDFFFFFFDDDDFFFFFFFF",
      INIT_3F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"86220202AACF888AD315AA4466CC64424020222242202022028F15151515F1AD",
      INIT_41 => X"37373737373737373737373737373737373537371535373735353555F1662244",
      INIT_42 => X"5757575757373737373737373737373737373737373737373737373737373737",
      INIT_43 => X"5959595959595959595959595959595757595959595959595757575757575757",
      INIT_44 => X"7979797979797979797979797979595959595959597979795959595959595959",
      INIT_45 => X"797B7B7B797B7B7B797979797979797979797979797979797979797979797979",
      INIT_46 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B7B7B7B7B7B7B",
      INIT_47 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_48 => X"7B5937577B797977BD9B9B79BDBD9BBDBBBBBDBD9B9BBDBB9B9B9B9B9B9B9B9B",
      INIT_49 => X"9B579B9B799BBD57577935359B9B13F1BD135557357957353535579B9B59799D",
      INIT_4A => X"9B59577B79F1579B7B57799B355513577B35579B799B3579799B9B9B79795779",
      INIT_4B => X"DDDDDDDDDDDDDDBDBBBDBDDDBDBBBBDDBD9BBD9BBDBD5737BDBD79BD9B9B9B9B",
      INIT_4C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD9B799BBDDFDDDDDD",
      INIT_4E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4F => X"DDDDFFFFDDDDDDFFDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_50 => X"DDFFFFFFDDDDDDFFFFFFFFFFFFDDDDDDFFDDDDDDDDDDDDFFFFDDDDDDDDDDDDDD",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDFFFFFFFFFFFFFFFF",
      INIT_52 => X"FFFFFFDDFFFFFFFFFFDDFFDFDFBBDDFFDDDDFFFFFFFFDDFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"DDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"86444444446644466AF1882268AA66424020226666222220026AD1F3F5F38D8D",
      INIT_55 => X"373737373737373737373737373737373735373737373735353515F10F862022",
      INIT_56 => X"5757575757373737373737373737373737373737373737373737373737373737",
      INIT_57 => X"5959595959595959595959595959595959595959595959595759575757575757",
      INIT_58 => X"7979797979797979797979797979595959597979797979795959595959595959",
      INIT_59 => X"7B7B7B7B7B7979797B7B7B7B7979797979797979797979797979797979797979",
      INIT_5A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B7B7B7B7B",
      INIT_5B => X"9B9B9B9BBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5C => X"9B7B9B79579B7979BD9B79799DBD9BBDBBBDBD9B9B9BBD9B9B9B9B9B9B9BBD9B",
      INIT_5D => X"BD577979799BBD79573535579B9B13F19D575735579B3557F1359BBD9B59597B",
      INIT_5E => X"79357B9D9B1379BD5735BD795779133579377957579B3579799B9B79579B3579",
      INIT_5F => X"DDDDDDDDDDDDDDBDBDBDBBDDDDBBBBBDBDBBBD9B9BBD793579BD799B9B9B9B9B",
      INIT_60 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_61 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFBD9B999BDDDFDF",
      INIT_62 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_63 => X"DDDDFFFFDDDDDDFFDDDDDDDDDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_64 => X"FFFFFFDDDDFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFDDFFDFDFDDDDFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"DDDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_68 => X"42226811AA4242422288882244AAED422022224466CCCC64228AAF6A486AADAA",
      INIT_69 => X"37373737373737373737373737373737373737373737371537353513CB866484",
      INIT_6A => X"5757575757373737373737373737575737373737373737373737373737373737",
      INIT_6B => X"5959595959595959595959595959595959595959595959595959595957595957",
      INIT_6C => X"7979797979797979797979797979797959797979797979595959595959595959",
      INIT_6D => X"7B7B7B7B7B7B79797B7B7B7B7B79797979797979797979797979797979797979",
      INIT_6E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B9B9B7B7B",
      INIT_6F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_70 => X"9B9B9B9B379B799B9B9B799BBD9D9BBD9BBD9B9B9B9B9D9B9B9B9BBBBD9BBD9B",
      INIT_71 => X"9B7935799B9B9D9B573535579B9BF313795735579B13CF131379BDBD7979799D",
      INIT_72 => X"79159B9B795779DF79359B57579B793535579B353557139B7979797957795779",
      INIT_73 => X"DDDDDDDDDDDDDDDDBDBDBBBDDDBD9B9BBDBB9B99BDBD7957359B9B9B9B9B9BBD",
      INIT_74 => X"DFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_75 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFDDBD9999BBDD",
      INIT_76 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_77 => X"DDDDFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_78 => X"FFFFDDDDFFFFFFFFFFFFFFFFFFFFDDDDDDFFFFFFFFFFFFDDFFDDDDFFFFFFFFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"FFFFFFFFFFFFFFFFFDFFDFDFDFDFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"DDDDFFFFFFFFDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"44888811CC42424244666846668888442242220024AC8A44242202266868CDAA",
      INIT_7D => X"3737373737373737373737373737373737373737373715351515153533CBA8CB",
      INIT_7E => X"5957575757575757375757575757575737373737373737373737373737373737",
      INIT_7F => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(12),
      ENBWREN => enb_array(12),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(12)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(12)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized29\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized29\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized29\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 13 to 13 );
  signal enb_array : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA00000000",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFDBFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFEE0000046FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFEFFFFFFFEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF8018006",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFCF9FFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFF8000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFCFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8188801",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCFFFFFF7E7FFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFBF9908000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFEFFFFEE7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"7979797979797979797979797979797979797979797979795959595959595959",
      INIT_01 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797979797B7B79797979797979797979",
      INIT_02 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B9B",
      INIT_03 => X"9B9B9B9BBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_04 => X"9BBD9B9B5757579B9B9B799BBD9B9BBD9B9D9B9B9B9B9D9D9D9B9B9B9B9BBD9B",
      INIT_05 => X"9B791379BD799B7955353557BD5935135713139B9BACD15779BDBD9B9B9B799D",
      INIT_06 => X"791357799B57359D9D57793535BD9B3535357957131335795779577937575779",
      INIT_07 => X"DDDDDDDDDDDDDDDDBDBD9BBBDDBD9B9BBDBB9B9BBD9B9B9B5779799B9B9B9B9B",
      INIT_08 => X"BDDDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_09 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDDBB9B99",
      INIT_0A => X"FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0B => X"DDFFFFFFFFDDDDDDFFFFFFDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFBDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"EFCFAAEF86444264864446AA4688CC2202204264220224D1CFCF664668CFCFAD",
      INIT_11 => X"3737373737373737373737373737373737373737373737373515353557EF33EF",
      INIT_12 => X"5959575757575757575757575757575757575737373737373737373737373737",
      INIT_13 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_14 => X"7979797979797979797979797979797979797979797979797959595959595959",
      INIT_15 => X"7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797979797B79797979797979",
      INIT_16 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_17 => X"9B9B9BBDBDBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_18 => X"9B9B9D7B573557BDBD7979BD9B9BBD9B9B9D9B9B7B9B9D9D9B9B9B9B9BBDBDBD",
      INIT_19 => X"BD9B3579BD7957355735133579579B353513CF7913F135579B799B799B9B799D",
      INIT_1A => X"57579B7979353579799B79F179BDBD5711577935133357795779797937575779",
      INIT_1B => X"DDDDDDDDDDDDDDDDBDBDBB9BBDDD9B79BDBDBBBDBD9B9B9B9B79359B9B9B9B99",
      INIT_1C => X"999BBDDDDFDDDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDDBB",
      INIT_1E => X"FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1F => X"FFFFFFFFFFFFFFDDFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDD",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDBDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"131313F1CDAA6486864488AA446644446888CACA4422246AAF13CF468C3715F1",
      INIT_25 => X"37373737373737373737373737373737373737373737373737373715353535AD",
      INIT_26 => X"5959575957575759575757575757575757575757373737373737373737373737",
      INIT_27 => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_28 => X"7979797979797979797979797979797979797979797979597979797979595979",
      INIT_29 => X"9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797979797B79797979797979",
      INIT_2A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_2B => X"9B9B9B9BBDBDBDBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_2C => X"9B9BBD9B791379BD79799B9B9B9DBD9B9BBD9D79799B9D9D9B9BBD9B9BBDBDBD",
      INIT_2D => X"BDBD5777BD9B57139B7913AF3779BD9B3535CF57133533579B9B799B9B9B799B",
      INIT_2E => X"5757BD9B353557BD577957F19B9B9B79135757555735579B57579B9B5957579B",
      INIT_2F => X"DDDDDDDDDDDDDDDDDDDDDFBB9BBDBD79BDDDBDBDBB9B9B79799B57579D9B9B57",
      INIT_30 => X"DDBB999BDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_31 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDDDDDDDDFFDF",
      INIT_32 => X"FFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDD",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"3515353511AA44868844648888ACF11313F1F1CD6442220002688A246A1515F3",
      INIT_39 => X"37373737373737373737373737373737351537373737373537153715353735F1",
      INIT_3A => X"5959595959575757575757575757573757575757373737373737373737373737",
      INIT_3B => X"5959595959595959595959595959595959595959595959595959595959595959",
      INIT_3C => X"7979797979797979797979797979797979797979797979597979797979595979",
      INIT_3D => X"9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B797B797979797979",
      INIT_3E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3F => X"9B9B9B9B9B9BBDBDBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_40 => X"9B9B9BBD7935BDBD599B9B799BBDBD9B9BBDBD797B9BBD9D9B9B9D9B9BBDBDBD",
      INIT_41 => X"BDBD7957799B7913579BF1CF57599BBD79ADF19B355735799B9B579B9B9B79BD",
      INIT_42 => X"79599B9B575779BD795735F19B9D7957573535355735797979799D79353557BB",
      INIT_43 => X"DDDDDDDDDDDDDDDDDDDDDDDD9B9B9B79BDBDBB9B9BBDBD7979797935BD9B7B79",
      INIT_44 => X"DDDFDD9B999BDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_45 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDDDDDDDDD",
      INIT_46 => X"FFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFF",
      INIT_4C => X"3537153533A84464AA6666EFF38CF3F3CFD1F1EFA8644222002266246A171515",
      INIT_4D => X"3737373737373737373737373737373735153537373735353537171515353515",
      INIT_4E => X"5959595959595757575757575757573757575757375737373737373737373737",
      INIT_4F => X"5959595959595959595959595959595959595959595959595959595959595757",
      INIT_50 => X"79797979797B7979797979797979797979797979797979797979797979595979",
      INIT_51 => X"9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797979",
      INIT_52 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B",
      INIT_53 => X"9B9B9BBDBD9B9B9BBDBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_54 => X"9BBD9B9B5755BD9B799D79579BBD9D9B9B9B9B799B9D9B9B79BD9B9BBD9B9BBD",
      INIT_55 => X"9BBB9B35579B9B357957133513359BBD9BAC3579CF35799B9B79799BBD9B9BBD",
      INIT_56 => X"7B579B79793537BD799BF1AC79BD5713797911117979577979579B79353579BB",
      INIT_57 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDBD9B799BBD999B9BBD9B9B9B5757579BBD7979",
      INIT_58 => X"FDDDDFDFBD9B9B9BDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBD",
      INIT_59 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDDDDDDD",
      INIT_5A => X"DDFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDFFDDDDDDDDFFDDDDDDDDDDDDDDDD",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFF",
      INIT_60 => X"3715353535EFCD88A866AC13112446F335F146CF11AA42420022AAAA686AF315",
      INIT_61 => X"3737373737373737373737373737373737351535373735373737373715351537",
      INIT_62 => X"5959595959595959575757575957575957575757575757575757573737373737",
      INIT_63 => X"5979595959595959595959595959595959795959595959595959595959595959",
      INIT_64 => X"797979797B7B7B7B797979797979797979797979797979797979797979595959",
      INIT_65 => X"9B9B9B9B9B7B7B7B7B7B7B7B7B9B7B7B7B7B7B7B7B7B7B797B7B797979797979",
      INIT_66 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_67 => X"799B9BBDBD9DBDBDBDBDBDBD9B9B9B9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_68 => X"9BBD9B9B35579B797B9B7979BDBD9B799B9B799B9B9B9B799B9B9B9B9B9D9D9B",
      INIT_69 => X"BDBD9B57579B793357353335D135BDBD791335F1F1579B9B9979BD9BBD9B9BBD",
      INIT_6A => X"BD7757799B57139B799957CF357B9B135779F1F15779139B7935799B5757359B",
      INIT_6B => X"DDDDBDDDDDDDDDDDDDDDDDDDDDDDBDBB9BDDBBBBBBDD9B799B57353579BD79BD",
      INIT_6C => X"DFDDDDDDDFDFBD9B99BBDDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDDDDDDDDDBD",
      INIT_6D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFDDDDDDDDFFFFFFFFDDDDDDDDDDFFDDDDDDDDDDDDDDDD",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFF",
      INIT_74 => X"3535353713ADAC1111248C35CD24004837F1ADCDEF8822200202F1F1AF6A28D3",
      INIT_75 => X"3737373737373737373737373737373737371535153537153715373735F33515",
      INIT_76 => X"5959595959595959575757575957575757575757575737575757573737373737",
      INIT_77 => X"5979595959595959595959595959595959595959595959595959595959595959",
      INIT_78 => X"7979797979797979797B79797979797979797979797979797979797979795959",
      INIT_79 => X"9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B7B7B79797979",
      INIT_7A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7B => X"799BBDBDBDBDBDBDBDBDBDBDBD9B9B9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7C => X"9BBB9B793559577B9D79799B9BBD9B799B79799B799B9B79BD9B9B9B9B9BBD9B",
      INIT_7D => X"BDBD9B79579B57F1577913F1D1379BBD577913F179799B7979BD9B9B9B9B9B9B",
      INIT_7E => X"BD79359B7957137B35579B35139B7957577935EF579B3579795779795735339B",
      INIT_7F => X"DDDDBDBDDDDDDDDDDDDDDDDDDDBDBDBDBBBDBBBDBBDDBD9B9B9B5757357979BD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(13),
      ENBWREN => enb_array(13),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(13)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(13)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  port (
    \douta[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"3C4000FFFFFFFFF800003BFFFFFFFFFFFFF7098340C000000100000000000000",
      INIT_01 => X"038C001FFE7FFFE7FF7FFFFFFFFFFFFFFF06183801FC01B300000007A0000000",
      INIT_02 => X"FFE000006080000000000000000E0000081DEFE310FFE0803C00063FFFFF4003",
      INIT_03 => X"F80E9FFC03FC013000100007B80000001C0007FFFFFFE8000000C7FFFFFFFFFF",
      INIT_04 => X"003FF0031FFFE1C00000033FFFFF0000031FE01FFF7FFEFFFFDFFFFFFFFFFFFF",
      INIT_05 => X"84000FFFFFFFC0000046CFFFFFFFFFFFFFC0C004200001810000000000D83E00",
      INIT_06 => X"033F0207FF7FDFFFFFCFFFFFFFFFFFFC000E00FF7178007047000007F8030000",
      INIT_07 => X"FF6E8281800001000000000000811000003FFF80FFFFF1E0003E017F1FFF1800",
      INIT_08 => X"001F001C2040006800000003F80200000000FFFFFFFB0000006FFFFFFFFFFFFF",
      INIT_09 => X"003F0FF83FFFF001817F207C7FDF1C80001F0407FFFF1FFFFFFFFFFFFFFFFFFC",
      INIT_0A => X"0001F8FFFF00000018FFFFFFFFFFFFFFFFFE0F01870000000000180000C10000",
      INIT_0B => X"001B0007FFFFFFFFFFFEFFFFFFFFFFFD7C7F2000004032000000000120000001",
      INIT_0C => X"FFF907C007800000000638000004E00F003F077C03FFF00040E1803FFFFE0880",
      INIT_0D => X"7C003980000E3E800100000000000001FE1FF83FC40000000EFFFFFFFFFFFFFF",
      INIT_0E => X"003E037E401FF00003E0A01FE4FEC0800000F803FFFFFFFFFFFFFFFFFFFFF160",
      INIT_0F => X"FFFFF801000000000FFFFFFEFFCFFFFBFFE5FF0006800000001C00001880003E",
      INIT_10 => X"4040431CFFFFFFFFFFBFFFFFFFFF7F81FFE3FFF8000F1FC10000000000000001",
      INIT_11 => X"FFFE800022780100117F000F900003FC00FF0063800FF8003890108DF0FCE000",
      INIT_12 => X"FF6000F80000018000100000000C0001FFFF0030000000030F9FFFFC7BFFFFFF",
      INIT_13 => X"83FF00008004F800389F3313FFFCE0800000E081FBFFFFFFFE3FFFDFFFFFDFCF",
      INIT_14 => X"FFFF000000000001FCBFFFFC01FF7FFFFFFF1E8036780007C160000018000100",
      INIT_15 => X"00A0E21F9FFFFFFFE01FFF9FFFFFFFFFFF700038000000000000000C1E000000",
      INIT_16 => X"FFFF98100018E08200000103028308008FFF0000000000006080BF4C7FFC0140",
      INIT_17 => X"FFFF7F181F800100000000001F000000FF8700000000001DFFFFFFFD03FEFFFF",
      INIT_18 => X"7FFF0000000000004080BFE663FF03FF107C0207FEFFFFFFA02FFF3FFFFFFFFF",
      INIT_19 => X"FF1E8000000000DFFF1F7FFFFE38EFFF7FFF007F000000820008003FB3030000",
      INIT_1A => X"FFFF0007FFFFFFFFC03FFE1FFFFF7FFFFFFF7F901FE03F000000000007000003",
      INIT_1B => X"D8E603C20000020E01F9007FF8000703FFF000000000000000809F88FFFFFFFF",
      INIT_1C => X"FFFEFF003EC4FF000000000000000001FE0C800000010347FF1FFFFFFEFFFFFF",
      INIT_1D => X"FFF000000000000000000107FFFFFFC8FFFF8007FFFFFF7EC11FFF1FFFF83FFF",
      INIT_1E => X"FE0000000003F107FF0FFFFFFFFFFFFFFFE00000000000067CE3E7CFFD9B003F",
      INIT_1F => X"7FFC1FFFFFFFFFFCE187FFFFFEE018FFFFFFFE003C88FF000000000000000003",
      INIT_20 => X"EFFC0000000780213CC7FF8EFCDF78FFF730000080000000000000830FFFFF80",
      INIT_21 => X"FFFB33F07C80FE70C00380100000000FFC800000000790033F1FFFFFFFFF9FFF",
      INIT_22 => X"FFE00000000000000000406600FFFFC07CFF0FFFFFFFFFFFE1807FFFFFC000FF",
      INIT_23 => X"FC800000400D1F801F1F9F1FBFFC83FFEF00000000060000034FFFFC2FBF80FF",
      INIT_24 => X"03EE00FFFFFFFFFFC0C03FFFFFB80FBFFFFBFBC06C060FE000C0C0000000001F",
      INIT_25 => X"9C00000001000009003FFEBE9F8FE3FFE0E0000000060039C00000C6003FFFE0",
      INIT_26 => X"FFEFFFF000000FC000000000000000FFFC00000007E03BFF1FFFF0031FC3FFFC",
      INIT_27 => X"C0C000008000000000000FDF000FFFC00FF893FFFFFFFFFFC0023FFFFFFC7FFF",
      INIT_28 => X"F3000000000003F8FF03FFC0BF09FEE00000000003380000003F7F9EFFFF4FFF",
      INIT_29 => X"CFFE13E3FFFFFFFFE00F3FFFFFFEFFFFFFEFFFF100608100000000000000000F",
      INIT_2A => X"000000000300000000013F1E7F3BA70D010000008000000000000FFE0003FFC0",
      INIT_2B => X"FFFFFFF700608000000000000000000FB0000003808003E01719DFFFFFFDCF00",
      INIT_2C => X"01000003000000000000017C0007FFE0F7FE33FFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"90000000000033E00C10FFFFFFF8FF300100000000000000003B300FFF00800C",
      INIT_2E => X"FEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE2800080036000000000003607",
      INIT_2F => X"01010000000000100831C04D9F00000000000003000400000000003C0007FFFB",
      INIT_30 => X"FFFFFF800000000D0060000000007F0F800000000000004109007FFFFFFFFFE7",
      INIT_31 => X"00000000000000000000003C0003FFFFFFFF7FFFFFCFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"0000000000040000F903FFFFFEFEFEE00000000000006000000000E119030000",
      INIT_33 => X"8FFFFF1FFFFFFFFFFFFFFFFFFFFFFFBFFFFCFFE007801001002000000000780F",
      INIT_34 => X"00000000000000000013C0E2988000D80000000000000000C000000600013F7F",
      INIT_35 => X"FFF89FF7800010C80000000000000000000000000008F0F9F883FFFFFFFEFFC0",
      INIT_36 => X"0000000C400002238C8C000600007C66EFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"400000040400387FE023FFFFED900000000000001C000000000003D7FEF3E1F0",
      INIT_38 => X"003FFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70FC09B11C00300003F0001E000",
      INIT_39 => X"0000000000000000001A4CFC9DF381800000001EC00000C8F282000400000000",
      INIT_3A => X"FFFFFF980307F9C00000003F0000F0040000000202F0010E0707C7FF7F380000",
      INIT_3B => X"0000001F000000D87600003F8108003FC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"00000010260020C0800F07FF0FF8008004000000003C00000001F4E007FF0F80",
      INIT_3D => X"E71FFFFF3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFF84701F80E0000000000004107",
      INIT_3E => X"00000001457F8000111BFFFC007FFE000000003F3000007C3630001FF088F03F",
      INIT_3F => X"FFFFFFFC7F083C0E000000000000038F00000000070080C3803BFFFC0E000001",
      INIT_40 => X"0000600FC000007C0631000F7800F8787F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"00000000000083800267FF0C1E000000000100076FF10000C0F7F6763FFFFF00",
      INIT_42 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3D00CF00800000000000003F",
      INIT_43 => X"00000008E020000000FEFF607FFCFF0000040080008000FC02C006017E01F9F0",
      INIT_44 => X"FFFF7F3FFF00076080000000000000FFFF8000000000078000E7FFCF20000006",
      INIT_45 => X"00000000080000E8000000001F83E1E00FFFF8FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"300001FC180183C00FFFFF3FF800000E00010001C0030000C0000006FFFC8600",
      INIT_47 => X"1FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF7FFFFF02046000000000000001F3",
      INIT_48 => X"01000000038700000000000787A086000004E880080000C0000080000787E0F8",
      INIT_49 => X"FFFF3EFEC00F01E0800000000000000F00000FE7FE3FCFE0FFFFFFFFF000003E",
      INIT_4A => X"003000C0000F8162100001D081C7C0FC1FFFFF9FFFFFFFFFFCFFFFFFFFFFFFFF",
      INIT_4B => X"80000FF3F37FCBCC3F19FFFEC00000B8088000001F07C0000007000080000000",
      INIT_4C => X"FFFFF71FFFFFFFFFFFFFFFFFFFFFFFFFFF3086C43E380303E000000000000007",
      INIT_4D => X"1E00808FE00F000002000000FE000400000001000F1B01F81C080FD903FE803F",
      INIT_4E => X"FF80C3CE1C380200C000000000000007C770013E30020F20FBF8F9F000006000",
      INIT_4F => X"000000001C0C003C1800008F7FFE003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FCE0801F800180FFFBFF7F800000FC00C000001FC0000000C000000FFF000000",
      INIT_51 => X"FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFC0E0FF1CF800000000000000000003",
      INIT_52 => X"0000003F000000005C00013FE072C60000000000388C001F00000006FFFE003F",
      INIT_53 => X"FFFDC0FF3CFEA10000000000000000E3C06E001800FEC1FE7FFF1F000000008E",
      INIT_54 => X"000000E1C19F800700000006FF7E003FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"C7FFF00033F873FFF2F07E00013C018000007FF03C100000000C407FC0603600",
      INIT_56 => X"E0FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFC03F302E6810000000000000000FF",
      INIT_57 => X"00007C303000007E011F400000C39C00000000C039000000000000077E3E001F",
      INIT_58 => X"FFFC3F7300C98C00000000000000E7FFF7FFFF8007106F7FFFFFFC0C0C180600",
      INIT_59 => X"00000080380000000000001D3E0C001F007FFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_5A => X"FFF803000FFF1F3FFFFF800C0000000102007010001A000F0137000000027800",
      INIT_5B => X"0F7FFF01FFFFFFFFFFFFFFFFFFFFFFFFFFF83F04C0C10600000000000078F77F",
      INIT_5C => X"38010020003800FB0077E0C001FF5C0000000000C08000000000001FFC0C0040",
      INIT_5D => X"FFF70C0CE0C300800001000000893F7FFFF000001E81FFE3E0FC080D0103C001",
      INIT_5E => X"00000000C48000830000001DFF9C8000041FFC13FFFFE7FFFFFFFFFFFFFF9FFF",
      INIT_5F => X"FEE008000007F8FF00F8004F0003C000F8FC04000038C01B0103C0007FFF3400",
      INIT_60 => X"001FFFFFFFFFCFFFFFFFFFFFFFF8FFFF7FFE88F01F01F000001000400D370E77",
      INIT_61 => X"F1EFFF3DB19C00FD00800009FFF7E800000180022C000001C00000030C7E8000",
      INIT_62 => X"3FFEF8EB0780E000000000003EFB7EFFFC600003C3E2FFFF007C0F761807000F",
      INIT_63 => X"0000800200000000800000005C0BF800001FFFFFFFBFDFFFFFFFFFFF7FFBFFFF",
      INIT_64 => X"F80000011FE7FFE700F000000000003E1C07F719FFFFE020080000FF7F97EC00",
      INIT_65 => X"003FFFFFFFFFFFFFFFFFFFFFFFFFFFE01FFFFDFD00008000000000003EF3FFFF",
      INIT_66 => X"001FDC07FFFFF0F034D80FFFFE3ED80000000002000000000000000038083C00",
      INIT_67 => X"0FFFF7FFE0600083000000003E07FFFFE0100E60FFFEFFE00080010001800078",
      INIT_68 => X"00000003000000000001000000FE02000083FFFFFFFFFFFFFFFFFFFFFFFFFFE8",
      INIT_69 => X"1000CFE1FFC0FFF007F0110003014160203FBFCFFF19FFE070000FFFFFFFD900",
      INIT_6A => X"02C7FFFFFFFFFFFFFFFFFFFFFFFFFFE81FFF6FFFE0700087000000001E0FFFFF",
      INIT_6B => X"7FFCFE6FFE3FFFFF00000FFFFBFFB0000000000300000000007F000630FFFF80",
      INIT_6C => X"FFFFFEDFF0080000000000001FFFFFFF80012000F903FEFFE7BF981000010000",
      INIT_6D => X"0000000000000000007FE3FFFFFFFFE286FFFFFFFFFFFFFFFFFFFFFFFCFFFFE1",
      INIT_6E => X"C000207FF07FFEDFFFFFFC00E00000063FF07F7FFFFFF63F00007FFFFD9B3C00",
      INIT_6F => X"E0FFF7FFFFFFFFFFFFFFFFFFF8FFFFFFFFEFFF88FB0C00018100000007FFFFFF",
      INIT_70 => X"0427FFFFF37ED43000003EFFF80380000000000000000000007FFFFFFFBFFFE0",
      INIT_71 => X"FFE7FB887F1E000083000000061FFFFFC000407FE7FFFEFFFFFFFEC07B80030E",
      INIT_72 => X"0080001000000000C001FFEFFFFFFFF077FFF3FFFFFFFFBFFFBFFFFFF0FFFFFF",
      INIT_73 => X"F80011E03FFFFF7FFFFFF0DC7980810001E6FFFFF367FC0000001CFFF0FC4000",
      INIT_74 => X"1FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFF38FFE0003C0000800000000081FFFF",
      INIT_75 => X"07FF7FFFDFD7FE0000C0F8FC30C79000C0010000001000000481FFF83FFFFFFF",
      INIT_76 => X"FB10F7631030000000000000008CFFFF80C03301AC7FF8FFBFCF1707F3FFB800",
      INIT_77 => X"C00000000008000000803FB00FFFF3FFFFFFFFFFFFFFFC3FFFFFFFFFFFFFFFFF",
      INIT_78 => X"0007C00B85FFFFFFFFFF1FC67FE0F58005F3FEFFFFBFFC003FD8FFFFFCBC8000",
      INIT_79 => X"FFFFFF3FFFFFFE3FFFFFFFFFFFFFFF9EF803C201FC01000000000000007EFFFF",
      INIT_7A => X"0300FFFFFF9F803BFFFFFFE7FFF03000000000000004000000000F900FFFF8FF",
      INIT_7B => X"F01FE618FC01000000000000007EFFFF000200DFFFFF3FFFFFFFFEE01F000088",
      INIT_7C => X"000000400000000000000F1003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF7E",
      INIT_7D => X"000001FFFFFFFFFF7DFFFFE00320901FFFFCFBFFFFFB00249FFFFFC7FFFF0000",
      INIT_7E => X"FFFFFFFBFFFF7FFFFFFFFFFFFEFF07FFF89F60003000000000000000001EFFFF",
      INIT_7F => X"F7E3FFFC23F00000FEFFFFC73FFB600000800001000000000000063801CECFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \douta[0]\(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \doutb[0]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[15]\,
      ENBWREN => \addrb[15]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized30\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized30\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized30\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal enb_array : STD_LOGIC_VECTOR ( 14 to 14 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBF010E020",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF7DFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFF900006000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFF7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F805018100",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFFFFFFEDFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFBF80C9A2004FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFEF7FFFFFFDEDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3800E100",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF77FFFFFFDDFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFC7C00012000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFF7FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"DDDDDDDDDDDFDFDFBD9B9BBDDDDFDDDDDDDDDDDDDDDDDDDDDDDDBDDDDDDDDDBD",
      INIT_01 => X"FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDFFFFDDDDDDDDDDDDDDDD",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFF",
      INIT_08 => X"37373535882268F1EF46D179AA420048151313CD44442202006835ADCDAA2448",
      INIT_09 => X"3737373737373737373737373737373737373515153737373537373515D11537",
      INIT_0A => X"5959595959595959595957575957575957575757575737575757575737373737",
      INIT_0B => X"7959795959595959595959595959595959595959595959595959595959595959",
      INIT_0C => X"7979797979797979797B79797979797979797979797979797979797979797979",
      INIT_0D => X"9B9B9B9B9B9B9B9B9B7B7B7B9B7B7B7B7B7B7B7B7B7B7B797B7B7B7B7B7B7B7B",
      INIT_0E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0F => X"799BBDBBBDBDBDBBBBBBBDBDBDBDBDBDBB9B9B9BBDBDBD9B9B9B9B9B9B9B9B9B",
      INIT_10 => X"9B9BBD793757799D7B599B9B9BBD9B7B9B799B9B799B799B9B9BBD9B799BBD9B",
      INIT_11 => X"BD9B799B579B551379571335F13579795757AC57799BBD3579BD9B9B7979799B",
      INIT_12 => X"BD7935795779355737357957F179577779575713799B7957799B7979575757BD",
      INIT_13 => X"BDDFBDBDDDDDDDDDDDDDDDBDBDDDDDDDBD9B9BBDBBBDBDBD9D9B799B1357BD9B",
      INIT_14 => X"DDDDDDDDDDDDDDDDDFDDBB999BBDDFDFDDDDDDDDDDDDDDDDDDDDBDBDBDDDDDBD",
      INIT_15 => X"FFFFDDDDDDFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFF",
      INIT_1C => X"F5AD8A66224444CFCD2224CDAA882268D13513EF4220226664AAAD4422424400",
      INIT_1D => X"3737373737373737373737373737373737373735153737173737353557F1CF37",
      INIT_1E => X"5959595959595959595957595959595959395759575757573737575737373737",
      INIT_1F => X"7979797979797979797979595979595959595959595959595959595959595959",
      INIT_20 => X"7979797B7B7B7979797979797979797979797979797979797979797979797979",
      INIT_21 => X"9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_22 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_23 => X"9BBDBDBBBDBDBBBDBDBDBDBDBDBDBD9BBB9B9B9BBDBDBD9D9B9B9B9B9B9B9B9B",
      INIT_24 => X"BD9BBD7957799B9B599B9B799B9D9B9B9B799B9B9B9B799B799B9D7B79BD9D79",
      INIT_25 => X"BD799B9B575757359B353535133579355757CD579BBD57579B9B9D9B7B799B9B",
      INIT_26 => X"9B79799B5779571379577957F17757573533575779799B5779BD5779577979BD",
      INIT_27 => X"BDDDDDBDDDDDDDDDDDDFDDBDBDBDDDDDBD9B799BBDBDBBBBDF9B799B3557DF9B",
      INIT_28 => X"DFDDDDDDDDDDDDDDDDDFFFDDBB999BBDDFDDDDFDFDDDDDDDDDDDDDBDBDBDDFDD",
      INIT_29 => X"FFFFFFFFFFFFFFFFDDDDDDFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFF",
      INIT_30 => X"24022202CD33AD13CC6622ADF1CFF13513AD888642204411AAAA6888A8882244",
      INIT_31 => X"3737373737373737373737373737373737373737F31357153737353513ABCDAA",
      INIT_32 => X"5959595959595959595959595959595959395759575757573737373757573737",
      INIT_33 => X"7979797979797979797979797979595959595959595959595959595959595959",
      INIT_34 => X"79797B7B7B797979797979797979797979797979797979797979797979797979",
      INIT_35 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_36 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_37 => X"BDBDBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9BBDBDBDBD9B9B9B9B9BBD9B9B9B",
      INIT_38 => X"BD9B9B79797979579BBD9B9B9B9D7979BD599B79BD7B9B799B9B9B9B799B9B79",
      INIT_39 => X"9BBB9B579B3535579B9B1335355757F19913CF35BD79359B9B9B9B799B799B9B",
      INIT_3A => X"9B7979BD575757F177799B79F157573535575757795779579B9B57575779799B",
      INIT_3B => X"BDBDBDBDDDDDBDDDDDDDDDDDBDBBBDDDBDBD5779BDDDBDBBBD9B799B5555BDBD",
      INIT_3C => X"DDDDDDFFDDDDFDFDDDDDDDDFDFDDBB999BDDDFDDDDFDFFFDDDDDDDDDBDBDDDDF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFDDDDFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFF",
      INIT_44 => X"20448CAF79358AD111AACF1515F537F3CFAD11A8422044AFF1F1AB66F113ACCD",
      INIT_45 => X"373737373737375737373737373737373737373713F335371537373535EDA822",
      INIT_46 => X"5959595959595959595959595959595959595959595757575737373757575757",
      INIT_47 => X"7979797979797979797979797979795959595959595959595959595959595959",
      INIT_48 => X"797979797B79797979797B7B7979797979797979797979797979797979797979",
      INIT_49 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_4A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_4B => X"BDBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9B9B9B9BBD9B9B9B",
      INIT_4C => X"9B9B7B79795979799D79799B9BBD7979795979799B9B9B7B9B9B9B9B799B9B7B",
      INIT_4D => X"99BD9B579B573557799BF135355713F19B13AA79BD3557BD79799B799B799B9B",
      INIT_4E => X"9B79579B577979F157779B79F1575715559B355779595779BB79355735579B57",
      INIT_4F => X"DFBDBDBDDDDDBDDDDDDDDDDDDDBDBDBDBDBD79579BBDBDBDBBBD79797955BB9B",
      INIT_50 => X"DDDDDDFFDDDDDDFDFDFDDDDDFFDFDDDD9B9BBBDDFFDDDDFDDDDDDDDDBDBDBDDD",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDFFFFFFDDDDDDDDDD",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFDFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFF",
      INIT_58 => X"4268371513CF2268CFCFF1F3F18C8DB1151311A88688CF15F3F1AA24246ACF8A",
      INIT_59 => X"3737373737373757373737373737373737373737373513373715173557336442",
      INIT_5A => X"5959595959595959595959595959595957595957595957575757575757575757",
      INIT_5B => X"7979797979797979797979797979795959595959595959595959595959595959",
      INIT_5C => X"7B7B7B7B7B7B7B7B7B797B7B7979797979797979797979797979797979797979",
      INIT_5D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B",
      INIT_5E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5F => X"9DBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9DBDBD9B9BBDBD9B9B",
      INIT_60 => X"BBBD7935577979799B799B9B7B9B9B9B5757799B799B9B79799B9B797B9B9B9B",
      INIT_61 => X"9BDDBD7957135757577913573535EF133535CFBD79579B9D79799B7979799B9B",
      INIT_62 => X"57353779579B993577799B79F1579B35F1791379797957799BBD355779599B79",
      INIT_63 => X"DFDDBDBBDDDDDDDDDDDDDDDDDDDDDDBBBDBDBB799BBB9BBDBDBD99799B55BB99",
      INIT_64 => X"FDDDDDFFFFFFDDDDDDDDDDDDDDDDDDFFDFDDBB9BBBDDFFDDDFDDDDDDBDBDBBDD",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFDDDDFFFFDDFFFFFFFFFFDDDDDD",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFF",
      INIT_6C => X"44468A8A4422220224D1D18A4422F315F1CF13CDADADADD1EFAB888824266824",
      INIT_6D => X"37373737373737575737373737373737373737373737F1CFF315373757338864",
      INIT_6E => X"5959595959595959595959595959595957575759575957575759595757575757",
      INIT_6F => X"7979797979797979797979797979795979797979595959597959595959595959",
      INIT_70 => X"7B7B7B7B7B7B7B7B7B7B7B7B7979797979797979797979797979797979797979",
      INIT_71 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B9B9B9B7B7B7B7B7B",
      INIT_72 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_73 => X"9BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9BBDBDBDBD",
      INIT_74 => X"9BBD791357BD9B79BD9D9B79799B7B9B57797979797979799B799B799B9B799B",
      INIT_75 => X"99DDBD9B571335575779575799F1CF571313137957799B9B799B9B5779799BBD",
      INIT_76 => X"79353579799B9B57137979791313BD57F157359B9B9B577999BD797957795757",
      INIT_77 => X"DFDFBDBBDDDDDDDDDDDDDDDDDDBDDDDDBD9BBD9BBDBD799B9BBD9B779B359BBD",
      INIT_78 => X"FDFDFFDFDDDDFFFFDDDDDDDDDDDDDDDFDDDFDFBD9B9BBBDFFFDDDFDDDDBD9BBD",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFDDDDFFFFDDFFFFFFFFFFFFDDDD",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFDDDDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(14),
      ENBWREN => enb_array(14),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(14)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(14)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized31\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized31\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized31\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 15 to 15 );
  signal enb_array : STD_LOGIC_VECTOR ( 15 to 15 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE5E00000200",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7B7FFFFFFBBFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFD7F00002000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFF793FFFFB7BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3000008039",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFD3FFFF9FFBFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFF11000300679FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFDFFBD3F7FFCFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8100000047E6",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF3DBF7FFDF3BFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFF80000000CEEEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFEFF3F3FFFFDF77FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80000043FC00",
      INIT_00 => X"6444224242424222026ACFAA8644ACD1F3F1CFCFCFF115F3CF888AAD6846AC68",
      INIT_01 => X"3737373737575757575737373737373737373737375713CF8D35F135573733ED",
      INIT_02 => X"5959595959595959595959595959595959395759595959595757575757573737",
      INIT_03 => X"7979797979797979797979797979797979797979595959597959595959595959",
      INIT_04 => X"9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B797B7B79797979797979797979797979",
      INIT_05 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B9B9B9B7B7B7B9B9B7B",
      INIT_06 => X"BD9D9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_07 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBDBDBDBD",
      INIT_08 => X"79BD57359DBD9B9BBD9B799B9B799B7B5779575957799BBD79799B579B9B9B9B",
      INIT_09 => X"77BDBD9B7913357913577957BDF1355777F1137B57599B799B799B5799799BBD",
      INIT_0A => X"573535579BBD7957F137BDBD79CE5577EF3557BB799B35799B9B79575557779B",
      INIT_0B => X"DDDDDDBBBDDDDDDDDDDDDDDDDDBDBDBBBDBD9B7999BD9BBDBBBB9B799B5579BD",
      INIT_0C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFDDDDFFDFBD9B9BDDDDFFDDDDBDBDBB",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFDDFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFDDFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFDD",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFDDFFFFFFFFFFFFFFFFFFFDFFDFFFFFDDFFFFFFFFFFDDFFFFDDDDFFFF",
      INIT_14 => X"884442646242444244CFF1CD884646B1F3F135F1ADF1CF8ACDABCFCDCD8A2468",
      INIT_15 => X"37373737375737375737373737373737373757151557EF358A1515151515790F",
      INIT_16 => X"5959595959595959595959595959595959595959595959575757575757595937",
      INIT_17 => X"7979797979797979797979797979797979797979595959595959595959595959",
      INIT_18 => X"7B7B7B7B7B7B7B7B797B7B7B7B7B7B7B7B7B7B79797979797979797979797979",
      INIT_19 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B9B9B9B9B9B9B7B",
      INIT_1A => X"BD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1C => X"79BD5779BDBD9B9B9B799BBD9B7979799B793757599BBD9B799B79579B9B9BBB",
      INIT_1D => X"5799BDBD79CF3579F157797779F11357BDF1359B7B799B9BBD79573579799BBD",
      INIT_1E => X"799B571157DF9B79CF35BDBDBDCFCF35F1CF799B797957359BBD793557779BBD",
      INIT_1F => X"BBDDDDDDBBBDDDDDDFDDDDDDDDDDDDBD9BBDBB9B5779BDBDBDBDBB795757579B",
      INIT_20 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFDDDFDFDDBD99BBDDDFDFDDBDBB",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFDDFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"DDFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFDDFFFFFFFFFFDDFFFFFFDDFFDDDDFFDDDDFFDFFFFFFDFFFFDDDDFFFF",
      INIT_28 => X"AA44646486CACA4444AC6866668AACAF15CFAD660268AFADF1F1131315D14813",
      INIT_29 => X"575737373737373757575737153537373737575713135713466A5935D1CFADEF",
      INIT_2A => X"5959595959595959595959595959595959595959575757595757575757575757",
      INIT_2B => X"7979797979797979797979797979797979797979597979795979795959597959",
      INIT_2C => X"7B7B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797979797B7979797979797979",
      INIT_2D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B9B9B9B9B9B9B",
      INIT_2E => X"BD9B9B9BBDBDBDBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_2F => X"BDBDBDBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_30 => X"9B9B57BD9B7B799BBD9BBDBDBD573579BD5735799B9B9B9B9B9B79799B9B9BBD",
      INIT_31 => X"7957BDBD9BADF135339B5799353513579BAC359B9B9B799BBD9B5735799B9B9B",
      INIT_32 => X"BDDF9913359B9B9B13359B9BBD13CD35F1AC9B799B9B7913359B57579B79BDBD",
      INIT_33 => X"BB9BBDDDBBBDBDDDDDDDDDDDDDDDDDDDBDBB999B7979BD9BBDDDBD9B3513F179",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDFFDDDDDFFFDFDFDDBB999BDDDFDFDD",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFDDFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"DDFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDBBDDDDDDFFDDDDFFDDFFFFFFDDFFFF",
      INIT_3C => X"F1AA664466F1AC4468F13513EFCC462424246868681313D1F315153515D1AF15",
      INIT_3D => X"57573737573737373757375737153735355959138A68F1356600D135CD6602AC",
      INIT_3E => X"5959595959595959595959595959595959595959575759595757575757575757",
      INIT_3F => X"7979797979797979797979797979797979797979797979797979795959797959",
      INIT_40 => X"9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B79797979797979797979",
      INIT_41 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B9B",
      INIT_42 => X"BDBD9BBDBDBDBDBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_43 => X"BDBDBDBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_44 => X"BD57359B9B9B79BDBB79BBBDBD571379795779BD9B9B9B9B9B9B799B79799BBD",
      INIT_45 => X"BD7979BDBD13ADCF79BB579B13133579578A579BBD9B9BBD9B9B57357B9B5979",
      INIT_46 => X"BDDD9B357957137935F19B799B358A57F1AC7935579BBD55F1355779BB579B9B",
      INIT_47 => X"DFBD9BBDBD9B9BDFDFDDDDDDDDDDDDDDDDDDBB9B79579B9BBBBDBD9B9935AC35",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDFFDDDDFFFFDDDDFFDFFFDDBB99BBDDFF",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"DDFFFFDFDDFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFFFFFDDFFFFFDFFFFFFFFFFDDFFDFBBBDDDDDFFDDDDFFDDDDFFFFDDDFFF",
      INIT_50 => X"CC882022224646ACCFAFD18A8AAA22204633F1ADCF351313133515F1F11513AD",
      INIT_51 => X"5757575757373757375737573735353515F3CF6622024411A8228AF1AA642288",
      INIT_52 => X"5959595959595959595959595959595959595959595959595959595959575757",
      INIT_53 => X"7979797979797979797979797979797979797979797979797979797979595959",
      INIT_54 => X"9B9B9B7B7B7B9B7B9B7B7B7B7B7B7B7B7B7B7B7B7B7979797979797979797979",
      INIT_55 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B9B9B7B",
      INIT_56 => X"BDBDBDBDBDBDBDBDBDBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_57 => X"BDBDBBBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_58 => X"9D3579BDBD9B9BBDBD799BBDBD571379359B9B999BBBBD9B79799B7979BDBDBD",
      INIT_59 => X"9BBD57797957AD11799B579BEFEF797935F1579B9B79BDDD9B357937799B3579",
      INIT_5A => X"9BBD9B579B9B3335F1AC999B9B79AC1313AC795779BD9B9BF11379799B57799B",
      INIT_5B => X"DDDFBD9BBD9B9BDDDFDDDDDDDFDFDDDDDDDFDFBD9B5577BBBDBBBD9BBD9BCFF1",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFDDFFFFFFFDFDFDDDDFDDDFDFDDBB9BBB",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"FFFFFFFFFFFFDDDDFFFFDDFFDDDDFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"DDFFFFDDDDDFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFFFFFDDFFFFFDFFFFDDDDDDDDFFDDBBDDDDBDFFDDDDFFFFDDFFFFDDDDDD",
      INIT_64 => X"646464884444686668ACADADADCF88681357CFF1131535F1153715F3153515AD",
      INIT_65 => X"5757575737373757373757373757353557EF44422222426486448ACCCC666646",
      INIT_66 => X"7979595959595959595959595959595959595959595959595959595959575757",
      INIT_67 => X"7979797979797979797979797979797979797979797979797979797979595959",
      INIT_68 => X"9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B7B7979797B7B7B7979797979",
      INIT_69 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6B => X"BD9B9BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_6C => X"79799B9BBD9B9BBDBD9B9BBDBD13F179797999BDBDBB9B9B79579B579B9BBBBD",
      INIT_6D => X"79DF9B135779CF7979795755CF359B33F13535BB579BBDDF77139B37577B359B",
      INIT_6E => X"57BB9B799B9B7935CFAC999B9B9B1135ADCF79359B9B799B5777797957799B79",
      INIT_6F => X"9BBBDFBDBB79BBDDDFDDBDDDDFDDDDDFDFDDDDDFDD57559BBDBBBD999B9B57CF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFDDDFDFDFFDFDFBD9B",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"FFFFFFFFFFFFDDFFFFDDDDFFFFDDFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFFFFFDDFFFFFFFFFFDDDDDFDFFFDDDDDFBBBBDFBDDDFFFFFFDDDDDDDDDD",
      INIT_78 => X"4288CDCC66448888AC35CFCFCFF11513353515353535F1886AD18D8DF3F3F1CF",
      INIT_79 => X"5957575757375757373737375759373513CD62426488866464242468AA44CD88",
      INIT_7A => X"7979797959595959595959595959595959595959595959595959595959575757",
      INIT_7B => X"7979797979797979797979797979797979797979797979797979797979595979",
      INIT_7C => X"9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B9B7B7B7B7B7B7B7B7B797979",
      INIT_7D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7F => X"9B9BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(15),
      ENBWREN => enb_array(15),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(15)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00100000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(15)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized32\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized32\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized32\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 16 to 16 );
  signal enb_array : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBD6FFFFDEE7FFF7FFBFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFF8018209FFC01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFF7FFFFCEEFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC010183FF883",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD3FFFFFCFDFFFFFF7FFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFF01000FFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFF9FFFE7FF3FDCEFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC1889FFF87F",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFE7FFBFDDEFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFF9F9A7FFFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFB7FE7FFBFDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFF8C",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FEE7FFDDFDCFFFFFFFFFFFF",
      INIT_00 => X"F19B9B99BD999BBD9B9B9BBD79CF13799B79BDBDBDBDBB9B9B577979BD9BBDBD",
      INIT_01 => X"79BDDD57799BAD359B7979F1359B79CFCF35579B799B9B9B35359B5735799B57",
      INIT_02 => X"13BD7979BD9B9B9B13CF3535579BF135F13557F179BBBBBD9957577979799B35",
      INIT_03 => X"BD9999BDBD579BDDDFDDBBDDDDDDDDDDDDDDDDDDDD9B77BDBB99795779799913",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFDDFFDDFFFFFFDDFFFFFFDD",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFDDDDFFDDDDFFFFFFFFDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFDDDDDDDDDDFDFFDDFFFFFFFFDDFFFFDDFFFFFFFFDDDDFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFDDFFFFDDFFFFFFFFDFDDFFFFFFFFDDBDDDBBBBBDBBDDFFDDFFDDDDDDBBFF",
      INIT_0C => X"02AC11EFCD4424CF13ADAD1335131337373737171535CF8666888B8D6A6ACF35",
      INIT_0D => X"5959575757575757373737373737575735CD644266888844422246111144AA86",
      INIT_0E => X"7979797979797979595959595959595959595959595959595959595959595959",
      INIT_0F => X"7B79797979797979797979797979797979797979797979795979795979795979",
      INIT_10 => X"9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B9B9B9B997B7B7B7B7B7B797B",
      INIT_11 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_12 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9B9B9B9B9B9BBBBBBBBBBB9B9B",
      INIT_13 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_14 => X"13BD9BBDBD799BBD7B797B9B138A579B9B9BBDBBBDBD9B9B9B357BBD9B9B9B9B",
      INIT_15 => X"57BBBD9B5779ACF19B9B35AC795777EF1133357979797B9B579B9B795779BD13",
      INIT_16 => X"139B7757BD9B79795735335713791313F1135735799BBBBD57795735579B7957",
      INIT_17 => X"DFDD9B99795757DDDFDDBBDDDDDDDDDDDDDDBDDDBD9B77DDBB99771357575735",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFDDDDDFDFFFFDFDFDFD",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFDD",
      INIT_1D => X"FFFFFFFFDDFFDDDDFFDDDDFFFFDDFFDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFDFDDDDBDDDDDDDFFDDDDDFDDDDBBDDFFDDDDFFFFFFDDDDFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFDDDDFFFFDDFFFFDFDDDDDDDDFFFFDDBDBDBB9BBBBBFFFFDDFFDDDDDDBBDF",
      INIT_20 => X"02ACD11511EF226AF1F31537151515153735373535F1F3F113F1EFF1CFF31515",
      INIT_21 => X"575757575757575757575757373537377733CB86642064444422CF57F12266AA",
      INIT_22 => X"5979797979795959595959595959595959595959595959595959595959595959",
      INIT_23 => X"7B7B7B7B79797979797979797979797979797979797979797979797979797979",
      INIT_24 => X"9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B7B7B7B7B799B9B9B7B7B7B7B",
      INIT_25 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_26 => X"BDBDBDBDBDBDBDBBBDBDBDBDBDBDBDBD9B9B9B9BBDBDBD9B9BBDBDBD9B9B9B9B",
      INIT_27 => X"BDBDBBBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_28 => X"579BBD9BBD799B9B59799B558A1199BB9B9BBBBBBDBD9B9B7935BB9B9B9BBBBD",
      INIT_29 => X"799B9BBD575511359B57CFF15735BB335533F19B9B9B9B9B77BD79135779BD35",
      INIT_2A => X"1335793577999B79577735BD7935CF13CFEF5757579B9B9B579B9B1313579B9B",
      INIT_2B => X"DFFFFFDDBB773579DDBBDDDFDDDDDDDDDDDDBDBDBDBB77DDDDBDBD5713353557",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"FFFFDDFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_31 => X"FFFFFFFFDDFFDDFFFFFFFFFFFFDDDDBDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFDDDDDFBBBDBBFFFFBDDFDFBDBD9BFFDDDDFFFDFFFFFFBBDDFFFFFFFFFFFFFF",
      INIT_33 => X"DFDDDDFFDDFFFFFFFFFFDDBBDDFDFFFFDDBBDFBB999BBBDDDDDDFFDDDDDD9BDD",
      INIT_34 => X"88CF688CF1CF68AD153737151537371315371557358B8AF11513131535353535",
      INIT_35 => X"5757575757575757573757575737373737375533CD66EFEF86224655ED4286AA",
      INIT_36 => X"7979797979797959595959595959595959595959595959595959595959595957",
      INIT_37 => X"7B7B7B7B79797979797979797979797979797979797979797979797979797979",
      INIT_38 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B",
      INIT_39 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9BBDBDBD9B9B9B9B9B",
      INIT_3B => X"BD9B9BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3C => X"99BDBBBBBD9B799B577957EFF19BBDBB9B9BBBBDBDBD799B57799B9B9B9BBDBD",
      INIT_3D => X"9B79799B7933F19B7955F1F1335735AC799B55BB9B795779799B37137B9B7913",
      INIT_3E => X"351399355757799B7779559BBD3533CECF355557797979797979BD57CFF1BD9B",
      INIT_3F => X"DFDDDDFFDFDDBB351377DDDFBDDDDDDDDDDDBBBDDDBD77DDDDDDBDBD79F1CF35",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDDDD",
      INIT_41 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFDDFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFDFBDDDFFFFFFFFDDFFFFDFDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFDDDDDDDD99BBFFFFBDBDDDBDBBBBFFDDFFDDFDFFFFFFDDDDFFFFFFFFFFFFFF",
      INIT_47 => X"DDDDDDFFDDDDDDFFFFDFDDBBDDFFFFDFDDBDDFBD5555BDBBDDDDDDDDDFBB9BDF",
      INIT_48 => X"3388688A35CFD13537373737373737351537153535CD8AADF337373735153535",
      INIT_49 => X"59575757575757575737375757573737151557575713EFCFAACDCD570F4422CD",
      INIT_4A => X"7979797979797979797979595959595959595959595959595959595959595959",
      INIT_4B => X"7B7B7B7B79797979797979797979797979797979797979797979797979797979",
      INIT_4C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B",
      INIT_4D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_4E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9BBDBD9B9B9B9B9B9B",
      INIT_4F => X"BB9BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_50 => X"BDBDBBBD9979BDBD35353513BBBDBDBD9B9B9B9B9BBD7979579B9B9BBDBDBDBD",
      INIT_51 => X"7935799B79138A55BD558813137913EFBDBD3377997955779BBD7B3579BB1135",
      INIT_52 => X"11EF571379993579579957779B799988CC575757579B579B5779797913CD9B9B",
      INIT_53 => X"FFFFDDDDDDDDDF795535559BDDDDBDDDDDDDDDBDBDBD77BBDFDDBDBD9B575533",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"FFFFDDFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_59 => X"FFFFFFDDBBBDFFFFFFDDDDFFFFDDDDBDBBBBDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"DDDDFFDDBD99DDFFFFDDBBDDBD99BBDDDDDDDDFFFFFFFFDDBBDDFFFFFFFFFFFF",
      INIT_5B => X"BBBDFFFFFFDDDDDDFFFFDDBBDDFFFFDDBBBDDFDF5533BBDBBDDDBBDDFFBD9BBD",
      INIT_5C => X"35F111AAF13537373737373737373737151515353513F11313D1D11515371537",
      INIT_5D => X"595957595959575737373737575757571513153535CFCD133557153535F1AD35",
      INIT_5E => X"7979797979797979797979797959595979595959595959595959595959595959",
      INIT_5F => X"9B7B797979797979797979797979797979797979797979797979797979797979",
      INIT_60 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B",
      INIT_61 => X"9B9B9B9B9B9B9B9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_62 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9B9B9B9B9B",
      INIT_63 => X"9BBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_64 => X"DFBDBBBB5779DF791379579BBDBDBD9B9B7B9B9BBD797B577B9B9BBDBD9B9B9B",
      INIT_65 => X"357957795757AC77DF358A9B7735F113DF9B1379BD7977799BBD9B159BBB1179",
      INIT_66 => X"13AA3555F15555553555355779579BCDEF9B5757577979BB35799B9979F15779",
      INIT_67 => X"DDFFFFFDDDDDDDDD9979573557BDDDDDDDBDDDBDDDDD779BFFDFDFDD799BBD77",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"FFFFDDFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_6D => X"FFFFFFDDBBBBFFFFFFDDFFFFDDBBBDBBBBDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"DDDFDDBDBDBBFFFFFFDDBBBDDDBBBBDDDDDDFFFFFFFFDDDFDDBBFFFFFFFFFFFF",
      INIT_6F => X"BBBBDDFFFFDDFFDDDDFFDFBBDDFFFFDD99BBDDBD551377DBDFDDBBDDFFBD99BB",
      INIT_70 => X"353535F1CF3737373737373737373737371515153735153713ADADF31515F3AF",
      INIT_71 => X"5959595959575759575959575757575757575757351335795737575757575957",
      INIT_72 => X"7979797979797979797979797979595979595959595959595959595959595959",
      INIT_73 => X"7B7B7B7979797979797979797979797979797979797979797979797979797979",
      INIT_74 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_75 => X"BD9B9B9B9B9B9B9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_76 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD9B9B9B",
      INIT_77 => X"BBDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_78 => X"DDBDBD79359B79579B7979BDBDBD9B799B9B9BBD79797957BD9BBDBD9B79799B",
      INIT_79 => X"579BF157577913BDDF13F1BD9B35F1F19B79357979799B779BBD9B359B9913BB",
      INIT_7A => X"77AAF19911575533131155F1579BBBEFF19B359B5755DDBB3579BD99BD35F177",
      INIT_7B => X"FFDDFFFDFFFFDFDFDD9B999B7755579BBBBBDDBDBDDD9B9BFFDDDDBDBBBDBDBD",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFDDFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"FFFFDDDDFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(16),
      ENBWREN => enb_array(16),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(16)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(16)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized33\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized33\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized33\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 17 to 17 );
  signal enb_array : STD_LOGIC_VECTOR ( 17 to 17 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEF91FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFDFAE7FFDEDBCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF7E3",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8E6FFCEFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFC3DFF10FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFEF8EFFFEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC0DB",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFE9EFFFF7B7FDFFBFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFC1CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFF7FF79CFFBF7B3FDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE6FE7F",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF79CFFFFBA3FBFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFF87FFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_01 => X"FFFFFFDDDDBBDDFFFFDDFFFFDDBBBBBBDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"DDFFBD99BBDDFFFFFFDDBBDDDD99BBBBDDFFDDDDFFDDDDDDDDBBDFFFFFFFFFFF",
      INIT_03 => X"DDBBDDFFDDDDFFDDDDFFDDDDFFDDDFDFBBBB9B79575777DDFFDDDDDDDFBB99BB",
      INIT_04 => X"37375735353737573713373737373737353513F31537151535F3F135F3AFD113",
      INIT_05 => X"5959595959595959575959595757575757575737373737575737573737375735",
      INIT_06 => X"7979797979797979797979797979797979795959595959595959595959595959",
      INIT_07 => X"9B9B7B7B7B7B79797B7979797979797979797979797979797979797979797979",
      INIT_08 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_09 => X"9B9B9B9B9B9B9B9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBDBDBDBBBBBBBB",
      INIT_0B => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0C => X"DDBBBD79357957BB7957BD9BBD9B7979BD9B799B799B357B79799B9B79799BBB",
      INIT_0D => X"597911F15557AC77DFF111575735F1F1BDBD5757359B9B9B9B9B9B35795533DD",
      INIT_0E => X"DD55CF793379BB9911EF79AC579B9BEFCF7957573579DDDD79579B9B9B79CF57",
      INIT_0F => X"FDDDDDFFDDDFFFDDFFDF9979BDBB57355777BBBDBDDDBB99DDDDDDBBBDDDDDDD",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDFFDDFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_15 => X"FFFFFFDDDDBDDDFFFFDDFFDDDDBBBBFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"DFFFDD9979BBDDFFFFDDBDFFDDBBDDDDDFDDDDFFFFDDDDBDDDDDDDFFFFFFFFFF",
      INIT_17 => X"DFDDDDDDDDDDFFFFDDFFDDDDFFDDDDDF9BBD795799BB77DDDDDDBBDDDDBB99BB",
      INIT_18 => X"15153735F3153737371537373737373735353513F3373537373713ADCFF33537",
      INIT_19 => X"5959595959595959575959595757595757575757373757375757573737573737",
      INIT_1A => X"7979797979797979797979797979797979795959595959595959595959595959",
      INIT_1B => X"9B9B9B9B9B9B9B7B7B7B79797979797979797979797979797979797979797979",
      INIT_1C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1D => X"BDBD9B9B9B9B9B9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBB",
      INIT_1F => X"DDBDBDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_20 => X"BDBBBD7957359BBD3579BD799B9B9B9B9B9B799BBD57359B999BBDBD9B9BBDBD",
      INIT_21 => X"357979F13377137979333557359913579BBB573379BD799BBD9B5735573557BD",
      INIT_22 => X"BDDF1111579B9BBD35CCEF8A5779BBCFEF9957F1359B79BD79359B9B7979CFF1",
      INIT_23 => X"FFFFDDDDDDDDFFDFDDDFDDBBBBDDDD99553335799BBBBB77DDDDDDBBBDDDDFBD",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFDDFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFDDFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDD",
      INIT_29 => X"FFFFFFDDDDDDDDFFDDDDFFDDBDBBDDFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFDDBB9999DDFFFFDDBDDDBBDDDDDDDFBDDDFFDDDDDDBBDDDDDDFFFFFFDDFF",
      INIT_2B => X"DDBDBBDDDDDDFFFFDDDDDDDDFFDDDDBD79BD7955BBBD55BDDDBDBBDDDFBD99BB",
      INIT_2C => X"3713F3F3F3F315151313F3151517173757351537F3F3F313F1D1F1AF35351537",
      INIT_2D => X"5959595959595957575759595957575759595757575757573759373737373757",
      INIT_2E => X"7979797979797979597979597979797979795959595959595959595959595959",
      INIT_2F => X"9B9B9B9B9B9B9B9B9B7B79799B99797979797979797979797979797979797979",
      INIT_30 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_31 => X"BDBDBDBDBD9B9B9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_32 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBD",
      INIT_33 => X"DDDDDDBDBDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_34 => X"9B9BBD5935579B77359B9B57999B9B7BBDBD99BD9B359BBDBDBBBBBD9BBDDDDD",
      INIT_35 => X"3577795555557999CF55357999DD55579B7913139B9B577B999B5713991177BD",
      INIT_36 => X"DDBD57F11379795799EF88AA35999BAA33BBBD13577935799B559B9B797935AD",
      INIT_37 => X"FFDDDDDDDDDFFFFFFDFFFFDFBD9BDDDDBD9B57131135791379DDBD9BBDDDDDDD",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFFFDDFFFFFFDDFFDDFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFDDFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_3D => X"FFFFDDDDDDDDFFFFDDDDFFDD99BBDDDDBBFFFFFFFFFFFFFFFFFFDDFFFFFFFFFF",
      INIT_3E => X"FFFFBBBDDDDDFDFFDDDDDD9B77BDBBDDDFBDDDFFDDDDBBBBFFFFDDFFFFFFFFFF",
      INIT_3F => X"BDBB9BDDDDDDFFFFDDBBBBFFFFDDBDBB79BD7755BBDD33799BBBBBBBDDDD99BB",
      INIT_40 => X"5737373757351535151513133513F3F31513CFCFF1AD8AD11315F31535F33715",
      INIT_41 => X"5959595959595959595959595757575757575757575737575757575737373737",
      INIT_42 => X"7979797979797979797979797979797959797979797959595959595959595959",
      INIT_43 => X"9B9B9B9B9B9B9B9B9B9B9B9B999999997979797979797B7B7979797979797979",
      INIT_44 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_45 => X"BDBDBDBDBD9B9BBDBBBBBBBB9B9B9B9B9D9B9B9B9B9BBBBB9B9B9B9B9B9B9B9B",
      INIT_46 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_47 => X"DDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_48 => X"799B791333799B579BBD9B99BDBDBDBDBD9B9BBB579BBD9BBBBBBBBDBDBDBDDD",
      INIT_49 => X"EF55555779CC999BCC35579BBDBD5579DF9BCF57BD7799BDBBBD795799F19B9B",
      INIT_4A => X"DFDFBB13117779F157EFCC111199354611DDBD57579B573555135779BD779B11",
      INIT_4B => X"FFFFFFDDDDDDFFFFDDFFDFDDDDBB9BDDBDBBBDBB35CF13131379BDBDDDDDBDBD",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"FFFFFFDDFFFFDDDDFFDDFFFFFFFFFFFFDDFFFFDDFFFFFFFFFFFFFFDDFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFDDD",
      INIT_51 => X"FFDD99BBDDFFFFFFDDFFDDBB9BBBDDDDDDFFFFFFFFDDFFFFFFFFDDFFFFFFFFFF",
      INIT_52 => X"FFDFBBDDDDDDDDFFDFDFDF7977DDBBBDDDDDBDDDDDDDBBBBFFFFDDDDFFFDFFFF",
      INIT_53 => X"BDBDBBBBDDBDFFDFDDBBBBDDDDFFBD99B99977579B99559999BBBDBB9999BBDD",
      INIT_54 => X"3757573537371513375957353737F3D1ADAFF3351335F1F13535153735153537",
      INIT_55 => X"5959595959595957595959595757575957575757575737375757373737373737",
      INIT_56 => X"7979797979797979797979797979797979797979797959595959595959595959",
      INIT_57 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7979797B7B7979797979797979797979",
      INIT_58 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_59 => X"BDBDBDBDBD9B9B9BBBBBBBBBBB9B9B9B9D9D9B9B9B9BBBBB9B9B9B9B9B9B9B9B",
      INIT_5A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_5B => X"DDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_5C => X"79BDF113799B7957BD9BBDDDBDBDDD9B9B799B7957BB9BBDDDDDBDBDBDBDBDBD",
      INIT_5D => X"CF35133379CF775588EF79799BDD5557BD57AC35BD79BBDFDDDDBB797755BD35",
      INIT_5E => X"DDDDDD55CD359B5511ACEF351199CF6811DF9B9B999B575713F135799B797755",
      INIT_5F => X"FFFFFFDFDDDDFFFFDDFFFFDDDDDDBB9B9BBBBDDDBD793533CD33BBBDBBBBBBBB",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDD",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"FFFFFFDDFFFFDDFFFFDDFFFFFFFFFFFFDDFFFFDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFDDDD",
      INIT_65 => X"DFBD99DDDDFFFFFFDDFFDDDDDDDDFFFFDDFFFFFFFFDDDDFFFFFFDDFFFFFFFFFF",
      INIT_66 => X"FFDDDDDDDDFFDDDDDFBDDF9999DDDDBBDFBDBBDDDDDD99DDFFFFFFDDDDDDFFFF",
      INIT_67 => X"DDBB7577DDBBDDDDDDDDBBDDDDDDBD799999BB7979577799559BBD9B7777BBDD",
      INIT_68 => X"3737373737351557591513F1D11513F113155737375735F1F315351537373737",
      INIT_69 => X"5959595959595959595959595757595957575757575737373757575737373737",
      INIT_6A => X"7979797979797979797979797979797979797979797979595959595959595959",
      INIT_6B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B797B7B7B79797979797979797979",
      INIT_6C => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6D => X"BDBDBDBDBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9BBBBBBBBB9B9B9B9B9B",
      INIT_6E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_6F => X"DDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_70 => X"79575599BD9B3579BDBDBDDDBDBBBDBD79799957BBDDBDDDBDBDBDBDBDBDDDDD",
      INIT_71 => X"11CF33579BEF57ADEFF1577979BD353557EF3535BBBBBDDDBDDD9B775557BD79",
      INIT_72 => X"9BBBBD9BCC35BDBD55AACC551177CFAA33BD79BD77999B57573535999B997913",
      INIT_73 => X"DDDDFFDFDDBBDDFFFFDDDDDDDDBBBB9B79BB9B9BBBDF9B5733139B999BBDBB9B",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDD",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"FFFFFFDDFFFFDDFFFFDDFFFFFFFFFFFFDDFFFFDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFDD",
      INIT_79 => X"DFBB99DDFFFFDFFFDDFFDDDDDDBBDDDDDDDDFFFFFFDDDDFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"BDDDDFFDBBFFDDBDDD9BBD7799BBDDDDDDBDBBBBDDBBBBBBFFFFFFDDDDDDFFFF",
      INIT_7B => X"BDBB9977BBBB779BDDBBBBDDDDDDBB577599DD995533779777BBDF799BBBDD79",
      INIT_7C => X"373737373535353513D1686AF11515353513151537153715131335F315371515",
      INIT_7D => X"5959595959595959595959595957595959595757575757573737575737373737",
      INIT_7E => X"7979797979797979797979797979797979797979797979595959595959595959",
      INIT_7F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B797979797B7B7979797979797979",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(17),
      ENBWREN => enb_array(17),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(17)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(17)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized34\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized34\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized34\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 18 to 18 );
  signal enb_array : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFDFF783FFDF9EFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0FBBAC",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFBE27FDFDFFEFFE77FFFFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF3F3984FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFBE27FFEF9FEF7EEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC43",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97A7FE7E9FEFFE7FFFEFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFF00FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFDFB7FE7F3FEFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF80",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFEF87FE7F3FFFFEFFFFFFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFC772FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFEE87FF7F3FCF7CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_01 => X"BDBDBDBDBDBBBBBBBDBDBDBBBBBBBBBB9B9B9BBBBBBB9B9BBBBBBBBB9B9B9B9B",
      INIT_02 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_03 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDBDBDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_04 => X"3335BDBBBB5757BD9BBDBD9BBDBB9979799B57BDBDBDBDBDBBBDDDDDDDDDBDBD",
      INIT_05 => X"57CFEF9B79139BF1BD11139B579935F11335BD5799BDDDBDDDBD79571179DFBD",
      INIT_06 => X"9BBDBBBBEF57BDBB77ACAAEFACEF131113799B9B79799B995757CC57BB9B9B35",
      INIT_07 => X"DDDDDDDDDFDDBDDDFFDDDDFFDDBBBBBD9B799B9B79BDDDBDBD13F1779B77999B",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFDDDDFFDDFFFFDDFFFFFFFFFFFFDDFFFFDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFDD",
      INIT_0D => X"BBBBBBFFDDFFFFDFDDDD9BDDDD999BBDFFFFFFFFFFFFDDFFFFFFFFDDDDFFFFFF",
      INIT_0E => X"99DDFFDDBBFFDDDDDF9B995599BBDDDDBB799979BB99DDBBDDFFFFFFBBBBFFDD",
      INIT_0F => X"DDDDDDBB99BB77BBDD9999DDDDDD99779999BB775533559977BBDD79BBBBBB77",
      INIT_10 => X"37375737155757F1888A68CF37131357136A373715F3153713F113F115138A68",
      INIT_11 => X"5959595959595959595959595959595957575757575757573737575737373737",
      INIT_12 => X"7979797979797979797979797979797979795979797959597959595959595959",
      INIT_13 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B7B7979797B7B7B7979797979797979",
      INIT_14 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_15 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBB9BBBBB9BBBBB9B",
      INIT_16 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_17 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDDDBDBDBDBDBDBDBDBD",
      INIT_18 => X"F19BDFDD9B359B9BBBBBBB99BD9B997999579BBDBB9BBBBBBBBDDDDDDDDDDDDD",
      INIT_19 => X"7755CF79571335359B33359B99793388339BBD3335BDBDBDDDBB57F1F1BDBD13",
      INIT_1A => X"779BBD9B11F1BD9B575511AA66CF79CFF179BD9B9B9B57BD7977CC33BD9B9B13",
      INIT_1B => X"FFDFDDBDDDDDBBDDFFDDDDFFFFDDBDBBBBBD99779B9BBBDDFF9BF13535135757",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFDDFFFFDDFFFFDDFFFFFFFFFFFFDDFFDDDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDD",
      INIT_21 => X"BB77DDFFDDBBDDDDDDBB99BDDD9999BBDDFFFFFFFFDDDDFFFFDDDDDDDDFFFFFF",
      INIT_22 => X"BBDDDDBBDDDDDDDDDD99999977779BDDBB7779779999DDBBFFDDDDFFBBBBFFDF",
      INIT_23 => X"FFFFDBBD99999BBB9999BBDDBBDDBB99DD99997799995555759999335599DD9B",
      INIT_24 => X"3737375737375737EFCD135957151357D16A133515F1AF1537F3F1CFF357CD42",
      INIT_25 => X"5959595959595959595959595959595957575757575959575757575757373737",
      INIT_26 => X"7979797979797979797979797979797979797979797979797959595959595959",
      INIT_27 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B7B79797B7B797979797979",
      INIT_28 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_29 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBB9BBBBBBBBBBBBB",
      INIT_2A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDDDDDDDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2C => X"9BDFBDBB3579BD79BDBB999BBD9BBD573379BDBD9B79BDBDDDDDDDDDDDDDDDDD",
      INIT_2D => X"79BD133557ACCC57775579359B7735CD779BBB11F1BBBDBDBDBD57CF11BB35CF",
      INIT_2E => X"5735779B79AC77DD137979EFAAF177ACACBBBB9B9B9B55BB9B773511BBBD79F1",
      INIT_2F => X"FDFDFFDDBDBBBBBDDDDDBDDDDFFFDFDDBBBDBD77799BBBBDBBBD357999575757",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFDDFFFFDDFFFFDDFFFFFFFFFFFFDDFFDDDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_35 => X"BD55BBDDDDDDFFDD9977DDDFDFBBBBBBDDFFDDFFDD99DDFFFFDDDDDDFFFFFFFF",
      INIT_36 => X"BBBBDBDDFFDDBDDDDF77999999BB99DBDD9B777799BBFFDDFFDDDDDDBBBBFFDD",
      INIT_37 => X"FFDDBBDDBD55777777BBBBDDBDDFBB99BBBBDD3377BB99555599BB7777DBFFBB",
      INIT_38 => X"37573737373735595735573557571515151537351513F1CFF1138A8CADF15733",
      INIT_39 => X"5959595959595959595959595959595959575959575759595957575757575757",
      INIT_3A => X"7B7B797979797979797979797979797979797979797979797959595959595959",
      INIT_3B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B9B9B9B799B9B9B7979797979",
      INIT_3C => X"BBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBDBBBBBBBBBBBBBBBBBBBB",
      INIT_3E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDDDDDDDDDBDBDBDBDBDBDBDBDBDBD",
      INIT_40 => X"DDBDBD57137957579999799B9B9B9BF135BDBD9B79799BBDBDBDDDDDDDDDDDDD",
      INIT_41 => X"99BD99F11366AC7955359933115599CF799B9B5535BBDDDDBD9B13ACCC773379",
      INIT_42 => X"77799BBD79CCEF79F133793511EF77ACCFBB779BBBBD99799B5535EFF1993511",
      INIT_43 => X"FFFFFFFFDDDDDDBBDDDDBBBDBDDDDDDDDDDDBD9B775779DDBDBD3557BDBDBD9B",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFDDDDDDDDFFFFDDFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDBBBD",
      INIT_49 => X"BB99BBBBBBFFFFBB5799FFFFDF9999DDDDFFDDFFDDBBFFDDDDDDDDFFFFFFFFFF",
      INIT_4A => X"997799DDFFDDBBDDBD577777BBDDBBDDDD9B555555BBFDDDDDDDBBBBBB99BDBB",
      INIT_4B => X"FFDFDDDFDF575397BB9999BDDFBD99DD9BBBDD1177BBBBBB3577BB7777DDDF79",
      INIT_4C => X"573757573737153759373715353535CF1357575937575735EFAA44CF8C28AFF3",
      INIT_4D => X"5959597959595959595959595959595959595959575757575959575757575737",
      INIT_4E => X"797B797979797979797979797979797979797979797979797979795959595959",
      INIT_4F => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B9B9B9B9B9B9B797979797979",
      INIT_50 => X"BBBBBBBBBBBBBBBBBB9B9B9BBBBBBBBBBBBBBBBBBB9BBBBB9B9B9B9B9B9B9B9B",
      INIT_51 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBDBDBDBDBDBDBBBBBDBBBBBBBB",
      INIT_52 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_53 => X"DDDDDDDDDDDDDDBDDDDDDDDDDDDDBDBDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBD",
      INIT_54 => X"BBBB9B13795735579999797B9BBD7935BDBD79555799BDBDDDBDDDDDDDDDDDDD",
      INIT_55 => X"9BBDDD55CD68559B55779B9911779BCF9BBD799B35BBDDBD9B9913CFEF57359B",
      INIT_56 => X"BD5777BDDD99CF133333775579CC5711AC7999BBDF9B5757577935ACAC793355",
      INIT_57 => X"FFFFFFFFFFDFDFDDDDFFDDDDDDDDBDBBDBDDBDBB9B793579BDDF79359BBBFFDF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFDDDDDDFFFFFFDDFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF9999",
      INIT_5D => X"9999DDDD99DDFF9957BBDDDDDD99BBDDBBBBFFDD9999DDDDBBDDFFDDDDDDDDFF",
      INIT_5E => X"997799DDDDDD9BDD9B355599DDDDBBFDBBBB995599DDDDDDDDFFDDBBBB799BBB",
      INIT_5F => X"DDFFDDDD9B7733DBFD9999DDDD7797FF9B99BB537799BBBD7911113375DDDD79",
      INIT_60 => X"57575757375757153757373537353535333313F31517375735ABABCB8A686A46",
      INIT_61 => X"7979595959595959595959595959595959595959595959595959595757595959",
      INIT_62 => X"7B797B7B79797979797979797979797979797979797979797979797959597979",
      INIT_63 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B9B9B7B79",
      INIT_64 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_65 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBDBDBBBBBBBBBB",
      INIT_66 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_67 => X"DDDDDDDDDDDDBDDDDDBDDDDDDDBDBDBDDDDDDDDDDDDDDDBDDDBDBDDDDDDDDDDD",
      INIT_68 => X"BDDF79359B79799BBDBBBDBDBB9B359BBD79777999BBDDBDBDDDDDDDDDDDDDDD",
      INIT_69 => X"BBDDDFBDCCCFBB9933BDDFBD7957571179BD9B991399BBBB9B9B33EF573579BD",
      INIT_6A => X"DDBD9B799BBD13F1997733139BCECFCFF13557BD9B793577359B79AAAC997777",
      INIT_6B => X"FFFFFFFFFFFFDFDDBBDFFFDDDDDDDDDDDDBD99999B9B57CF7799BB1377BDBBFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFDDDDDDFFFFDDDDFFFFFFFFFFFFDDBBFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBB77",
      INIT_71 => X"77BBFFFFBBDDDD99BBBB99BBBDDDDDBB55BBDDBB559BDDFFFFDDBBBBDDDDFFFF",
      INIT_72 => X"775577DDBBBBBBFF79997777BBBBBBDDBDDD7777DDFDDDDDDDFFDDDDDD9B9999",
      INIT_73 => X"DDDFDF9B99DB77DDDF9BDDBDBB7777DD997799995355BBBB9BCECC5397DD9B77",
      INIT_74 => X"573737575757573735593737573757573757CF46AF151535F1133513688811AA",
      INIT_75 => X"7979595959595959595959595959595959595959595959595959595959575757",
      INIT_76 => X"7B79797979797979797979797979797979797979797979797979797979595959",
      INIT_77 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B",
      INIT_78 => X"BDBDBBBBBBBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9BBBBBBBBBBBBBBB9B",
      INIT_79 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBDBBBBBBBBBBBB",
      INIT_7A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_7B => X"DDDDDDDDDDDDBDDDBDDDDDDDDDBDBBDDDDDDDDDDDDDDDDDDBDBDDDDDDDDDBDDD",
      INIT_7C => X"BDDD5579BD9B9BBDBDBDBDBDBD57359B9B9B99BDDFDDBDBDDDDDDDDDDDDDDDDD",
      INIT_7D => X"9BBDDDDFCEEFBD9B57BDBDBD9957F1CC799BBD77F199DDBBBD9BEFEF7779BD9B",
      INIT_7E => X"BBBBBBBDBBBB13ACDDDD55EF13CC68F1CD7757575757579B7777BB13AA353577",
      INIT_7F => X"FFFFFFFFFFFFDFDDDDBBDDFFDDDDDDDDDDDDBBBDBDDDBB775555777757BB99BD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(18),
      ENBWREN => enb_array(18),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(18)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized35\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized35\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized35\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 19 to 19 );
  signal enb_array : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F0",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF07FF7F3FEFFDFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF9FD8F0FFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFFFFFF7FEF07FFBF3FEFFCFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFF8FFFBFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD870",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFEF87FF9E3FEFFDFFFFFFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF19802FFFFFFCFFFBFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFF87FFDE3FEFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07800",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFF87FBBC7FEFF3FFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFF26100FF9FFFEF7FFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFFFFFFCFEFA3FFBD7FEFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFDDFFFDFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFDDBBFFFFFFFFFFFFFFFFFFFFDDBBFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDBB",
      INIT_05 => X"5577DDFDBBFFBB33BDBB99DDBB9977337799DDBB77DDFFDDDBBBDDDDFFFFFFFF",
      INIT_06 => X"997799FFBBBBBBDD777755B9DDDDDDFFBDDD5599DDFDBBBBDDFFDDDDDDDD9955",
      INIT_07 => X"BD9B9B99BBDB999BDD99BBBBBB7799FD9B9B99991177DDBBBDF188533199BB99",
      INIT_08 => X"575757575757575915353557373737373735EF8A8BF3373737373513ADAA8686",
      INIT_09 => X"7979595959595959595959595959595959595959595959595959595959575757",
      INIT_0A => X"7B79797979797979797979797979797979797979797979797979797979595959",
      INIT_0B => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B99",
      INIT_0C => X"BBBBBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9BBBBB9BBBBBBBBBBBBB9B9B",
      INIT_0D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBB",
      INIT_0E => X"DDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_0F => X"DDDDDDDDDDDDBDDDDDBBDDDDBDBDBDDDDDDDDDDDDDDDDDDDBDBDDDDDDDDDBDBD",
      INIT_10 => X"DD5713BDBD9BBBBDBDDDBDBD9B57BDBDBD7799DDDDBBBDDDDDDDDDDDDDDDDDDD",
      INIT_11 => X"BD9BBDBD8ACFBD799BDF9B9B779957AC9B9BBD995799DD9B7957F11157BDBD9B",
      INIT_12 => X"9BBDBDBDBDDF79CC77DFDD55ACCC686868799B997957579B7955BB55EF33359B",
      INIT_13 => X"FFFFFFFFFFFFDFDDBDDDDDBDBDDDDDDDDDDDDDDDDDDDDDDD9B99779935BB7799",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFDFDDFFDDFFFFFFFFFFDDFFDDFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFBB99FFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFDD",
      INIT_19 => X"5577DDFDDDFF9955DDBBBBDD77775777DDDDFFBBBBFFDDBBBBDBFDFFFFDDDDFF",
      INIT_1A => X"777799BBDDDD9B99571111DBFFDFDDDDBB991199FFFFBBBBDDFFDDDDBBDDBB11",
      INIT_1B => X"55337799DBDD9933775577DDDD9999FFDDBD77997597FFBD9BAC88530F99BDBB",
      INIT_1C => X"575757595957575757F3F337595935375711CF33358A68D33715571166422042",
      INIT_1D => X"7979595959595959595959595959595959595959595959595959595959595757",
      INIT_1E => X"7B79797979797979797979797979797979797979797979797979797979797979",
      INIT_1F => X"9B9B9B9B9B9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9979",
      INIT_20 => X"BDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9BBBBBBBBB9B9BBBBBBBBBBBBB",
      INIT_21 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_22 => X"DDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_23 => X"BDBDDDDDDDDDBDDDBDBBDDBDBBBDDDDDDDDDDDDDDDDDDDBDBDDDDDDDBDDDDDBD",
      INIT_24 => X"99F177BBBD9B9BBBBBBDBDBD779B9B9B7979BDBDBBBDBDBDDDDDDDDDDDDDDDDD",
      INIT_25 => X"BDDDBB3524F19B55DDDFBD79559B57AC99BBBDBB7755DFBB5757F1CC99BB79BD",
      INIT_26 => X"7957799BBDDF9BEF999999DDEF88AAAACCBDDFBDDD7713799935353335CF1379",
      INIT_27 => X"FFFFFFFFFFFFFFDFDDDDDDBDBBDDDDDDFFDDDDDDDFDFDDDDDDBBBD55EF55BB9B",
      INIT_28 => X"DDDDFFFFFFFFDDFFFFDFFFDDBBDDDDFFFFFFDDFFDDDDDDDDFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDD",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"DDFFFFFFDDBBFFFFDDFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFDD",
      INIT_2D => X"5599FFFFDDDF777799DD9B9999DD99BBFFFFDD77BBDDBB99BBDDFFFFDDDDFFFF",
      INIT_2E => X"7777B999BDDDBB7777CC11FFDDDDDFBB997755BBDDDD99BBDDDDDDBB9BDD99EE",
      INIT_2F => X"5377BBDBDDFFDD33337777FDFFBB75DDDDDD9999DD77BB9B79EF88EC31DDBDBD",
      INIT_30 => X"595757373737373737373513133515397711D13555880002AF37131166666644",
      INIT_31 => X"7979797959595959595959595959595959595959595959595959595959595957",
      INIT_32 => X"797B7B7B79797979797979797979797979797979797979797979797979797979",
      INIT_33 => X"9B9B9B9B9BBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9979",
      INIT_34 => X"BDBDBDBDBDBDBDBDBBBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_35 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_36 => X"DDBDBDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_37 => X"DDBDDDDDDDBDBDDDBDBDBDBBBBDDDDDDDDDDDDDDDDDDBDBDBDDDDDDDBDDDDDDD",
      INIT_38 => X"3377DDBBDDBD99BBBB9BBD79579B999B799BBBBDBDBDBDDDDDDDDDDDDDDDDDDD",
      INIT_39 => X"9BBD9BAC46EF1377DFDD9B79BDBB33ACBBDDBDBD9B55BDBD5735AA119B799999",
      INIT_3A => X"9B777799BB9B35F1DFDD9B9B338AACAACCDFDDBDDF9B57137779133357CFAC57",
      INIT_3B => X"FFFFFFFFFFFFFFFFDDBBDDDDDDBB99DDFFDDBBBDDDDDDDDDDFBDBBBD77F199DD",
      INIT_3C => X"DDBBDDFFFFFFDDFFFFDDDFDFBBBBDDDFFFFFDDFFDDDDDDDDDDFFDDFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBBBDBDBB",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"DDFFFFFFDDDDFFFFDDFFFFFFFFFFFFFFBBDDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_40 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD",
      INIT_41 => X"3399FFDDFFFF9977DDBB9999BBBD99BBDDDD997799DD99BBBBDDFFFFFFFFFFFF",
      INIT_42 => X"7755BBDDBBBDBB779BEE55DDBBBBBB77BB7799DDDDDDB9BBDDDDBB77BBBB7755",
      INIT_43 => X"BBB999DDDDDDDDBB555577DBDDBB5599DDDD9999BBBB9957BB1188A80DDB99BB",
      INIT_44 => X"595757373737373735575957CF668C1757F1D115116642202488666868AC1186",
      INIT_45 => X"7979795959595959595959595959595959595959595959595959595957575959",
      INIT_46 => X"799B9B9B9B7B7979797979797979797979797979797979797979797979797979",
      INIT_47 => X"BBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_48 => X"BBBDBDBDBDBBBDBDBDBBBBBBBBBBBBBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_49 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4A => X"DDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_4B => X"DDBDDDDDBDBBBDDDBD9B9BBBDDDDBDDDBDBDBDDDDDDDBDBDDDDDDDDDDDDDDDDD",
      INIT_4C => X"55DDDDBDDFDFBDBBBBDDBD359B9B9B57999BBDDDBDBDDDBDDDDDDDDDDDDDDDDD",
      INIT_4D => X"57DD77AAAA8833BDDD9B57BDDFDD13ADBDDDDDBDDD5799DF13ACCDBB9B9BDF35",
      INIT_4E => X"79BDBBBBBDBB1111DFDDDFBDBBEF6688AA79BDDDBDBBBD7713799B133513EF35",
      INIT_4F => X"FFFFFFFFFFFFFFFFDDBDDDDDDDBD999BDFBDBDBDBDBBBBBDDDDF9B99DD353399",
      INIT_50 => X"DDDDDDDDDDFFDDDDFFDDDDFFBB99BBFFFFDDBBDDDDBDBBBBDDFFDDFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDBDBBBDBB",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"DDFFFFFFDDDDFFFFDDFFFFFFFFFFFFFFBBDDFFFFFFFFFFFFDDFFFFFFFFFFFFFF",
      INIT_54 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFDD",
      INIT_55 => X"7799FDDDFFDD99BBBBBB999BDDBBBBFFDDDD99BBBBDDBBDDDDFFFFDDFFFFFFFF",
      INIT_56 => X"3333BBFFDDBB9977BB33B9BBBB9979779975B9DDFFDDBBBBFFDD9B99BB9977BB",
      INIT_57 => X"BB7553B9BBDDDDBDDD0F31DDBB9977DDDD9B999997BBBB99DD3513CCCA9999DD",
      INIT_58 => X"575757595959595757353577CD2268AFF1371515336422622220424424224442",
      INIT_59 => X"7979797979797979595959595959595959595959595959595959595959595959",
      INIT_5A => X"9B9B9B9B9B7B797B797979797979797979797979797979797979797979797979",
      INIT_5B => X"BBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5C => X"BBBBBBBDBBBBBBBBBDBDBBBBBBBBBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_5D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_5E => X"DDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_5F => X"BDBDDDDDBDBDDDDD9B9B9BDDBDBDDDDDBDBDDDDDDDBDBDBDDDDDDDDDDDDDDDDD",
      INIT_60 => X"BDBBDDDDDDDFDD9BDDDF7757DD795779BBBBDDBD999BBDDDBDDDDDDDDDDDDDDD",
      INIT_61 => X"57BDF1EFCC119BDF79359BBDBB9B13EFDDDDDFBBBD9B5779F1CC35BD9BDF7935",
      INIT_62 => X"77DDDDBDBDDD5535DDBBDDDFFFEFAAAA8811DDDFBBDDBBBB11F1999913F13599",
      INIT_63 => X"DDFFFFFFFFFFFFFFDDDDDDDFDDFFDDBBBB9999BBBDBBBDBD9BBBBB9999558A13",
      INIT_64 => X"BBDDBBBDDDDDDDDDFFDDDDDF9B79BBDDDDDDBDBBBDBD9B9BDDDDBDDFFFDFDFDD",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD9BBBBB",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"DDFFFFFFDDDDFFFFDDFFFFFFFFFFFFFFBBDDFFFFFFFFFFFFDDFFFFFFFFFFFFFF",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_69 => X"DDBBDDDDFFBB99FFFFB955BBDFBBBBFFFFBDBBDDDD99BBDDDDFFFFDDFFDDFFFF",
      INIT_6A => X"EF55DDDBBBBB99BBBB99DBBBDDBB9B77BB99B9DDDDBBBBBBDDBBBBBB9B9997B9",
      INIT_6B => X"775575B9BBBBBD99BBEECCDBBB9977FDFF999999BB99DDDDBB1313AA319799BD",
      INIT_6C => X"575757575737375959371333EFEF13D1D11311CFCF468811A842402022222020",
      INIT_6D => X"7979797979797959795959595959595959595959595959595959595959595959",
      INIT_6E => X"9B9B9B9B9B7B7B7B797979797979797979797979797979797979797979797979",
      INIT_6F => X"BBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_70 => X"BDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_71 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_72 => X"DDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_73 => X"DDBDBDBBBDDDBD9B79BBBDBDDDDDDDBDBDBDDDDDDDBDBDDDDDDDDDDDDDDDDDDD",
      INIT_74 => X"DDBDDDDDBBBDDF9BBDBB35BDBD5777BB9999BB9B799BDDDDDDDDDDDDDDDDDDDD",
      INIT_75 => X"99558A77AA139B793779BBBB9B9B99F1BBBDDFBDDDDDCFCC9B1379BB9B991399",
      INIT_76 => X"55BBDDBDDDBD35F1BD9BBBFF99AA55AAACEF77DDBBDDDDDD7799799B138A33DF",
      INIT_77 => X"DDDDFFFFFDDDFFFFDFDDBDDDDDDDFFDDDD7955579999BBBB9B9B9BBBDDBBF1EF",
      INIT_78 => X"99995599DFDDDDDDDDDDDDDFBD9B9B9B9BBBBD999BBD9999DDDDBBDDDDDDDDBB",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDBDDDDF99799B",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"BBFFFFFFDDDDFFFFDDDDFFFFFFFFFFFFBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDD",
      INIT_7D => X"DD99DDDDFFBBDDFFDD7777DDDDBBDDFFFFDDDDDDDD77BBDDDDFFDDDDDDDDDDFF",
      INIT_7E => X"1155FFBB99DDDDBB7753BBBBDFBD9977B99777B9BBDD99B9DDBB77BBBB7555BB",
      INIT_7F => X"99B9B999DDDDBB97BB75AA75B9BB99DBDD9B57779977BBFFDD3357AA337577BB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(19),
      ENBWREN => enb_array(19),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(19)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__55\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized36\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized36\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized36\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 20 to 20 );
  signal enb_array : STD_LOGIC_VECTOR ( 20 to 20 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF24200",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7EF6DFFB97FEFEBFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE380000FFDFFFEFFF7FFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFBE775FF9A7FEFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"FFDFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C8000",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9E676FF9A7FEFF7FFFFFFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFA1FF000FFCFFFE7FFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFFFFFDE6F6FFE27FEFF77FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFCFFFE7FFDFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF87B8460",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0F77F66FFEFF7FFFFFFFFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFC607804E0FFDFFFE7FFFFFFFFEFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFEF1F73F24FFE7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0E => X"FFCFFFE7FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800B0E000",
      INIT_00 => X"575757573757153735795713ADEF1168CF33884244F111CC6444422242222202",
      INIT_01 => X"7979797979795959595979595959595959595959595959597959575959595957",
      INIT_02 => X"9B9B9B9B9B9B9B7B797979797979797979797979797979797979797979797979",
      INIT_03 => X"BBBBBBBBBBBBBBBBBBBBBBBB9B9B9BBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B",
      INIT_04 => X"BDBDBDBDBDBDBDBDBDBBBBBBBDBBBBBBBDBDBBBBBBBBBBBBBBBBBBBBBDBBBBBB",
      INIT_05 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_06 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_07 => X"DDBB9BDDBDBD9999BDBDDDDDDDDDDDBDDDDDDDDDBDBDDDDDDDDDDDDDDDDDDDDD",
      INIT_08 => X"DDBDDDBDDDBDBD9B57359BBD7977BDBB99999B9B79BDDDDDDDDDDDDDDDDDDDDD",
      INIT_09 => X"99AAEF77CC111133579979BD9B9B9BCC35DDDDDFBD9911AA57CF9977571157DD",
      INIT_0A => X"EF579BBBDFDD9BCC359B99BDEF11FFF11155CC11779BDFBDBBDFBDBD356833DF",
      INIT_0B => X"DDDDFFDDFFDDDDFFDDDDBBBDBDBBDDBDBB9B999B997999BBBBDDBDBBDFBBBD35",
      INIT_0C => X"79771399DFDDBDBDDDDDBDDDDDBD997799BBBB9B77BB7979DDBBBDBDBD99BDBB",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFDDBBBBBBDF9B559B",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"BBFFFFFFDDBBFFFFFFDDFFFFFFFFFFFFBBFFFFFFFFFFFFDDFFDDFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDD",
      INIT_11 => X"9955BBFFDD99DDDF9B5577DD9977BBDDDDDDBDBBBBBBDDDDDDDDDDFFFFFFFFFF",
      INIT_12 => X"3153BBBBDDDBBBBBEF3399BBFFBD99BB999977BBDDFFBB77B99777FF993399FD",
      INIT_13 => X"B9B9BBDBBBDBB9BBBD79AA31DBDDBDBBDDBB5599553377DDDD3557CC557755DB",
      INIT_14 => X"57575957377957F18DF1375713F1AC24EFEF222288F1EFAAAA88442020424220",
      INIT_15 => X"7979797979797979595979595959595959595959595959595959595957575759",
      INIT_16 => X"9B9B9B9B9B9B9B7B797979797979797979797979797979797979797979797979",
      INIT_17 => X"BDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B",
      INIT_18 => X"BDBDBDBDBDBDBDBDBDBBBBBBBDBDBDBDBDBDBBBBBBBBBBDBBBBBBBBDBDBDBDBB",
      INIT_19 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_1B => X"BDBBBBBB9B9BBBDDDDDDDDDDDDDDBDBDDDBDBDBDBDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1C => X"BDDDDDBDBBBD9BBB3577DD9B9999BDBD9B9BBD7977BDBDDDBDDDDDDDDDDDDDDD",
      INIT_1D => X"778A33CECC13139979BB9BBB99999BCC35DFDFDD5599BBCF6813DD997955DDDD",
      INIT_1E => X"33AC5599DDDDDDEFCFBB9B33AA99DD11EF998A337957BD999BBDDFBD998AF1BB",
      INIT_1F => X"BBBBDDDDFFDDDDFDDDDFBBBDDD79BDDD99999999BDBD9B99579BBDBBBDBBBD9B",
      INIT_20 => X"993555BDDDBD9BBBBDDDBBBBDDDD775599BBBD7779797977BBBBDDBD9957BBBB",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFDDDDDDDDBBBD99BDDD7777",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"BBDDFFFFDDDDFFFFFFDDDDFFFFFFFFFFBBFFFFFFFFFFDDDDDDFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBDB",
      INIT_25 => X"979977DBDD55DDFF997799BBBB99BBDDDDDFBD5799DDDDFFFFDDFFFFFFFFFFFF",
      INIT_26 => X"53979999BBBB999977BB97BBDDBBBBDBDDBBBBFFDDFFBB77979799DD5555BBBB",
      INIT_27 => X"BBDBB9DDBBBBBBBBBB79AA11B9DBFFFFBDDD5575999799DBBB3513EF313375DD",
      INIT_28 => X"37355779353599EF2402AD353735F1F133EFCBCACCAA66888866426442422022",
      INIT_29 => X"7979797979797979797979795959595959595959595959595959595957377957",
      INIT_2A => X"9B9B9B9B9B9B9B9B9B9B9B7B7979797979797979797979797979797979797979",
      INIT_2B => X"BDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B",
      INIT_2C => X"BDBDBDBDBDBDBDBDBDBDBBBDBDBDBDBDBDBDBDBDBBBDDDDDBDBBBBBBBBBDBDBD",
      INIT_2D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_2F => X"BD9BBBBBBDDDDDDDDDDDDDDDDDDDBDDDBDBDBDBDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_30 => X"BDBDBDBDBBBDDDBD5799BBBDBBBBBBBBBB9B795779BBDDBBDDDDDDDDDDDDDFBD",
      INIT_31 => X"99AA778ACC5599BBBDBD9B799BDFBBCE77DFDF5757DD9B776655DD9B5599BDBB",
      INIT_32 => X"BDCCAA339999BBEFCC99998AEFDDBD33885533F19BBB9935799BBDBD55EFAA35",
      INIT_33 => X"9B9BBBBBDDDDDDDDBBBDDDDDBB9979BDBB9B77999BDDBBBD797979999B779B9B",
      INIT_34 => X"793355BBBDDDBDBBBDDDBB99BBFF79577999BB3557559B57BB9B99BD9957BBDD",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFDDFDFFFFFFFFDDFFFFFFDDBBDDBD999B9B9999BB99",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"BBDDFFFFDDDDFFFFFFBBDDFFFFFFFFFFDDFFFFFFFFFFDDFFDDFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBBB",
      INIT_39 => X"BDDF57997777FFDD799977DDBBDDDDBBDFDFBB77BBBBDDDDFFDDFFFFFFFFDDFF",
      INIT_3A => X"75DB995577BB77BB99DD5599BBBBBBBBDDDDBBFFBBBB773199BB779B11775577",
      INIT_3B => X"BDDDDDBBBB99DDDF9B578ACA2F99FDFDBDBB5577BBDDBBBB995533A8CA97BB97",
      INIT_3C => X"5937375957CF13EF8666F1571315353735355555F1886442228664CA64222220",
      INIT_3D => X"7979797979797979797979797959595959595959595959595959595959375779",
      INIT_3E => X"9B9B9B9B9B9B9B9B9B9B9B9B7B7B797979797979797979797979797979797979",
      INIT_3F => X"BDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9BBB9B9B9B9B9B9B9B",
      INIT_40 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDDDDDBDBDBDBDBDBDBDBD",
      INIT_41 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_42 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBD",
      INIT_43 => X"BBBBBDDDDDDDDDDDDDDDDDDDDDDDBDDDBBBDBDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_44 => X"BDDDDFDFDDBBBD5755BBDDBDBDBDBBDDDF9B99799B9BBBDDDDBBBDDDDDDDBDBB",
      INIT_45 => X"F1CC9988EF797999BB9B79BBBD9BBBCE77DD7757DD9BBDBBCE77BD35F199999B",
      INIT_46 => X"BD778811999B77EFAABB13689BBDBD774613BDEF11BBBB77575579DF557713AC",
      INIT_47 => X"799BDDBDDDDDDDDFDDBDBBDD9999579BDD995779999B9BBD5779797957335577",
      INIT_48 => X"BB5577DDBDDDDD9979DDBD799BFF79559999BB5735355755BB7777DD9957BDBD",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFDDFDFFDDFFDDDDFFFFFFDDDD99BB5799BDBB77BBBB",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"BBDDFFFFFFDDFFFFFFBBDDFFFFFFFFFFDDFFFFFFFFFFDDDDFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDBB",
      INIT_4D => X"DFDF77353199FFBB99BB99DDBBBB99BBFFDD7777BB99BBDDFFFFFFFFFFDDBBDD",
      INIT_4E => X"31DB9999BBBB779955B9EF55BB9999BBDDBBDDDDBBBB77EFBB99BBBB33331199",
      INIT_4F => X"DDDDDDBBBB9999BBBD3568EC0F55DDDBDDDD775397DDBB9BBB1333AAC8B9DD55",
      INIT_50 => X"5779591513F18A68CC35355715D1135759F18AACCF13AA42661111ED64222222",
      INIT_51 => X"797979797979797979797979797959595979595959595959595959597937CF13",
      INIT_52 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B797B797979797979797979797979797979",
      INIT_53 => X"BBBBDDDDDDDDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9BBB9B9B9B9B9B9B9B",
      INIT_54 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDDDDDDDDDDDDDBDBDBDBBBBBDBDBD",
      INIT_55 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_56 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDDDDDBDBDBDBDBDBD",
      INIT_57 => X"DDDDDDDDDDDDDDDDBDDDDDDDDDBDBBBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_58 => X"DDDDDDDDDDBD9935BDDDBD99BDBDBBDD9B799B79799B9BBBBD9BDDDFDDBD9BBB",
      INIT_59 => X"66359966359955BB9B579B9B7779DDEF575555BDDF79BB77F1DF793399BBBBDD",
      INIT_5A => X"55571313BB575779AACC88CE9BBD9B79AA3579338A33795777557777CE557788",
      INIT_5B => X"99BBDDDDDDDDBBDFDFBD99BB99BD5779DD9B9979995799793357355757795577",
      INIT_5C => X"9B5599BBBBDDDDBB77DDBD779BBD77557779779935131155797779BB77779BBD",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFDDFDFFFFDFBBBDFFFFFFFFDDBB9B775779BDBB5799",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"99BBFFFFFFDDFFFFFFDDDDFFFFFFFFFFDDFFFFFFFFFFBBDDFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFBB",
      INIT_61 => X"DFBB77CC1199DDBBBB9955DDBB1177DBDDBB3155BBBBDDDDBBDDFFFFDDDDDDFF",
      INIT_62 => X"11DD99BB9999993333770F99BB7777BB9755DDDDBBBB7733BBBB9999779955BB",
      INIT_63 => X"FFBBBBDDBBFF99559B33660F0C0FB9DDDDBB531197FFBB79993577EFA897FD55",
      INIT_64 => X"461313AAAAACCC88CF59577B57AA688ACFF1CF8AAC57EFAC1357118644202220",
      INIT_65 => X"797979797979797979797979797979797979595959595959597979577935AD46",
      INIT_66 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7979797979797979797979797979",
      INIT_67 => X"DDDDDDDDDDDDDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B",
      INIT_68 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_69 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_6A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBD",
      INIT_6B => X"BDDDDDBDBDBDDDDDDDBDBBBBBDBBBDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6C => X"DDDDBDDDBDBD579BDFDDDDBDDDBDBB9B9BBD99999BBBBB79999BDFDDBBBBBDDF",
      INIT_6D => X"669BEF889B9B999933339B77779999AAEE55DDDF9955DD79AC77339BBD9BBDBB",
      INIT_6E => X"795557F11313559BCC448A1355351357AA997935CC8811999BDDDF99EFCE9BEF",
      INIT_6F => X"9B9BBBBBBBDDBBDDDDDDBB7955997777999B9999BB55999977777979359B9BBB",
      INIT_70 => X"7977775599DDDDDD7777BB999BBD7799997755BB555511555777799999BB9999",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFDDDDFFFFDDBB99DDFFFFFFDDDFBB99575779BB5577",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFF",
      INIT_73 => X"BBBBFFFFFFDDFFFFFFDDFFFFFFFFFFDDDDFFFFFFFFDDBBDDFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFDB",
      INIT_75 => X"BD9999AA33DDBB99BB5755BB7731B9DBBB991199DDFFFFDDDDDDDDDDBBDDFFFF",
      INIT_76 => X"57BB557555779935775511B9BB9999BB9933DDFFBB555397999999BB999977BB",
      INIT_77 => X"DDDD77B9B9FFDD99793588EC0F0F99FDDF573355BBFFDD77337957CAC897FF55",
      INIT_78 => X"248A88A8ED88AAF113F31335EF44226835991188228AEFF18AAA882222222020",
      INIT_79 => X"7979797979797979797979797979797979797959595959597959597957CDCD44",
      INIT_7A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B797B7B7B79797979797979797979",
      INIT_7B => X"DBDDDDDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B",
      INIT_7C => X"BDBDBDBDBDBDBDBDBDBDBDBDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7D => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_7E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDDDDD",
      INIT_7F => X"BDDDDDBDBDBDBDBBBDBBBBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(20),
      ENBWREN => enb_array(20),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(20)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(20)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized37\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized37\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized37\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 21 to 21 );
  signal enb_array : STD_LOGIC_VECTOR ( 21 to 21 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE39E69FE5FBE7F3FFFFFFFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFF85881C000FFCFFFE7DFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFF19F3DFE1FFEFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"7FEFBFE7DF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87C9C0600",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99F2CFE3FFEFE7FFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFF8F8DE00003CEFF7E7FEFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFFFFFFFFCDF3EFE3BFEFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"18EFF7E7FEFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC18E00000",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFEFFFE77FFFFFFFFFFE5F3E7D3FFCFEFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFF980000000FE1F7C7FFFFFFF3DFFF7FFFFFFFFFFF",
      INITP_0C => X"FFFFFFFFFE4F3FFD3FFDFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"07ECFFE7EFFFFFFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8600000",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFCDEFFFFFFFFFFF0F3F7BBFFDFDFFFFFFFFFF",
      INIT_00 => X"BBBDDDBDBB7735DDDDBDBDBBBB9B779BDDBB577999795779BD9B9B99BBDDDDBD",
      INIT_01 => X"AA9BAC77DD77553577F13599BDBD7988CCDDFFDD5577DF5766CE55BDBDDDBDBB",
      INIT_02 => X"575513F18ACE11DD3344EF77113535F1661333F179CCACBBBDBDDDDF575599EF",
      INIT_03 => X"9999BBBBBBDDBBDDDDBBBBBB7713337979995599BBBBBBDDDDBB9B5555BB7933",
      INIT_04 => X"3379571399DDDDDDBB5557999BDD77999B579B99359911113377335599BB999B",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFDDDDDDDDBBBB99BBDDFFDDBDDDBB77795755357755",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFDDDDFFFFFFFFFF",
      INIT_07 => X"DDDDFFFFFFDDFFFFFFDDFFFFFFFFFFDDDDFFFFFFFFBB99FFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFDDBB",
      INIT_09 => X"BBDD991175DDDD99BB7755777553DDDBBB7775FFFFFFFFFFFFFFDDBBBBDDFFFF",
      INIT_0A => X"9B99EC539999BB7933777599DBBBB9DDBB55DDBB553199BB77BB99BB999977BB",
      INIT_0B => X"B9B999BB9999DDBD9955F1665355999999115599BBBBBB9955BB5744A8B9FF57",
      INIT_0C => X"8A33CD3353CFADAD13CFACADCFEFCD135711666400AACD442000002222220000",
      INIT_0D => X"7979797979797979797979797979797979797979795959595959797911ABA864",
      INIT_0E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B797B7B7B79797979797979797979",
      INIT_0F => X"DDDDDDDDDDDDDDDDDDDDDDDDDDBBBBDDBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B",
      INIT_10 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_11 => X"DDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_12 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDDDDD",
      INIT_13 => X"DDDDBDBDBBBB9B9BBDBBDDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_14 => X"DDDDDDDDDF3557BD9BBDBB7757BBBBBBBDBB7779799B577B997999BBDDDDDDBB",
      INIT_15 => X"88CCCCDFDD7933BB9B13339BBDDF776855DDDD7999BDBD336633BBDDBDBDDDBD",
      INIT_16 => X"559B7935CF8888977766EFBB3399BD7788CD3311DD778855DFDDDDBD77999988",
      INIT_17 => X"BB7799BBBBDDBBBBDDDDBB9BBB773399BDBB5577DBDDBBBBDDBB9999BBDD9B35",
      INIT_18 => X"1155771199DFDDDDDF997977999B77777757BB5555BB5533F19955779999BB9B",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFDFDDDDDDD9B779BBBBBDDBBBBDDBB79559979559999",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFDDDDDDFFFFFF",
      INIT_1B => X"FFDDDDFFFFDDDDFFFFDDFFFFFFFFFFDDFFFFFFFFFF99BBFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"FFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDBBDDFFDDFFFFFFFFDDBB",
      INIT_1D => X"DDFFB977DDDDDD99DD9777995575FDDDBB75BBFFFFFFDDFFFFFFFFDDDDFFFFFF",
      INIT_1E => X"5777ECB9BBBBDD35EFDBB997B9DDBBFFBB77DDBB7577DDBBBBBBBB775555BBDD",
      INIT_1F => X"EC55779977353557575557AA9555555579EE333333BBDDBB53795742A8B9DD57",
      INIT_20 => X"CF5757577957F1CF11F1F1357B35ADAAAB6422CC441133444200222222000000",
      INIT_21 => X"7979797979797979797979797979797979797979797979797979595977CA868A",
      INIT_22 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7979797979797979",
      INIT_23 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B",
      INIT_24 => X"DDDDBDBDBDBDBDBDBDBDBDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_25 => X"DDDDBDBDBDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_26 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_27 => X"BDBBBB7977999BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_28 => X"FFFFFFDFDD57BDDDBD797799BBDDBBDDDFBD9BBB79775579BBDDDDDFDDDDBBBD",
      INIT_29 => X"886611BBBB5757BD5713577999BD358899DDBB77DDDFBDCECC99BBBDBBDDDDDF",
      INIT_2A => X"BDBDDDBD35F18855BDCCAA339BBD997988EF33CC77BBEFCEDDDDBB7979999B88",
      INIT_2B => X"DD9999BB99BD99BDDDDDBB999BBB9979BDBB7799BDBB9BBBBBBB997799BB9979",
      INIT_2C => X"BB33115599BBBBFDDD9999997977777579557955559999351377777799779999",
      INIT_2D => X"FFFFFFDDFFFFDDFFDDFFFFDDDDDDBB99997799BD9B579BBBBDBB555599BB9BDD",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDBBDDDDDDDDBBDDFFFFFF",
      INIT_2F => X"FFDDDDFFFFFFFFFFFFDDFFFFFFFFFFDDFFFFFFFFDD99DDFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"FFFFFFFFDDDDDDDDDDFFFFFFDDFFFFFFFFFFDDFFFFFFDDBBDDDDFFFFFFFFDDBB",
      INIT_31 => X"BDFF7799DD9977779999DD997799FFFF7755B9DDFFFDDDFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"735599BBB9DD99CC53FFDD77B9DDBBDD9979BBBB97B9BB9B997599997511B9BB",
      INIT_33 => X"44CC0F0F3313EEEE31757766555353775711530FCC77BBBB75779988CAB9DD77",
      INIT_34 => X"5735155733CD66AC5735F113353513AA884442AA666666442020202200000000",
      INIT_35 => X"7979797979797979797979797979797979797979597979597959597977CD88EF",
      INIT_36 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B797979797979",
      INIT_37 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B",
      INIT_38 => X"DDDDBDBDBDBDBDBDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_39 => X"DDBDBDBDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3B => X"9B57777999BDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3C => X"DFDDDDFF799BBD9B5757BDDDDDBDBBDDBDBD999979799BBDDFDFDDDFBD9BBBDD",
      INIT_3D => X"CE68BBBB33F177BB7999997979DF13AABBDF77BBFFFF796833BDBDDDDDDDBDDD",
      INIT_3E => X"BBBBDDBBBB99AA8A9B11661179BD9BBBACF1BD3333BB798A3399999B79BB338A",
      INIT_3F => X"9B9977BD99BB99DDBB9B9B9BBBBBBDBB9BBB999B9B77779B9BBD9979BB99BBBB",
      INIT_40 => X"BB7711115799DDFFFF9935BD9957777779995511337799791133337999BB5599",
      INIT_41 => X"DDFFFFDDFFFFDDDDDDDDFFDDBBDDBB799999BBBB7735779B9B99991177BB9977",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDBBBBFFFDDBDDFFFFFF",
      INIT_43 => X"DDDDDDFFFFDDFFFFFFDDFFFFDDFFFFDDFFFFFFFFDD99FFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"FFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFDDDDBBBBFFFFFFFFFFFFBB",
      INIT_45 => X"BBDB0F99DD7933777777B9557799DD991175BBDDDDDDFFFFFFFFDDDDFFFFFFFF",
      INIT_46 => X"9799DD9977BB79EE75FFDF77BBDBB9997799DD9999BBDDBB975577BB11EEB977",
      INIT_47 => X"4466CA0F31EECCCA11779988317775BB77319711EF99B9BB759979668697FF99",
      INIT_48 => X"CA88AD570F866646353557EF4688EFAAAA442222222000222220002200000000",
      INIT_49 => X"797979797979797979797979797979797979795979797979595959597777EFEF",
      INIT_4A => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7979797979",
      INIT_4B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDDDDBBBBBBBBBBBBBBBBBBBBBBBB9B9B",
      INIT_4C => X"DDDDDDBDBDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4D => X"DDDDBDBDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDDDDDDD",
      INIT_4E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4F => X"5777BDDDDDDDDDDDDDDDDFDDBDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_50 => X"DDDDDFDD55BB997779BDBDBDDFDDBDBDDFBD7777BBBBDDDFDFDDBDBDBBBBBB99",
      INIT_51 => X"EF8877777913559999BB5579BDBBAAEFBB9977DDDDDD336679DDBDBDDDBBBBBD",
      INIT_52 => X"9B9B99BB99771166CE336655795557BBACCCBBDD3379BBAAEFBDDDDD7779AA11",
      INIT_53 => X"BB99777999BBBB99BD99997799DDDDFF9B79DDBD995733DDBB99BB99DD797777",
      INIT_54 => X"559933CC1377DDDDDD9933BB777799BBBB7733EFEE339955EF55115777BB5599",
      INIT_55 => X"DDFFDDDDFFDDDDDDFFFFFFDD9BDDDD777799BB99773555999977771133777755",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFDBBBDDBDBBDDDDDDDDDDFFFF",
      INIT_57 => X"DDDDDDFFFFDDDDFFFFDDFFFFDDFFFFDDFFFFFFFFBB99FFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFDDDDFFFFFFFFDDFFFFDDFFFFDDDDFFFFFFFFDDBB99FFFFFFDDFFFFB9",
      INIT_59 => X"DD97ECBBDD9B11779999777799BBFF33EF77BBDDDDDDFFFFFFBBBBDDDDFFFFFF",
      INIT_5A => X"BB99BB3353DD991175DDDF559777BB9997BBBB99B9B9DDBD995577BBEEEFDDBB",
      INIT_5B => X"224266CA319797330F991344EEECCC115533BB99EE9799993179F1008497FD79",
      INIT_5C => X"0FAA8A5511CBCD68ACF1CFCD8622222244204222422222202222882220202020",
      INIT_5D => X"7979797979797979797979797979797979797979795957797959797957791155",
      INIT_5E => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7979797979",
      INIT_5F => X"FDFDFDFDFDDDDDDDDDDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBBBBBB9B",
      INIT_60 => X"DDDDDDBDBDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFD",
      INIT_61 => X"DDDDBDBDDDDDDDBDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDDDDDDDBD",
      INIT_62 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_63 => X"99BDDFDDDDDDDDDDDDDDBDBDBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_64 => X"BDDDFF3535DD9999DDBD9BDDDFBB9BDDDD5777BBDDBDDDDFBDBBBD9B99797979",
      INIT_65 => X"EF8877BB9955BB9955799B79BD798855BB77BBFFDDDDEFCFDDBDBBBBDDBDBBDD",
      INIT_66 => X"DD9955BB555555EF661188CC797799778AAA79FF5755BB5511DDFFDF77118A99",
      INIT_67 => X"BBDD99777999BB99DD9B777755BBBDDDDD999B9B779955BBDD9BBB99BBBB7777",
      INIT_68 => X"77793511337799DDDDBB559999BBBD9BDD77F11177135711119933CC339B5555",
      INIT_69 => X"DDFFDDDDFDDDDDDDDDFFFFDDBBDDDD997777997779551355BB99133333115755",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDD99BBDDBBBBDDDDDDDDFFFF",
      INIT_6B => X"DDDDDDFFFFDDDDFFDDDDFFFFFFFFFFDDFFFFFFFF99BBFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFDDDDFFFFDDDDFFDDDDFFFFFFFFDDDD99DDFFDDDDDDFF99",
      INIT_6D => X"B9310FFFBBBBEE553399999975BBFF110FDBDDBBDDFFFFDDBB99DDFFDDDDDDFF",
      INIT_6E => X"75BD57CC53BB995333BBBB339797FD77999955B9B999FFBBBB77999911EFDDDD",
      INIT_6F => X"00224486EC97FF7733993322315588CE331177993375539953BD3544CA97BB11",
      INIT_70 => X"5735EF1355F188AAF11311A84464CAAA86424242422022220044EE6422222020",
      INIT_71 => X"7979797979797979797979797979797979797979795959597979797979793579",
      INIT_72 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B797B7B7B797979",
      INIT_73 => X"FDFDFDFDFDFDFDFDDDDDFDDDDDDDDDDBDDDDBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_74 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFD",
      INIT_75 => X"DDDDBDBDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDDDDDDDDDBD",
      INIT_76 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_77 => X"BBDDDDBBDDDDDDDDDDDDDDDDDDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_78 => X"BDDF9955DDDD79BB9B99BDBBBB99BB9B57779BBDBDDDDDDD999999999BBBBDBD",
      INIT_79 => X"11ACBBFF7799BD7799997977BB11AABB999BFFFFFFBDCC57FFDDDDBBDDBBBBDD",
      INIT_7A => X"BDBB99BB99BB9B77EFCCEE663377BBBBAA8857DD5555BBBBEF77FFFF338811FF",
      INIT_7B => X"BBBB9B99997779BBBD79777955999B99DDDF99BB7799DD9BBB9B79BBDDBD99BB",
      INIT_7C => X"55553377335533BBFFBB5577BBBBDDBB9999CCEF9913EF11555533CE11573355",
      INIT_7D => X"DDDDDDDDDDDDDDDDDDFFDDDDBBDDBDBB9999DDBBBB9955113579111155551113",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDBBDDBB99DDBBBBDDDDDDDDDDFF",
      INIT_7F => X"BBFFBBFFFFDDDDFFFFDDFFFFFFFFFFDDFFFFFFDD99DDFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(21),
      ENBWREN => enb_array(21),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(21)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized38\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized38\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized38\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 22 to 22 );
  signal enb_array : STD_LOGIC_VECTOR ( 22 to 22 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFF7F300000367B7EEEFFFFFFF9FFEFFFFFFFFFFFF",
      INITP_01 => X"FFFFFFFFFF8F3F3B3FFBFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"004736E6FFFFFFFF9FFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEEFBFFE9FF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF7B78200",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFBFBFFEBE7FFFFFFFFFF873FB37FFBFDFFFFFFFFFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFF1FFE07000000C63F46CFFFFFBFBFF5FFFFFFFFFFFF",
      INITP_06 => X"FFFFFFFFFFC33FE77FFBF9FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"01C33FCCCFFFDFBFBFE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFF667",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFC000000",
      INITP_09 => X"FFFFFFFFFFFFFF7FFFFFFF9FFFFFFFFFFFFFFFFFFF433FC77FFBFBFFFFFFFFFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFF9F000000007C33FE9FFFFFFBFBFF1FFFFFFFFFFFF",
      INITP_0B => X"FFFFFFFFFFE13FCF7FFBFBFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"FFE33BE9FF7FBFFF7FE1FFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFF9F9FFFEFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6000000",
      INITP_0E => X"FFFFFFFFFFFFFFFBFFFFFFFFDFFFEFFFDFFFFFFEFFE13FCF7FF7F3FFFFFBFFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFE000000FEF3BBE9FF7FFFBE7F89FFFFFFFFFFFF",
      INIT_00 => X"FFFFDDFFFFFFFFFFFFFFDDFFFFDDDDDDDDFFFFFFFFDDDDDDDDDDFFDDDDDDFF99",
      INIT_01 => X"77AAECDB7777339777BB779911BB77CA97FFDBDDFFDDDDBB77BBDDFFDDDDFFFF",
      INIT_02 => X"55FF55CC7755999777FFBB77DBDBDD9999770E979799FFDD99335555BB55BBBB",
      INIT_03 => X"0002224264EC5535EE115746ECBB113311CA7555CC771155779999EC119999AA",
      INIT_04 => X"79779933F113133513133535CDEF11118886A864422020422022446422222020",
      INIT_05 => X"79797979797979797979797979797979797979795979793537797B5959597B79",
      INIT_06 => X"BB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7979",
      INIT_07 => X"FDFDFDFDFDFDFDFDFDFDFDDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_08 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFDFDFDFDFD",
      INIT_09 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDDDDDDDDDDDBDBDDDDDDDDDDDDD",
      INIT_0A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0B => X"DDDDDDDDDDDDDDDDDFFFFFDDDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0C => X"DDBD139BDF793599BB9BBDBB9B99777977999BDDDDDDBDBB779BBDDFDFDDDDDF",
      INIT_0D => X"EEEFBB99BBDDDDBB99BDDDBB336833BB79FFFFFFFF99AA99FFFFFFDDDDBBBBDD",
      INIT_0E => X"BBBD7999999999999988AA6613BDBBBBCC8899BD771199BBEFEFFFDD0F8877FF",
      INIT_0F => X"9957BB99BB7777DFBD555599BBDDBDBBBDBD79999979BBBD9B5799BDDDBD5599",
      INIT_10 => X"777777BB11F15599DD997799DDBBBD9B799933CC11EFEF555511771311333377",
      INIT_11 => X"DDDDDDDDDDDDDDDDDDFFFFFFDDDDDDBD9955997799BBBB55113555EF317711F1",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDBBBBDDBB997777BBFFBBBBDDFF",
      INIT_13 => X"BBFFBBFFFFDDBBFFFFFFFFFFFFFFFFDDFFFFFFDD99FFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFDDDDFFFFFFFFFFFFFFDDBBBBDDBBDDFFDDFFDDDDDDFFDDDDFFFFFFDDFF99",
      INIT_15 => X"9966A85333557797BBBB55553399AAEDFDFFDDDDDDDDBBBB77BBBBDDDDFFFFFF",
      INIT_16 => X"DDDF350FB997B97575FDB9DBB9DDDDBBBB750FB9DDDDDDDD9911B9B9BB335577",
      INIT_17 => X"002202224466888AEC11F14488753311EC647511CC9975EE337755CAEE9977EC",
      INIT_18 => X"79797913CF13797913F13515D135797911A86642208811CC2220002020202000",
      INIT_19 => X"7979797979797979797979797979797979797979797B7935ADCF377B57133759",
      INIT_1A => X"BB9BBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B7B7B7B",
      INIT_1B => X"FDFDFDFDFDFDFDFDFDFDFDDDDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBBBBBB",
      INIT_1C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDDDFDFDFDFDFDFDFDFDFF",
      INIT_1D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1F => X"DDFFFFDDFFFFDDFFDDDDDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_20 => X"BD3333BB79553579BDBBBB9B9B35577779BBBDBB9BBBBB9B9BDDDDDDBBDDDDDD",
      INIT_21 => X"CC35DD99DDDDDD9B99DDBBDD35885735BBFFDDDFFF55CEBDDDDDDDDDFFBDBDDD",
      INIT_22 => X"BD9979BD999999BBDDCC6666AC7999BBACAC999BBB7757DD55F1BB55CAEFDDDD",
      INIT_23 => X"77115577BB9935BBDD55559BFFDFDDDDDDBBBB77559977DDDF9979BBBDBB579B",
      INIT_24 => X"5535BBFF55CC559B99997755BBBBBBBB555577EF11F13355551133AACCBB3557",
      INIT_25 => X"DDDDDDFFFFDDBBDDFFFFFFDDBBDDBDBBBB7755337799DD991131555511EF5577",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDBB99DDBB773377DDFF9999DDDF",
      INIT_27 => X"99FFBBDDFFDDBBFFDDFFFFFFFFFFDDDDFFFFFFBB99FFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFDDFFFFFFFFDDFFFFFFDD99BBDDBBFFFFDDFFDDDDDDFFDDBBDDFFFFDDFFB9",
      INIT_29 => X"998853B99997B9757599BB57F1118811DDBBBBBBDDDDBBB9BBBBDDFFFFFFDDFF",
      INIT_2A => X"FFBBCCA89799BB9733B977BB97DBDDBBBB330FDBFFBBBBDD55ECBBBBB9993333",
      INIT_2B => X"20002022448886A81133EE64640F31EECC6453753197BB33EE79EE88CC330EEC",
      INIT_2C => X"57573535773535F18A688AF1F1379B35AA8822222266CC882222202020002020",
      INIT_2D => X"7B7979797979797979797979797979797979797979797979CB22AC5755133737",
      INIT_2E => X"BB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B9B9B7B7B",
      INIT_2F => X"DFFFFFFFFDFDFDFDFDFDFDDDDDDDDDDDDDDDDDDDDDDDBDBBBBBBBBBBBBBBBBBB",
      INIT_30 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFDFDFDFDFDFFFFFFFFFF",
      INIT_31 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_32 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_33 => X"FFDDDDFFDDFFFFDDDDDDFFFFDDDDFDFDDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_34 => X"55F1999B579BBB9BBB9BBB9B13579B79BD9B795777BBDDDDDDBDBBDDDDDDDDDD",
      INIT_35 => X"6835DDDDBBDDDF9B9B99BDDF77AA3377BDBBBBBBDDCFCFDDBDDDDDDDDDBDBBDF",
      INIT_36 => X"9977BBBB999BBBBB9911888846EF99BDCCEFBD7799DD55BDDF3333AA8877FF55",
      INIT_37 => X"5577773399BB799BBB3577BBBBBB99BBDDDDDF99559B7979BDDD9B57BDBB7779",
      INIT_38 => X"993377DDBB3333BB579999777777BDBB99775555CC7777EECE7777AAEF999933",
      INIT_39 => X"DDFFFFDDDDDDBBBBDDFFFFFF9BBBBBBB9BBB77333555DDDD33EF1199977799BB",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDBB99BBDDBB1177FFFF9977BDDD",
      INIT_3B => X"99DDBBDDFFDDBBFFDDFFFFFFFFFFDDDDFFFFFFDDBBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFDDDDDDFFDDDDDDBBBBDDDDFFFFDDBB99DDFFFFBBBBFFFFFFDDBB",
      INIT_3D => X"99865597B9BBFF77557799F1EE11CC1199BBDDDDDDFF99BBFFDDDDFFFFFFFFDF",
      INIT_3E => X"FDBDCCCAB953B9DB77BB53BBDDBBDDBBBD33EFDDFF5579BB55CA779777993333",
      INIT_3F => X"000020206486A8319731CC8620EC9933CACA31775533BB33119B8A863331ECCA",
      INIT_40 => X"133559575711CD6642228AF168ACAD4622222222222200220022222222202020",
      INIT_41 => X"79797979797979797979797979797979797979797979797B3368139935113335",
      INIT_42 => X"BBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_43 => X"FFFFFFFFFFFDFDFDFDFDFDFDFDFDDDDDDDDDDDDDDDDDBDBDBBBBBBBBBBBBBBBB",
      INIT_44 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFDFDFDFFFFFFFFFFFF",
      INIT_45 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDDDDDDDDDDDDDDD",
      INIT_46 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_47 => X"DDFFFFFFFFFDFDDDDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDFDDDDDDDDDDDDDDD",
      INIT_48 => X"11BBDDDD77999999BDBDDF9935BB555755579BDDBB9B99999BBBBDDDDDDDDDDD",
      INIT_49 => X"6655DDDF9B9BBD5777BDFFFF578833DDFFDD9B7999AA33DDDFBDDDDFDD9BBB99",
      INIT_4A => X"33779B7955577911EF11CC6888AA77BBCCCCBB7777BB5779DF77AAAACCDDDD11",
      INIT_4B => X"55BBBB9999DDBBBB9955779B799B99BBBB9BDDDD9B9B5511BBDFDF9999BBBB33",
      INIT_4C => X"555555DD99BB55BBBBBB99BB7799DD995777331111779B131177331177137933",
      INIT_4D => X"DDDDFFDDBBDDBBDDDDDDFFFFDDDDDDDDBBBB99559999775533CCAA555599BB55",
      INIT_4E => X"FFFFFFFFFFDDFFFFDDFFFFFFFFDDFFFFDDBBBB995577BB99EF99FFDD5555BBDD",
      INIT_4F => X"77DDBBBBFFDDBBFFDDDDFFFFFFFFDDDDFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFDDBBDDDDDDFF9955DFFFDDDDBBBB99FFFFBB77BBFFFFFFDDBB",
      INIT_51 => X"11CA0F3155B9DDBB9955BB11AAEEEC0F99DDBBBBDDB9BBDDFDBBDDDDFFFFFFDD",
      INIT_52 => X"99990F779775DB99559753DDFFBBDDB9DD7511DDFD99BBDDBBEE53BB99997755",
      INIT_53 => X"CACA6486EC0F0F559799EEAA22A87577AAAA53775553B953339955CC33ECCA0F",
      INIT_54 => X"57333311AAAACA64424288AA6620202222444422222222000020222220202022",
      INIT_55 => X"7B7B7B79797B79797979797979797979797979797979797979115757138ACF57",
      INIT_56 => X"BBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_57 => X"FFFFFFFFFFFFFFFDFDFDFDFDFDFDDDDDDDDDDDDBDDDDDDBDBBBBBBBBBBBBBBBB",
      INIT_58 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFFFFFFFFFFFFFFFFFFFF",
      INIT_59 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDDDDDDDDDDDDDDDDD",
      INIT_5A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5B => X"DDFFFFDDFFFFFFFFDDDDFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5C => X"99DDDDBB7799BDDDBBDDBB77995511EF33BDDDBD9BBBBBBBBBBBBDDDDDBDDDDD",
      INIT_5D => X"A8BBFF9999793557BDDDDDFF13CCDDFFDFDDDDBB13CCBBBDDFBDBBDDDDDF9913",
      INIT_5E => X"3379BB7777777955339933886688AA77CE68575599795711DFBBAA8811DDBB33",
      INIT_5F => X"331377DD99BBBB77555555BB77797799BB99BDDFBDBB9955BBDDFFBD5799DD13",
      INIT_60 => X"55EEEF9B9999BB55779999BB79995577357711EF557799777779113377559911",
      INIT_61 => X"DDDDFFFFBB99BBDDDDDDFFFFDDFDDDDDDB99553399BB551133AA881133555555",
      INIT_62 => X"FFFFFFDDFFDDFFFFBBDDFFFFDDDDDDBBFFDD99997799BB55EC77DDDD5533BBFF",
      INIT_63 => X"77DDBB99FFDDDDFFDDFFFFFFFFFFDDFFFFFFFFBBBBFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"DDFFFFFFDFFFFFBB99BBBBFFFFBB55DDFDDDFF9977BBFFFFBB77BBFFFFFFFF99",
      INIT_65 => X"AA11537531BB9999BB1155ACCCECCA0F779975757799FDFFDDDDDDDDDDFFFFDD",
      INIT_66 => X"777533B931DBDB35CC3175DDFFBBBB99BBEC0EFD9955BBFFBB3397FDBB97DD33",
      INIT_67 => X"DDDB75759775751153B999EE22A80E33AA64757755EC75B97577BBAA77A886B9",
      INIT_68 => X"57571335CF1199CA42424288CC42222022444222222222200000000000002022",
      INIT_69 => X"7B7B7B79797B7B79797979797979797979797979797979799913155779133557",
      INIT_6A => X"BBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFDFDFDFDFDDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBBBB",
      INIT_6C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFDFDFFFFFFFFFFFFFFFF",
      INIT_6D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_70 => X"DDDDBB9BBBBDDD993599551311CF775557BB9B799BBBDDFFDFDDDDDDDDDDDDDD",
      INIT_71 => X"A8BBDD779B9911BBDDBBFF9BAA33FFDFFFBDDDDFEFCCBB9999DDBBBBDDBD3399",
      INIT_72 => X"779B79779B99BBDDDDDDBBEF66888833AAAA79559977571357DDEE665599DD77",
      INIT_73 => X"1311EF77BB999B351355997577777799BB99BBDDDF997799FFBBBB9933559BF1",
      INIT_74 => X"9B57CC11BBBBBB55557779999999557777BB35EF337757351133111111555555",
      INIT_75 => X"DDDDDDDDDD7799FFDDDDFFFFDDDDBBBBDDBB55557777335599115577BBBB3333",
      INIT_76 => X"FFFFFFDDFFDDDDFF9999FFFFFFFFDDBBDDFFBBBB9977BB771177DDBB11AA77FF",
      INIT_77 => X"77DDBB55DDDDBBDDBBDDFFFFFFFFDDFFFFFFFFBBDDFFDDFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"DDFFDDDDFFFFDDBBDDDD99BBBB9977DDBBBBBB7799FFFFFFFFDDDDDDFFFFDDBB",
      INIT_79 => X"8653B99933DD3355B9EEAA8831CACA559999775575DDB9DBFFFFDDBBDDDDFFDD",
      INIT_7A => X"99330E3153FFFF55EE0F97DDDD997799BB3153557599BBDDDDEE53FFBB55FFF0",
      INIT_7B => X"DDFFDBDBDB9933EE7755775566A811773386553155860FB99777996657CC64B9",
      INIT_7C => X"59373579355779CD644242446644442222222222222020222000000000000020",
      INIT_7D => X"9B9B7B7B7B7B7B7B797979797979797979797979797979795713797979797957",
      INIT_7E => X"BBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFDFDFDFDFDDDDDDDDDDDDDDDDDDDDDBBBBBBBBBBBBBBBB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(22),
      ENBWREN => enb_array(22),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(22)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__57\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(22)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized39\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized39\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized39\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 23 to 23 );
  signal enb_array : STD_LOGIC_VECTOR ( 23 to 23 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"7F7FFFFEFFF13B6F7FF7F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"FDC1B1E1BF7FFFBE7FCBFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFECFFFEF27",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFF1FE7FFFF4FFF3FFFFFFFF13FCE7FF7F7FFFF7FFFFF",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFE000000FF4111E1BF7FFFBEFFCFFFFFFFFFFFFF",
      INITP_05 => X"3D13FFFFFFF93F8EFFF7E7F7FE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_06 => X"E7C917E1BFFFFFBE7FC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FF7FFFE4F",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FE000000",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFF7FFFFFEE0FFE87FFFEFFF9BF8EFFF7EFFFFF1FFFFF",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFC3CE00000027F993C1BFFFFFFE2FA7BFFFFFFFFFFF",
      INITP_0A => X"FE3FFFFE67FDBF8EFFF7EFDF7FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0B => X"FFFD9CC9FFFFFFB8FFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF7FFDFFEE2F",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE388000000",
      INITP_0D => X"FFFFFFFFFFFFFEFFFFFFFF7FFEFFFF87FF3FFFFEE3FD9FA6FFF7DFDF9E3FFFFF",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFE300000000FFFD1CE9FFFDFFF0BF6FFFFFFFFFFFFF",
      INITP_0F => X"FF87FFFFF9FC9F35FFF7DFBFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_00 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDDDDDFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_02 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_03 => X"DDDDDDDDDFDDDFDFFFFFFFFFFFDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_04 => X"DDDD779BBB99BBBB131133551357775799999B99DDDDFFDDFFFFFFDDDDDDDDDD",
      INIT_05 => X"CCDDDFDDBD999BDDDFDDBD55AA55FFDDFFDDBD9BAA55DDBD779BDDBDBD1335DD",
      INIT_06 => X"773377BB99BBBBBBBDBBBB998866AA11688A337735EF5599CE99116677DDFF13",
      INIT_07 => X"EF77551155775533F113991155BBBB999799BB99BB551199FFFFDD77339999F1",
      INIT_08 => X"1155EF8877DDDD55777999BDBBBBBB9977BD99EF33777733AAEF33EEEF331177",
      INIT_09 => X"BBBBBBDDDD77BBFFFFFFFFFFDDFFFFDDDDBB3397773311559911777755BB77EE",
      INIT_0A => X"DDDDFFDDFFFFDDDDBB99DDDDFFFFDDBBDDDDBBDD9933B99955BBBB77AA6655FF",
      INIT_0B => X"77BBBB55DDDD99DBBBDDFFFFFFFFDDFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"DDDD99DDFFDDFFDDFFDDBBBB99B9B999B9777799DDFDDDDDDDFFDDDDFFFFDDBB",
      INIT_0D => X"A875BB9977DD110E9755AA4453CA317777997577BBDB99DBDDDDDDDDDDDDBBBB",
      INIT_0E => X"79AA0C2F99DDFF75A831DBDDDDBB9997BBBBB90FB997BBDDBB8833DD5577BDAA",
      INIT_0F => X"B9DDDD9B7977EE117733F0AC4642EC5533643133CC64ECDBB9BB3500CECC4299",
      INIT_10 => X"3557797979793388644222224288442222222020222222202020000000000000",
      INIT_11 => X"9B9B9B7B7B7B7B79797979797979797979797979797979797957795979795735",
      INIT_12 => X"BBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFDFDFDFDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBBBBBBBB",
      INIT_14 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFFFFFDFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_16 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_17 => X"DDDDDDDDDDDDDFDFFFFFFFFFFFFFDDDDFFFFDDDDDDDDDDDDFFDDDDFFDDDDDDDD",
      INIT_18 => X"DD9BBBDD9999DD558A11BB57779999BBBBBDBDBBDFFFDDFDFFFFFFFFDDDDDDDD",
      INIT_19 => X"EFFFFFFFBD77DDBBDDBD5599EE55FFDDDDDDDF558ABBFFFFDDDDBBDD5711BBDD",
      INIT_1A => X"7935557977BBBB999B99BB99CC6688558A8877BB775531995511AACCDFFFFFEF",
      INIT_1B => X"1177997733115755ACCE7755331133335755997977775599DDDDDDDDBB777733",
      INIT_1C => X"117733AACC99DD99335599DDBB9BDDDDBB999911777777138833EFAA11333333",
      INIT_1D => X"99BBBBDDDB77BBDDDDFFFFFFDDFFFFBBBBDB559799335533EEAAEF5511557711",
      INIT_1E => X"DDDDDDDDFFFFDDDDBB99DDDDDDFFDDDDDDDD99BBDB55B99977DB99553333BBFF",
      INIT_1F => X"9999DD77BBDDBBDDBBFFDDFFFFDDDDFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"DDBB99DDFFFFFFDDDDDDDDDDDD999777B9B9BB99DBDDDDDDDDFFFFDDDDFFDD99",
      INIT_21 => X"11BBDB77BBBB315377BB6688750E535377B953B9DDBBDDFDFFDDDDDD99FF9977",
      INIT_22 => X"BBCC31B999DDDD77C899FFDDDDDDBB75B9DD770EBB53B9FF9B8833BB55779B66",
      INIT_23 => X"99DBBD7911353131EE55CE688820CA3166228631CACAEA97779B7922F1EE64B9",
      INIT_24 => X"3759797979795586426442222022222222222022222222202022222000000000",
      INIT_25 => X"9B9B9B9B9B7B7B7979797979797979797979797979797979799B799B79131357",
      INIT_26 => X"BBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFDFDFDFDDDDDDDDDDDDDDDDDDDDDBDBDBBBBBBBBBBBB",
      INIT_28 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDFFDDDDDDDD",
      INIT_2C => X"793377BBBB3311EF86EF3577BB99BBDDDFDDBDBDDFDDDDDDFFDDDDDDFFFFDDFF",
      INIT_2D => X"33FFFFDFBB79BDDDBB355599EE55DDBDDDDFDFACEFDDFFDFDDDDFF79F177999B",
      INIT_2E => X"77355777333399DDBBBBBBBB99668899CC88DBBB77BB777777CC66CCDDDFDDAC",
      INIT_2F => X"EFEF7799BD35EF558888F155F1CC33773533779B9B797799BBBBDDBBDDBB3311",
      INIT_30 => X"77337799EF77BB993333DDBB99BBDDFFDD999955577733EF6611CCEE33335555",
      INIT_31 => X"BBBBDDDDBB5599DDFFFFFFFFDDBBDDDDBB9999BBBB777757CCAC555555337799",
      INIT_32 => X"DDDDBBDDFFDDFFDD999999DDDDFFFFDDDDDD77779977BB9955DD77337797BBDD",
      INIT_33 => X"99BBFF99BBFFBB99BBFFDDFFFFDDDDFFFFDDFFDDDDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"DBDDDBDDFFFFDDBBDDFFDD99BBBB7555BBDBBB99DBDDFFDDDDFFFFDDDDFFDD99",
      INIT_35 => X"AA557733BB7733779955AAEEEC0F5353BB5511BBB9DDFDFDDDDDBB9999DD9977",
      INIT_36 => X"99CA31DBBBFFDD7531FDFFDDDDDD9977BB77310FB997DDFF77CC7797BB999944",
      INIT_37 => X"995711CCA80F31311153CCEE334286758844CA55CC0F0FB955797724EECA8697",
      INIT_38 => X"59573737379B5544428664202222424222202022222220002022222020000000",
      INIT_39 => X"9B9B9B9B9B7B7B7B7979797979797979797979797979797979571113F1F13579",
      INIT_3A => X"BBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_3B => X"FFFFFFFFFFFFFFFFFFFFFDFDFDFDDDDDDDDDDDDDDDDDDDBDBDBBBBBBBBBBBBBB",
      INIT_3C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDDFDFDFDFFFFFFFFFFFFFFFF",
      INIT_3D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3E => X"DFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_3F => X"FFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFDDDDDDFFFFDDDDDDFFDDDDDDDD",
      INIT_40 => X"5555BB99553377BBEF88EF77BDBBBBFFDDBDDDBBDDBBDFDDFFDDDDDDDDDDFFFF",
      INIT_41 => X"75FFFFFF99BBFFDD5577DDDDCC99FFDDDDFF798879DDBBDDDDBBBD1357573399",
      INIT_42 => X"13557799793399BB5599DDDDDDCC44771188BBDD5599BB5599AC6688BBFFBB8A",
      INIT_43 => X"13115579773511CC31CC88CCCC33BBDD993335BDDD77997799DDBBBBDDDF99CC",
      INIT_44 => X"BB773377337753BB5533DDBBBBDDFFFFDDBB77EE575511CC88AACCEE53551133",
      INIT_45 => X"BBDDDDBBB97577DDFFFFFFFFDDBBBBDD77115577997777338811BB9999993399",
      INIT_46 => X"DDDDBBDDDDDDFFDDBBBB99B9DDFFFFDDBBFF99339955779955DD7733999999BB",
      INIT_47 => X"77BBFF99BBFF7733DDDDFFFFFFDDFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"97DBB9DDDDBBDDDDFFDD997799BB997599DDB999DDDDBBDDFFFFFFDDBBDDFFB9",
      INIT_49 => X"A8EE11EC9975BB9977CC33CAAA99993399EE3199BBDDFFDDBBDDBB55BBBBDDBB",
      INIT_4A => X"31ECB9DB99BBDD7599FFFFDFDDDD559799555555B9DBDDDD9933BB9999331166",
      INIT_4B => X"CCEE0EECEC0E53B9B95331537786A8BB1144EC77EECA3175BB33AC22AA64A899",
      INIT_4C => X"77778AAF799955CB644242424222222222222220222222002222200000000000",
      INIT_4D => X"9B9B9B9B9B7B7B7B797979797979797979797979797979799933AA4668F19B35",
      INIT_4E => X"BDBDBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_4F => X"FFFFFFFFFFFFFFFFFFFFFDFDFDFDDDDDDDDDDDDDDDDDBDBDBDBDBBBDBDBDBDBB",
      INIT_50 => X"DDDDDDDDDDDDDDDDDDDDDDDBBBB9BBDBDBFBFDFDFDFDFDDBFDFFFFFFFFFFFFFF",
      INIT_51 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_52 => X"DFDFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_53 => X"FFFFFDFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDFFFFDDDDFFDDDDFFFFDD",
      INIT_54 => X"EE55573357DDDDBD33AA7799797799BB9999BBBDDDDDDDDDDDBBBDBDBDDFFFFF",
      INIT_55 => X"BBFFFFDDDDBBBB5599FFDD9BCC77DDDDFFFF13CCDDDDDDDDFFBBF15577777955",
      INIT_56 => X"EF3355ACEE353355779BBBDDFF334455994411DD79999979BBACF18855FF7788",
      INIT_57 => X"BB7999DDBB3555AAEFEF113311339775999B5599DD77BB5599BBBBDD99BDBBCC",
      INIT_58 => X"99BB777755B9EF33977577DDDDFFFFFFDDDD77AA775555EFEFAA0FEC75773355",
      INIT_59 => X"DDDDDD99779799FFFFFFDDFFFFBBBBDDB95511EE7799BB99CC55BB99BBBB7735",
      INIT_5A => X"DDDDDDDDDDDDFFDDDDDDBB99DDDDFFDDB9BB99559955995577DD9955997777BB",
      INIT_5B => X"BBBBFFBB99FF7733FFDDFFFFFFDDFFFFDDFFFFDDDDFFFFFFFFFFFFFFDDFFFFFF",
      INIT_5C => X"BBB9B9DBDDFFFFDDBBBB99BBFD9799BB997775BBFFDD77DBFFDDFFDDBBDDFFBB",
      INIT_5D => X"550F3133B975BB7933AA55440EFD970E11539997BBBBFFBBDDFFDD7797DDDD99",
      INIT_5E => X"0E31FDDD5599DD53DDFFDFDDBB9911B9555599539797BB9B77CC9977338A6688",
      INIT_5F => X"5173B9B9973355535331B977BB1144791144CA53330FA8CABB35CE440FCACA99",
      INIT_60 => X"75CC442235F1AACA646666886622222222222020202222220022002220202020",
      INIT_61 => X"9B9B9B9B9B9B9B9B7B7B7B7B7B7B7B7B9B79799B9B79797979993188CCAC3533",
      INIT_62 => X"BBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFDFDFDFDFDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBD",
      INIT_64 => X"DDDDDDDDDDDDDDDDDDDBB9B9DBDDFDFDFDFDFFFFFFFFFFDDDFFFFFFFFFFFFFFF",
      INIT_65 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_66 => X"FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_67 => X"FFFFDDFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFFFDDDDDDFFDFDDDDDDDD",
      INIT_68 => X"0FAACC33BB9B79CF88CC99BD9B7999999BBBBBBDBBBBBBDDDDDDBDDDFFFFFFFF",
      INIT_69 => X"FFFFDDBBDF5557BBFFFFFF55889BDDDDDFDFEE55FFFFFFFDFF55EF55BBDDBB55",
      INIT_6A => X"97B9BBAA668811DDDDDDBBBBDD554411BB888A99DD999BDD3388BBEFCCDD11AA",
      INIT_6B => X"997755BB997777318A6611111155351155997777BB99BB1377BBBBDD779933EF",
      INIT_6C => X"5577999997FD5566557733FDDDFFFFDDDDDDDB115555553333AACC88EF3377BB",
      INIT_6D => X"DDDDDDBB777799FFDDBBDDFFFFBBBBDDDBBB99335799BBBBEF33995557773511",
      INIT_6E => X"DDBDDDBBBBDDFFFFDDBBDDDDBBBBDDDD99773355779999EF99DD5577775599BB",
      INIT_6F => X"FFBBDDDD77FFBBBBFFFFFFFFFFDDFFFFFFFFFFBBFFFFFFFFFFFFFFFFFDFFFFFF",
      INIT_70 => X"BBDBDDDDFFDDDDDDBBDDBBBBDD77B9DB997577DDDDFF7797DDDDDDFFFFDDDDDD",
      INIT_71 => X"55EF0F777531BB57881177CA33DD993377BBFFDDBBDDFFDDDDFFDDBB7777DBBB",
      INIT_72 => X"9777DDBB99997731FFFFFFFFBB11EEDB1175999799B999BD550E3379CEEE66CC",
      INIT_73 => X"D9DBBBBBBB77B9312F97DB7755108810EA64EC31979988865355576653ECA895",
      INIT_74 => X"CC446664CA8844886442AAEC64424222222220202022222244CA422042422020",
      INIT_75 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B7B7B799B797B797979797979995388EFAA1133",
      INIT_76 => X"BBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFDFDFDFDFDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBD",
      INIT_78 => X"DDDDDDDDDDDDDBBB99BBDDFDFDFDFDFDFDFDDDFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7A => X"FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_7B => X"FFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFDDDDDFFFDFDDDDDFDFDFDFDFDFDF",
      INIT_7C => X"1133775533337955AA68F177DDBBBDDDDDFFDFDFDDBBBBDFDFDFDDDDFFFFFFFF",
      INIT_7D => X"DDDDBBBB7735DDDDDDDDFF55AABBDDDDFFBBCCBBFFFFDDFFBDEF3399DFFFBB11",
      INIT_7E => X"FFDD775511CCEF99FFFFDDDDDD99666699CC6635DD5599DDEFACDD558A578811",
      INIT_7F => X"77993399779999B9756688EECC77777755111111B9BBBB773399797977991177",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(23),
      ENBWREN => enb_array(23),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(23)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__58\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(23)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    ram_enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram\: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FEEFF0004000800300000000001FFFFF000003FFFFF80FFFFEFFFFE1F030007F",
      INIT_01 => X"000000002000000000000000000F01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFF",
      INIT_02 => X"000000FFFFF00FFFFFFEFFEC8001006FE7D7FF000000C003E7FFFFFFF3FF6000",
      INIT_03 => X"FBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFF3711FC10380000000003FFFFF",
      INIT_04 => X"FFFFFF8000000003CFFFFFFFFFFF4000000000002000000000000000003F38BF",
      INIT_05 => X"FFF9FFCF001CC10000000000002FE7FF00001FFDFFFFFFFE7FF83F9C00C07CF8",
      INIT_06 => X"00800000000000000000000000FDFF3FF9FFFFDFFFFFFFFFFFFFFFFFFFF7FFFF",
      INIT_07 => X"E0021DF9FFFFFFFFFFFC3C0870801DFFFFFFFD800000001EFFFFFFFFFF5F0000",
      INIT_08 => X"FFFFFFFEFEFFFFFFFFFFFFC1FFFF03FFF87FD804000000000000000006FFF3FF",
      INIT_09 => X"F6E186F8008000037FFFFFFFFFFF0000000100020000000000000006C3FFFE1F",
      INIT_0A => X"FC7FF81800000000000000008FFFF7FFC00207F3FF67FFFFFFFFCE40F80013FF",
      INIT_0B => X"00030002000000003000001FFFFFFF1FFFFFFFFFFEFFFFFFFFFFFFEDE3FF07FF",
      INIT_0C => X"000007FFF8003FCFFFFCFFC0F000E07FFFFF33E000000001DFFFFFFEFFFD0000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFEFE0EE0F3FFEFFE4580000000000000000C7FFFFFF",
      INIT_0E => X"E7FFE700E30004178FFF873F7FF8000008000002000000000000003FFFFFFFCF",
      INIT_0F => X"FEFFE0300000000000000000C7FFFFFF000000FF8FC0001FFF03FFC7000003FF",
      INIT_10 => X"00000002000000008000003F3FFFF0CFFFFE7FFDFFFFFFFEFFFFFFC7F07F8F1F",
      INIT_11 => X"0000007FF000303FFFFFDFC400003FF8FFFFFFC001000633FFFFFFFFFFFF0000",
      INIT_12 => X"FFFF3FFF7FFFFFFFFFF0FFC3FFFFF63F7EFFF830000000000000000001FFFFFF",
      INIT_13 => X"FFE77F80000006FFDFFFFFBFFF8300000100800000000000C000001FBFC7FC8B",
      INIT_14 => X"F01FF838010000000000000000FFFFFF00000E3FE000303FFFFFFF800008FFC8",
      INIT_15 => X"000000000000000001C0004F1F01FC1FFF037FE7FFFFFFFFFF90FFFF9FFE703F",
      INIT_16 => X"800000F3F000407CDFFF0E00E0001F008FEC300001C00FFFCEFBFEFFDFA30000",
      INIT_17 => X"FF03FFE7BFFFFFFFFFDFFFFF8FEE7CFFFC03C13C030000000000000001FFFFFF",
      INIT_18 => X"000000001FFFFFF77FFFFF77E0E30000000000000000000009E000800303FCFF",
      INIT_19 => X"FF027F7E030000000000030000FFFFFFE00007E1FFDCE3FE1FFF3E3000000000",
      INIT_1A => X"0000002200000000789000000707FF7FFF1FFFE3FFFFFFFFFFFFFFFFF1FE3FFF",
      INIT_1B => X"E0001FC0FFFE7FFFF1FF617F8000C600000000001F7FF0E3FFFFFFFFE79E0000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFE7E2FFFC3C034D7E0000000000000000E7E3FFFF",
      INIT_1D => X"0000001C3F7FF267FDFEFFFF878E00000100000000000000FD1002801C3FFFFF",
      INIT_1E => X"3C83E71C000000000000000001FFFFFFE3F87FC13FFF803DF9529FDFF0030687",
      INIT_1F => X"0081000000000000008006C03F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC663FEFE",
      INIT_20 => X"23F0FFFFFFFFBFFFF1FF7F9FE19C07820003007BFF7B80C31DFF7FFF00780000",
      INIT_21 => X"FFFFFFFFFFFFFFE3FFFFFFFFFEE07FFEF9C3FF1A0000000000000000017F3FFF",
      INIT_22 => X"00018033FFF300000DE71FFFFF9E0000008000000000000386C00F381FFFFFFF",
      INIT_23 => X"E0C33F00000000000000000003FFFFFD01073FFFFE7FFFFF7FFF7E3C81C00000",
      INIT_24 => X"018000000000000006001F1803FFFFFFFFFFFFFFFFFFFFE3FEFFFFFFFEC000E0",
      INIT_25 => X"E003FF7F1FFFFFFFFFFFFD7EFFE0F40000000001FFBE0400186012DAFFFC0000",
      INIT_26 => X"FFFFFFFFFFFFFFFFF8F7FFFFF8C000C080437C2000000000000000001FFFFFF9",
      INIT_27 => X"0000003FFFCC0C49BCFE0B9117E00000010000000000000080803F201FFFFFFF",
      INIT_28 => X"00C1300000000000000000605FFFFFF8E0007F7C003FF8FFFFFFFC7E7FF08000",
      INIT_29 => X"0100000600000003DFF8EF1F3FFFFFFFFFE7FFFFFFFF08FFFE74FFFDF08081F8",
      INIT_2A => X"C00007F8007F18FFFFFFFFF9033CC00C0000FFFBF8091FFD9FFF062407F40000",
      INIT_2B => X"F8817FFFFFFC0093FFFFFFFFF00FC3FF0380000000000000000000015FFFFFDA",
      INIT_2C => X"000007E01D9973FFFFC01E0807F600000000000D800001FFE3FCFC3FFFFFC7FF",
      INIT_2D => X"0700000400000000000001815EFFFFD8FE00078000FE1FFFFFFFFFFF3FEC000F",
      INIT_2E => X"0000001D8000038841C1FC7FFF9FE7FFC0003FBFFFF80100FFFFFFFFF01FE000",
      INIT_2F => X"FC00070103DC3FFFFFFFCFFF7FE7E41F3801F3C00F93E73FFF9798847FCA0000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"00000",
      INIT_B => X"00000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(13 downto 0) => addra(13 downto 0),
      ADDRBWRADDR(13 downto 0) => addrb(13 downto 0),
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DIADI(15 downto 1) => B"000000000000000",
      DIADI(0) => dina(0),
      DIBDI(15 downto 1) => B"000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOADO_UNCONNECTED\(15 downto 1),
      DOADO(0) => DOADO(0),
      DOBDO(15 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOBDO_UNCONNECTED\(15 downto 1),
      DOBDO(0) => DOBDO(0),
      DOPADOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPADOP_UNCONNECTED\(1 downto 0),
      DOPBDOP(1 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram_DOPBDOP_UNCONNECTED\(1 downto 0),
      ENARDEN => ram_ena,
      ENBWREN => ram_enb,
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(3 downto 2) => B"00",
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized40\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized40\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized40\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 24 to 24 );
  signal enb_array : STD_LOGIC_VECTOR ( 24 to 24 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FBF46CE1FFFBFFF11E7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31BEFFFDE3",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC01000000",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFE001FFFFFF43FF97EFFFFCFCDF31FFF7DFFFFF3FFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFC2018000009FC7E23BBFFFFF19E49FFFFFFFFFFFF",
      INITP_04 => X"FF91FF7FFF3ECF31DFF7FFFBFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_05 => X"01FC7667FBF7FD7B96CBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01FDF3FFA71",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE01B80000",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFF01FEFBFFC73C799DF3FBFDC0F71BFF7BEFFFE1FFFFF",
      INITP_08 => X"FFFFFFFFFFFFFFFFFFFFFFFE0A00000001F87743FBE7FF3BBEFFFFFFFFFFFFFF",
      INITP_09 => X"DF1E3F040FE64F71BFF7BEFFFA0FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INITP_0A => X"00F87703FFFFFF730CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF70BFFFBFF210",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB800000000",
      INITP_0C => X"FFFFFFFFFFFFFEFFFFFFF8FFF7BFF600BF037F78CFFE4F317FF7BEFFF90FFFFF",
      INITP_0D => X"FFFFFFFFFFFFFFFFFFFFFC9C10000000001873817DF7FFFB9DFFFFFFFFFFFFFF",
      INITP_0E => X"FF3E7E207FF64F717FF73DFFF81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0F => X"0000338064CFFCFB987FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFF9FFF1BFF600",
      INIT_00 => X"55EF99773377998855BB77DDDDFFFFDDDD99DD555555EE7733111188AAEF99BB",
      INIT_01 => X"DDDDDDBB7799BBBBDDBBDDFFFFDD99DDDB9799773311991188AA1133EFEFEF55",
      INIT_02 => X"FFDD99BBBBDDFFFFDDBBDBDDDDDBFFDBBB99553353777733999955BB99BB99BB",
      INIT_03 => X"DDBBDDBB99FFDDB9DDFFFFFFFFDDFFDDFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"B9BBFFDDDDDDDDFFDD99BB997575BB97BB7733DDFFBB77BBDDFFFFDDFFBBBBDD",
      INIT_05 => X"EE88CCBB7775FFF02211773175993133BBDDFFFFBBDDDDFFDDDDFFBB99BBBBBB",
      INIT_06 => X"DD3397B9DD101175FFDDFFFF77CC75BB559799B9BBDDBBDD77977799ACCAAA11",
      INIT_07 => X"1177999931CA75B7D9FD9911EE558886620F75CA3155CCA80F337966A8A886B9",
      INIT_08 => X"6464ECECAA2266338864EEA86486424222202020222222224488222288446644",
      INIT_09 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B797B799B797B7B79797B9955EF7511CACA",
      INIT_0A => X"BBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFDFDFDFDFDFDFDDDDDDDDDDDDDBDBDDDBDBDBDBDBDBDBD",
      INIT_0C => X"DDDDDDDDBBBBB9BBDDDDDDDDDDDDDDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDDDDDDDDDD",
      INIT_0E => X"FFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_0F => X"FFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDFFDDDDDDFFDDDFFFDDDDDDFF",
      INIT_10 => X"9B9B999957777735EFCC7799BDDDFFDDDDDFDDDDDDBBBBDDDDFFDDDDDDFFFFFF",
      INIT_11 => X"DDDD995533DDFFFFDDDDFF99CCBBFFDDFF77EEFFFFDDFFFF5557DD99BB571113",
      INIT_12 => X"995533BBBB99EFCC11BBBBBB79BBAC4477556611BB3399DDCCCEFF99AAAA6633",
      INIT_13 => X"BB775599777799BB7786EF0F86535575777711EE3355999933355555BBDD5599",
      INIT_14 => X"551177997777BD55115799DDFFFFDDBB9999991155111133CC11EECCAAEE5599",
      INIT_15 => X"DDBBBBBB3377BBDDBBDDFFFFDDDD99BBBB7799EFEECCCE8888CCEEECEFEFED33",
      INIT_16 => X"FFDDBBBB99DDFFFFDDDDDDDDDDDDDDFDDDDD997753319775B9997799B9FF7799",
      INIT_17 => X"BBDDFFDDBBBBBB53DDFFFFFFFFDDDDDDFFFFFFDDFFFFFFFFFFFFFFDDFFFFBBBB",
      INIT_18 => X"DDBBDDDDDDFFFFFF9977DD7777DDFDDBDD7731DB997799FFDDDDFFDDFFFFDD99",
      INIT_19 => X"3344CCDD5577DDAAAA99EECC75CCCA5375BBDB7777BBBBFDDDDDDD99BBDD5575",
      INIT_1A => X"BBCC0E9777EE9773BBDDDDDF1033BB97997799BBFFBBBBBD0E9999998A22CA55",
      INIT_1B => X"8DADCFF111AACAB9DBDB99551379664262B9FD1031979788EAEC776642A80FFF",
      INIT_1C => X"86AA33A8668868CCEFEF880F53CA424222202020202020220000000024024402",
      INIT_1D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B797B797B797B7B7979799B7955BB33CAED",
      INIT_1E => X"BBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFDFDFDFDFDFDDDDDDDDDDDDDDDDDBDDDDDBDBDBDBDBDBD",
      INIT_20 => X"DDDDBBB999BBDDFDDDDDDDDDDDDDDDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD9977DDDDDDDD",
      INIT_22 => X"FFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_23 => X"FFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFDDDDFFFFDDBDDDDDDDDDDDDDDDDDFF",
      INIT_24 => X"BD9BBB9B77351313AA88EE77DDBBBBDDDDBDBBBBBBDDDFBDDDDDBBDDFFFFFFFF",
      INIT_25 => X"FF55AA77FFFFFFDDDDFFFF99AC99DDFFFF1133FFFFDDBB1111DD773311AC77DD",
      INIT_26 => X"7755557777BB9933EEEF3399BDDD1124113366AA5533DDDDAACEDF9988686633",
      INIT_27 => X"55353311115555775388CC53CC88CA0F5555337755333377EF11779999993377",
      INIT_28 => X"9933EF33555599BBF1AA33DDFFDDDDDD99BBBB1155CC55F1881131338888EE77",
      INIT_29 => X"99BBDD9933BB99BBFFDDBBDDDDDD77DDBB55BBEE88CCF188AAEEEF11999777BB",
      INIT_2A => X"DDDDFFDD99BBFFBBDBDBDDDDFFDDBBDBB9DDDDBB77339755B9B9777599DD9999",
      INIT_2B => X"BBDDDDDD9977B911BBFFFFFFBBDDDDFFFFFFFFDDFFFFFFFFFFFFFFFFFFDDBBBB",
      INIT_2C => X"DDBBB9BBDDFDFDDD97B9DD99BBFFFFFFDDDB31977555BBDDDDDDDDDDFFDDBB77",
      INIT_2D => X"7764EEBBEE99BBA8975588AA33EC51DB99FDFD7797DDDDFFDDFFBB75BB99B9B9",
      INIT_2E => X"7755779733EEDD73DBDDBB79AA775397BB3153DDFF99EE77CA3175BB33200F77",
      INIT_2F => X"8DAD8DADF1CC660F5333759913118864C8B9DB55ECB7B9CCCA313366640C75FF",
      INIT_30 => X"AAAAF1CCCCACCC1157CF115533AA224222202020200020222000002200002222",
      INIT_31 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7B799B7B9B9B7B7B7979797B79797955CA",
      INIT_32 => X"BBBBBDBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFDFDFDFDFDDDDDDDDDDDDDDDDDDDBDDDDDBDBDBDBDBDBD",
      INIT_34 => X"BB9999BBDDDDDDDDDDDDDDDDDDDDDDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFBBEFEEBBDDDDDD",
      INIT_36 => X"FFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_37 => X"DDDDFFFFFFDDFFFFFFFFFFFFFFFFFFFFDDDDDDDFBDDDDDDFDFDDDDDDDDDDFFFF",
      INIT_38 => X"BBBBBBBD993535EF668888115599BBDD99BBBBBBBBDDDFBDDDDDDDDFFFFFDDDD",
      INIT_39 => X"DDCC33DDFFDDDDDDFFDDDD77CCBBFFFFDDCC77FFBB9999EF999911779977FFDD",
      INIT_3A => X"55F11135559999995533CC135799F16688EE8888335599BB8811DD5588888899",
      INIT_3B => X"351188CCCC5511775588CC9933EECC115533EF7777773355AACC333333751133",
      INIT_3C => X"BB9955CC117711BB556833FFFFBBBBFFBBBB99115511EEEFEC115533A8661153",
      INIT_3D => X"77BBDD99999997DDFFBB99DD9955337713333311EFEECC88CCCAEF77DDDDDB99",
      INIT_3E => X"BBDDDDFFDB99FDBBDDB9DDDDDDFFDDBB97B9DDDDBB539755B955997755BBFDBB",
      INIT_3F => X"99DDDDDD99999975DDFFFFDD77BBFFFFFFFFDDDDFFFFFFFFFFFFDDDDDDDDDDFD",
      INIT_40 => X"BBB999BBBBDDDDDD995599BBBBDDFFDDDDFF770F7599DDFFFFDDDDDDDDBBDDBB",
      INIT_41 => X"334431310EFF3364990E3375B99777FD99DBFFFDBBFFFFFFFFBB77BBBBDBFFDD",
      INIT_42 => X"53BBBB9953ECBB31DBDDBBEECC970E97FD5555FDDD77115564EA75FF55667777",
      INIT_43 => X"8D8D8D8DADADCD0F75B9999733ACCC40C8B99955A895B913AA10EE8842A631DD",
      INIT_44 => X"CC8888F1558833CECCCCCE440022220000000020222222222200222220002222",
      INIT_45 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B79797979799B999B7B7B57571388",
      INIT_46 => X"BBBBBDBDBDBDBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFDFDFDFDFDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBD",
      INIT_48 => X"99BBDDDDDDDDDDDDDDDDDDDDDDFDFDDDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDBEC0EDBDDBB99",
      INIT_4A => X"FFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_4B => X"DDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDBDDDDDBBDDDFDDDDDDDDDDDDFFFFFF",
      INIT_4C => X"FDFFFFFF55F1138A668888660F99999999BBBB9999BBDDBDDDBBDDDDDDDDDDDD",
      INIT_4D => X"11CCDDDDBBDDBBBBDDDDDD99EEDDFFFFBBAC77BB99BBDDEF3355BBFF7799BBDD",
      INIT_4E => X"CCEFEEEE33997799779955EFEE77334688558866555555BB88119911AA6688BB",
      INIT_4F => X"5511CC5577773355EE88CC33117733CCAAEE113355331133CCCCCCCCCC11AACC",
      INIT_50 => X"DBBBBB7733993177336677FFFFBB77BB99BB7711AAEF11AAEEEE8811CC66CCCC",
      INIT_51 => X"97BBDB99775599DDDDBBDDDDBB551133CC111155EECCAAAA75CC33DDDBDB9777",
      INIT_52 => X"DBBBDBDDFFBB99DBDDBBDDBBFFFFFFDDB9BBBB99993377335597BB5533DDFFDD",
      INIT_53 => X"99B9BBFFDDDD3375FFFFFFFF99DDFFFFFFFFDDDDFFFFFFFFFFFFDDBBBBBBDDFF",
      INIT_54 => X"B9DDDDB9B9B9BBDBB977B9DBBBDDFFDDFFFFBB0EBBFFFDFFFFFFDD9999DDFFDD",
      INIT_55 => X"EE44ECECDD7766A89753DB99FD9755BB5597DBDDDDDDDDDFDD77B9FFFFFFFFFF",
      INIT_56 => X"10BB999953779753DDBBBB100E5353DBFF5553FDBB775577EC73B9FFF0667733",
      INIT_57 => X"8A8B8D8D8DADADCD0F5599995788CC426297DD99CA3197DDAC66AC8842622FB9",
      INIT_58 => X"EC8866ACAA86AA44222220222222220000000000200000200000220000002200",
      INIT_59 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7979797979799BF1137957EFEFED",
      INIT_5A => X"BDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFDFDFDFDFDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBD",
      INIT_5C => X"DDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDB9EC30DBBB99DB",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5F => X"DDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDBDBBDDBBDDDDDDDDDDDDDDDDFFFFFD",
      INIT_60 => X"DDDDFFBB33CCEF11EF8888EFDBDD9999BDDDBDBBBDDDDDBBDBBBDDDDDDDDDDDD",
      INIT_61 => X"88559999BBDDBBBBDDDDDD99CEBBFFFF556611BBDDFF556611BDFFBB99DDFFFF",
      INIT_62 => X"1377EEEF555577557755557713BB77884433CC889999115588EE9933AA888877",
      INIT_63 => X"11EF3397BB997711EECC88EEEFEF99116677777599335511CC331199118866EF",
      INIT_64 => X"9979BBBBEC1155DB338899FFDD99775599BB773388337788AAEE88EECC66CCEE",
      INIT_65 => X"99BBBB97977775BBDDDDFDBBDDBB55BB559955B911CACCAA757777777599B999",
      INIT_66 => X"DB99BBDDFFDD75DDDDDDBBB9FFFFFFDD99DDBB77775553EE33DDDB9955BBFFB9",
      INIT_67 => X"DD7755DBBBFD3355FFFFFFDD99DDFFFFFFFFDDDDFFFFFFFFFFFFFFDBBB99DBFD",
      INIT_68 => X"97DDFDBBBB9799DDBBFFFFFFFFFDFFFFFFDDDD1199FFDDFFFFFFDDBB99FFFFDD",
      INIT_69 => X"57444231FF10443153759955BB9977759975B9BBDDBBFFFF99BBFFFFFFFFDDBB",
      INIT_6A => X"AA750E0E33DDEC73DD99330EEC51B9FFFF5531B9BBBB777553DBB9DD11667533",
      INIT_6B => X"AA8A8A8D8D8D8BADADACCF11358A88648431997766A6B9DD1366AA44AAAACC31",
      INIT_6C => X"6466CC0FCA642044444242222222202200000020220000002000202244422020",
      INIT_6D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B795735F1F13366CE797755ED86",
      INIT_6E => X"BDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_6F => X"FFFFFFFFFFFFFFFFFDFDFDFDFDFDDDDDDDDDDDDDDDDDDDBDDDDDDDBDBDBDBDBD",
      INIT_70 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD970C2E97BBDDDD",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_73 => X"DDFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDBBDDDDDDBDDDDDDDDDDDDDDDFFFFFDFF",
      INIT_74 => X"DDDF9BBB99EF8888AA66AA5597DDFFDDBBBBDDFFDDDDDDDDBBBBDDDDDDDDDDDD",
      INIT_75 => X"CCDDBBBBDDDFFFDDDDDDDD99CCBBFFFFEF8899FFFF77CC33DDDDBB779BDFDDDD",
      INIT_76 => X"AA11113377559777771111BBEE1199CC2211EE88BBDD77118855DD99EC66CC11",
      INIT_77 => X"1153539775993333EFAA1197773377EE88777777773355CC88EE55CCECAAAAEC",
      INIT_78 => X"35337799CC86CABB998897FD99BB773377555555EF777788AA8888CCCCA8EFEF",
      INIT_79 => X"99DB9977BB7755BBBBFDDDBBDDDD999977BBDDDB0F86A81199BB99333399B975",
      INIT_7A => X"DDDD99DBDDDBB9DDBBDBBBBBFFFFFFFFBBDD99BBBB9955EE55FFBBBBBBBB9977",
      INIT_7B => X"DD995377BBFD9977FFFFFFDD99FFFFFFFFFFBBDDFFFFFFFFFFFFDBBBDBBBFDDD",
      INIT_7C => X"B99799DBDB77BBDDDDFFFFFFFFDDFFFFFFDDBB5599DDDDB9DDDDDDDD7799FFDD",
      INIT_7D => X"1322427599F068AA8855315395B9DB77B953DBDB7599FFDBB9DDFFFFFFFFBB99",
      INIT_7E => X"A83173CCAAB986EADB99ECEC2FDBDDDFBD333173DBDDEEEC31DB75BD106697B9",
      INIT_7F => X"8A8A8A8A8A8B8B8A8D8D8AACCFACAAEC42CA0E3364A8975399AC8842AACC44A8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(24),
      ENBWREN => enb_array(24),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(24)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(24)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized41\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized41\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized41\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 25 to 25 );
  signal enb_array : STD_LOGIC_VECTOR ( 25 to 25 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1C38000000",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFE73FFB9BFBE007FBF18233FF20F78FFF77BFFFE07FFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFF187E0018000000338064D79CF31CFFF7FFFFFFFFFF",
      INITP_03 => X"7F9BDA203FFC2F78FFF677FFFE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"000033C1EFF7FEF33CFF73FFFFFFFFFFFFFFFFFFFFFFFFFFFFFE61DFFBBFF100",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38FF00D800",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFF71FFFB9FD31C9FDEE3101FFF2F79FFF76FFFF01FFFFF",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFFF70FF004000000013C3FFFFFEF139FE63FFFFFFFFFF",
      INITP_08 => X"9FFFF09079FF8779FFF31FFFFC0CFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INITP_09 => X"000017E1FEBFE7F3FBFEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87FF91FD21E",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFF1FFFD1FF01E03FFF007FFFD8671FFF63FFFFF847FFF",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFCFF99000000000003E1FFBFF753B7ED9FFFFFFFFFFF",
      INITP_0D => X"F0DFFA033FF98673FFF67FFFFF007FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INITP_0E => X"000003E1FDFFFFE347C81DFFEFFFDFFFFFFFFFFFFFFFFFFFFFFFB1FFFFBFE01E",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF87F80000000",
      INIT_00 => X"228A77BB11866462624242222220202220002222202020000000202244222222",
      INIT_01 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B999B79351188A844CE9D9B556442",
      INIT_02 => X"BBBDBDBDBBBBBBBDBDBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B",
      INIT_03 => X"FFFFFFFFFFFFFFFFFDFDFDFDFDFDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBD",
      INIT_04 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFFFFFFFFFFFFFFFFDFFFFFFFFFDFDFFF",
      INIT_05 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFB90C4E97DDDDDD",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_07 => X"FFFFDDDDFFFFFFFFFFFFFFFFFFFFDDBBDDDFDFFFDFDDBDBDDDDDFFFFFFFFFFFF",
      INIT_08 => X"DD7757DDFFBB33CA88886644AABBFFFFFDDDBBBBDDDDDDDFDDDDFFFFDDFFDDDD",
      INIT_09 => X"55FFBBDDDDDDDDDDDDFFFFBBEEBBFF778833FFFF99CC77FFFDDDBB77BB9B77BB",
      INIT_0A => X"66CC55BB7733779977331155EFCC99CA66AAAA6697BB79778877DD991146AA68",
      INIT_0B => X"889999550F33779977AA119977113355CC88EF7733CCA88866EE118888883311",
      INIT_0C => X"11EE559977CCAA55BBAA77BB7799777753EE3131111133AAEECA86AACCCCCCCC",
      INIT_0D => X"BBBB7599DD77BBBB99BBBBDDBBBB99EEEE779755EE860F11999955773333B977",
      INIT_0E => X"DDDFBBDDDD99DDDB99DBBBBBFFFFFFFFDDBBDD999977773355DDDBBB99DDB977",
      INIT_0F => X"99DB9755DBDBBB97FFFFFFBBBBFFFFFFFFFFBBDDFFFFFFFFFFFF77B9BBDDFFDD",
      INIT_10 => X"B95375DBFF9977BBFFFFFFDFDFDDFFBBBBDDDDB9B9DBBB75DDFFFFFFBB77BBBB",
      INIT_11 => X"6642C8DBBB77866433B975333199DB10750F75DDEE55B997DDFFFFFFDBB9B9BB",
      INIT_12 => X"CC33DDECA899AACABBBBEE0EECB9DBBBBBEEEC31DD79EEA831BB5399AA88DB77",
      INIT_13 => X"8A8A8A8A8A8A8A8A8A8B8A8C8CACCFEF42EA759BAA42737555CC2422446464A8",
      INIT_14 => X"68335733559731846442222222222002888844130F42000000000000000266CC",
      INIT_15 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B799B9B999B771131CA446A5779A86686",
      INIT_16 => X"BDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B",
      INIT_17 => X"FDFDDBFBFDFDFDFDFDFDFDFDFDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBD",
      INIT_18 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDDDDDFFFFFFFFFFFFDFFFFFFFFFFFFFFF",
      INIT_19 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF990C50B9FDDDDD",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1B => X"DDFFDDFFFFFFFFFFFFFFFFFFFFDFDDDDDDDDFFDFDDDDDDFFFFFFFFDDFFFFFFFD",
      INIT_1C => X"5535557999DDBBCEAA88888811FFFFDFFDFFFFDDBBBBBBDDDDFFDDDDFFFFDDDD",
      INIT_1D => X"9999DDDDFFFFFFFFFFFFFF99CCDD99EF8675FF77EE77FFFFFFFFBBDDFFDDBB79",
      INIT_1E => X"88EC31553377BBDD555577779911CCCA66880F4433DDDD554411BBDD55668888",
      INIT_1F => X"AA11753311339977BBEEEF9933EE0F115511AA1111EE11AA66EE11CCCCCCCCCA",
      INIT_20 => X"5331337799EE3333BBCC11997777759955530F0FEE44EE33ECCCA8CCCCCA8688",
      INIT_21 => X"99775397DDBBDB7777DDDDFFBB9975CCCC7731CCEE88EF537733CC53993377B9",
      INIT_22 => X"FFDDDDDD99BBDDDB99DDBBBBFFFFDDFFFFDDFFBB9999555597BBDDBBBBFFDD75",
      INIT_23 => X"77993133DDBB9977FFFFFFBBDDFFFFFFFFFFBBDDFFFFFFFFFFDDBBFDBBDDDDDD",
      INIT_24 => X"7731B9FDFFDD99DDFFFFFFDDFFDDFFBB99DDFFBBFD9999BBDBFFFFFFDDBBDB77",
      INIT_25 => X"864031DD995744ECDDDB775553DBDB0EEC555377EECA75DBBBFFFFBB9997BBDD",
      INIT_26 => X"535375A82EDD1053FFDB1053EC97DDDBBB770E75DD77106653BB775566CA7510",
      INIT_27 => X"8A8A8A8A8A8A8A8A8A8A8A8B8B8BABAD8AEC7533886451DB333322004242A80F",
      INIT_28 => X"355757359B9BBB55A6644222224222665535AC797766000000000000000044AC",
      INIT_29 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B79799B9B9B995531A86613993344A8A8",
      INIT_2A => X"BDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B",
      INIT_2B => X"F7F6F4F4F6F6F7F7D5B595B7FDFDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBD",
      INIT_2C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDDDDDFFFFFFFFFFFFFFFDFBFBFBFBFBF9",
      INIT_2D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF97EA50DDFFDDDD",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFDDDDDDDDDDDDDD",
      INIT_2F => X"DDDDDDDDFFDDFFFFFFFFFFFFFFDDDDFFDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"99DDBB55EFF1CC446666AA3355DDFFDFFFFFFFFFDFBB7777DDFFFFFFFFDDDDBB",
      INIT_31 => X"7755DDFFDDDDDDDDFFFFFF99AA339977661133CC99FFFFFFFFDD99FFFFFFDD77",
      INIT_32 => X"CCAAAA31335577DB9977DDDDFF991177886811660FBBDD11663155DD55666611",
      INIT_33 => X"11CCCC9755335355DD33EE77995511EF779955EEECEE1111EE888811AAAACCEE",
      INIT_34 => X"9977333355AA55550FAACC5377BB55777711EE33EF6611118886880F7575AA64",
      INIT_35 => X"DD993377FDBB5555BBFFFFFFDDBB9955EE337775EE66AA3111339975BB7777DD",
      INIT_36 => X"FFDDFFDD97DBDDFDBBDDDBDDFFFFDDFFFFDDDDFFB97733559999DDDDDDFFDD99",
      INIT_37 => X"55553397FFBB9977FFFFDD99DDFFFFFFFFFFBBDDFFFFFFDDFFBBDDFFBBDDB9DD",
      INIT_38 => X"DD55B9FFBBB9DBFFDFFFFFDDBB9797BBDDDDDD75BBB9DBFFDDDDDDFFFDDDFFB9",
      INIT_39 => X"EA6499DD77CC44977597979775FDB9ECEEBBDDCC8686B9FFDDDDDD99DDFDDDDD",
      INIT_3A => X"7597530E73FD5553DD5531550F9777DBFDFFBB31537733A833993377AAA8EC77",
      INIT_3B => X"8A8A8A8A8A8A8A8A8A8A8A8A8B8B8B8BADCCEC3388CA0E773199AA0042400CB9",
      INIT_3C => X"579B79597B997933A8A86422222222248A13CE66440000000000220000000022",
      INIT_3D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B79799B9B997733CC119957CDAACCEF",
      INIT_3E => X"BDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B",
      INIT_3F => X"F4F4F4F2F2D2D2D2D0B07072D9DDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBD",
      INIT_40 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFBF7F6F6F6F6F6",
      INIT_41 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF75CA51DDDDDDDD",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFFDDDDDDDDDDDDDD",
      INIT_43 => X"DDFFFFFFFFDDFFFFFFDDFFFFFFDDDDDDDDDDDDDDFFFFDDDDDDFFDDFFFFFFFFFF",
      INIT_44 => X"FFFFDDDB5511AA88AA8886CC1133EEEF99DD9977DDDDBBBBDDDDDDFFFFBBDDDD",
      INIT_45 => X"BB99DDDDBBBBDDFFFFFFDD7766CCDD558866CCBBDDFFDDFFFFDDBBFFDDBBBBDD",
      INIT_46 => X"EF331177BBEFCC979999DDBBDDBB33FF11448866CCBBFF1166BB77BB5564AA99",
      INIT_47 => X"11CAA81153539977BB533399BB7755539975777788AA88881188660F88CCCCCC",
      INIT_48 => X"9999BB9753EEEE556666CA77BBBB77BB9933EF33CCCC11884466A81177971188",
      INIT_49 => X"FFB955BBFD7711B9FFFFDDDDDD99BBDB1131DB771188AACCEE33773399BB77BB",
      INIT_4A => X"FFFDDDBBBBDDBBFFDDDDDBFFFFFFFFFFDDDDBBFFDDBB55559997BBDDDDFFBBBB",
      INIT_4B => X"99977777DBDBB999FFFFDD99DDFFFFFFFFFFBBBBFFFFFFFFDD99DDDDDDDB99DD",
      INIT_4C => X"FFB975B95553DBFFFFFFFFBB995375FDDDDDDD3197B9DBFFFFFDDDFFFFDDDD97",
      INIT_4D => X"1111BBBB10840E9731B9997597BB33EE977755AAECEC55FFFFBB99DBDDB9B9FD",
      INIT_4E => X"B99775B997FD55EE97EC975531B95353DB9999CCCA95DB3053771055CA642FB9",
      INIT_4F => X"888888888A8A8AAA8A8A8A8A8A8A8A8A8AAAAA33AA0E510E319933004242CA73",
      INIT_50 => X"BB7979797B9B7711A82022222020222200000200000200000000442200000000",
      INIT_51 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B79799B9B77557979797755551379",
      INIT_52 => X"BDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B",
      INIT_53 => X"D4D2F2D2D0B2B0B0B0907050B9DDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBD",
      INIT_54 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFFFFFFFFFFFFFFFFFFF9F6F4F6F6F4F4",
      INIT_55 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF55CA53DDDDFDDD",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDD",
      INIT_57 => X"FFFFDDFFFFDDDDFFDDDDFFDDBBBBDFFFDDFFFFDDFFDDDDBBDDFFDDDDFFFFFFFF",
      INIT_58 => X"FFDDDDDDFFDD77773188884488114466AA113577BB99DDFFFFDDDDBBBBBBFFDD",
      INIT_59 => X"FFDDBBDDDDDDDDFFFFBBBB314455FDCC66A8BBFFDDDDFFFFFFBBDDDD99DDFDDD",
      INIT_5A => X"11779977995599BB779999555757CCBB77668866AA9997AA88BB7733EE66EEFF",
      INIT_5B => X"ECEC88A8A8EF9955973353FFDB55333199991111CCEF8888EFEEAACCCA33330F",
      INIT_5C => X"9999BB977799EF55EF44CCBBDD99999999993355AAEE664444AACC31551155EE",
      INIT_5D => X"FDBB77BB999777DDDDDDBBDBDDBBDDB95531770FEC88CA5599B9975533775599",
      INIT_5E => X"DDDBDDBBDDDDBBDDFDBBBBFFFFFFFFFFDDDFDDBBFF995577DDB9B9BBBBFFDDBB",
      INIT_5F => X"BBDD9755DDFFB9B9FFFFDDBBFFFFFFFFFFFFBBBBFFFFFFFFBBBBFFDDDDBBDDFD",
      INIT_60 => X"DD9953113375DBFDDBFFDD97DBB9DDFFDD993310DDFDB9DDFFFFDDDDDDDDFDB9",
      INIT_61 => X"0EEE57136631FBB775DD77EE9933CC3311AA640EDD5511FDFDDDDBDDBBBBDDDD",
      INIT_62 => X"FD7599FFBBFF353351ECDB7799B9B97597107955CA0EFD55EE97EE55868475DB",
      INIT_63 => X"66666868888888888A8AAAAAAAAA8A8A8A8AAAACAAEC950E75BB55022242640E",
      INIT_64 => X"9BEFCF799BF1EF33EDCC44222000222220000000000022422200000000000000",
      INIT_65 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B795735CF8A579B79353557579B",
      INIT_66 => X"BDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B",
      INIT_67 => X"D2D2F2D0B0B2B09090907050B9FFDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBD",
      INIT_68 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFFFFFFFFFFFFFFFFDDD9F4F4F4F4F4D4",
      INIT_69 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF53C853DDDDDDDD",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDD",
      INIT_6B => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDFFFFFFDDDDDDDDDDDDBBDDDDDDDDFFFFFFFF",
      INIT_6C => X"DDDDDDDDFFFFFFBBAA88886686AA88A8EF55DDBBBBBBDFDDDDFFFFDD9999BBDD",
      INIT_6D => X"FFFFDDBBBBBBBBDDBB97DB1166BBB9886655FFBBDDDDDDFFFF555599DDFFFFDD",
      INIT_6E => X"CAEF99999977DDDDBBFFDDBB99EE6655BBCC666688BB9964AADD9953EC6611FF",
      INIT_6F => X"0F110F0FA866CAAA9955ECB999337597B9DB333333EE558888EECCAAAAEC1111",
      INIT_70 => X"FD99775531770F77994411BBB9BBDDBBBB9955EE66CC8666CC88AA11555533CC",
      INIT_71 => X"FFDDB9DDB99799B9DDDDBBDDDDBBBB7577EF1133CC88EF7755DBBBBBBB550F99",
      INIT_72 => X"DDDDFFDBDDDDDD99997799FFFFFFFFFFFFFFBB99DDBB5577DDB9DDDDDDFFDDDD",
      INIT_73 => X"97DD7755DDDD99B9FFFFBBBBFFDDFFFFFFFFBBBBFFFFFFFFB9DDDDFDDDBBDDDD",
      INIT_74 => X"DF9931CA55B9B9B999BB7799DDB9DDFFDD77EE33DDDD99BBDDFDDDDDDDDDFFBB",
      INIT_75 => X"CC33CCA86497DD979977EECC53EECAEEAAA88675FF77CA53FDDBBBDDDDFFFFFF",
      INIT_76 => X"DB31DBFF99DDF0990E0EDB97B953BBDBBB55BB330E0EDB990E9713CE64CA5555",
      INIT_77 => X"666666666666686868688888888A8A8A8A8A8A8AAAEC755131FDBB6800428453",
      INIT_78 => X"BBCD46EFEF666466CCEF66442022222222202000222244440200000000000000",
      INIT_79 => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B999B9B33888844D17979577955359B",
      INIT_7A => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B",
      INIT_7B => X"B2D2D2B0909090908E8E6E4EB9DDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBD",
      INIT_7C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFDFDFFFDFDFFFDF7F4F4D4F2F2D2",
      INIT_7D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF33CA75DDDDDDDD",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_7F => X"DDDDDDDDDDDDDDBBBBDDFFFFFFFFFFFFFFDDDDDDDDDDBDBBDDBBDDDDFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(25),
      ENBWREN => enb_array(25),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(25)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(25)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized42\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized42\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized42\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 26 to 26 );
  signal enb_array : STD_LOGIC_VECTOR ( 26 to 26 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFF93FFFFBFE4AC30DFD3037FFDC6F9FFF67FFFFF00FFFF",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFAFF80000000000003E1FDFFFFE767C39CFFFFFFFFFF",
      INITP_02 => X"181FF783FFFFE6F9FFE4FFFFF10FFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INITP_03 => X"000001F0FD7FFFE74FC7FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF93FF7E1FFEBC",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFF80000020",
      INITP_05 => X"FFFFFFFFFFFFFDFFFFFFD3FFFE1BDFF6705FF3017FFEE4FBFFE4FFFFF001FFFF",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFCFFC0000000000001F0FCFFFDE2079FFFFFFFFFFFFF",
      INITP_07 => X"F3CFF3C03FFEE1FBFFE4FFFF00013FFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFF",
      INITP_08 => X"000001A0F8DA7E660EBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFE1FDF7E",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFC0000000",
      INITP_0A => X"FDFFFFFFFFFFFFFFFFFFE7FFFF2FBF7CF98FEFCC00FEE1F9FFE1FFFC03A03FFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFC0000000080003D07858FE6E9BFCFFFFFFFFFFFF",
      INITP_0C => X"FBC7EFCC00BE71F9FFE1EFFEBF8DFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF",
      INITP_0D => X"1FFF9FD07AFCFE4A87F9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFD9373E7D",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0400000",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFE7FFE3B33E7CFBD6FBCC001E71F9FFE1DFFFFC03CFFF",
      INIT_00 => X"DDBB77DD9B55DDBBEFAACCAA8888888811DDDD99DDDDDDFFDDFFFFBB9999BBBB",
      INIT_01 => X"BBBBBB99DDFDDDBBBBDDFD11ECFF55668899BB99DDDDDDFFBB1177FFFFDDDDBB",
      INIT_02 => X"EF339955773355BBDDFFFFDDFF776633DD776666AADD996655FD55BB5544EEDD",
      INIT_03 => X"AAEE3353CA6688CC7533A8759955B9B977BBEE11CCECBB55CC886688ECEE5577",
      INIT_04 => X"557597BB3333553397881155759999DBDDBB55888833EEEE338811CC3377CCAA",
      INIT_05 => X"DDDDBBFF9975B9BBDDDDDDDDDDBBB99977CCCC77EE66337799BBDDDDDBBB3311",
      INIT_06 => X"FFFFFFDDDDDDDB77335399FFFFFFFFFFFFFFFFBB99DB3377BB77DDFDFFFFDDBB",
      INIT_07 => X"55DB9755FDFF99B9FFFF77BBDDDDFFFFFFFFBBDDFFFFFFDDDDFFBBBBBBDBDDDD",
      INIT_08 => X"FFBB533177DBB9BBDDDD99B9DBDBDDFF99B9337599DDDDBBDDFFFFFFFFFFFFBB",
      INIT_09 => X"EEBB0EA8A89731339910AACCCAEC317753A8ECFDFD33AAAA53B9DDFFFFFFFFFF",
      INIT_0A => X"7353FDDD77DDEE551097B953BB7799997555DB0E0E75FFBB0E559BEE6473BB55",
      INIT_0B => X"46466666666668686868686868888888888A8A8A8AAA31950EDBFFF00042642F",
      INIT_0C => X"556622426664644222224244222022002200202000AAAA440224CC4400000000",
      INIT_0D => X"9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B99558811AA579B9B9B7979999B",
      INIT_0E => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBDBBBBBBBBBBBBBBBBBBBBBB",
      INIT_0F => X"B0D0D0909090906E6E6E4E2EBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBD",
      INIT_10 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDDDFFFFFDFDFFFDD7F2F2D2D0D2B2",
      INIT_11 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFF31CA97BBDDDDDD",
      INIT_12 => X"FFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDD",
      INIT_13 => X"999799DDDDDDBBBBDDDDDDFFDDFFFFFFFFBBDDBBBBDD997999BBFFFFDDFFFFFF",
      INIT_14 => X"DD793311CC22EE55EF66CCA83377115599BB99BBDDDDFFFDDDBB9999BBDDDDDD",
      INIT_15 => X"DDDDBBBBDDFDFFFDDDBBBBCCEEDDAA4433DD99DDFFFFFFBB1131BBDDDDBDBBBB",
      INIT_16 => X"55FD99339977557799BBBBBBDDDD1111BBDD114488BB114499BBBBDD7766EEBB",
      INIT_17 => X"AACAEF773388AACCEECC86557711759777995533AA53DD9775866688A8EE9977",
      INIT_18 => X"CC5599BB775577EEEE44CC995555B9BBBBDB3311333133CC11CC33111177CC66",
      INIT_19 => X"999977BB9977BB99DBBBFDDBBBB997DD55EEAA55CC867777DDDBBBBBDDFFDB55",
      INIT_1A => X"FFFFDDFFDDDD97557777BBFFFFFFFFFFFFFFFFDDBB993397DB77FFDDDBFFDDBB",
      INIT_1B => X"5397B977DDDD5599FFBB33BBDDDDFFFFFFFFBBDDFFFFDDBBDDFDDD9755BBFDFD",
      INIT_1C => X"FFB9B9DB99DDDDDFFFFFBB53DBFD97B9DDDD335399FDFFDDDDFFFFDDDDFFFFDD",
      INIT_1D => X"CCBBEE660EB9539797558864A897FBD9755375DD75317531EC75DDFDDDFFFFFF",
      INIT_1E => X"0C95FFDD99BBEE31EEDB5553BB9999103375DB3155B999110C75BB88420EDD35",
      INIT_1F => X"464646666666666666666868686868888888888888A8A85351DBFF77024262EC",
      INIT_20 => X"114242424244424242222222222200202020220022AA66440064118822222200",
      INIT_21 => X"BBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B9B7933CD66799B9B9B79797779",
      INIT_22 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBDBDBDBBBBBBBBBBBBBBBB",
      INIT_23 => X"90908E8E9090906E4E4E4E2EBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBD",
      INIT_24 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDFDFDFDFDFFFDB5B0D2D0B0B2B2",
      INIT_25 => X"DDFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDD31CA97FFDDDDDD",
      INIT_26 => X"FDFDDDFDDDDDDDFDFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"9999999999BBDDFFFFDDBBDDFFDDDDDDDF99BB9B99BB797999DDFFDDDDDDFFDD",
      INIT_28 => X"DD55991166CC422022644488EEEEEEBB997777BBBBBBDDDDBB99DDDDDDDDDDBB",
      INIT_29 => X"FFFFFFFFFFFFDDDD99775788CE996688B9DDDDDDDDDD993377BBBBDDDDDDDDDD",
      INIT_2A => X"EE975511DB9999BBBBBB7755557733AABBFF9966661166AA99DDFFFF776611FF",
      INIT_2B => X"CA0F7799ECAACCEFEE778833BB99779999759975A8EE7733EEA886CAA864CC0F",
      INIT_2C => X"1177DD99553355AAAA4488B931CC33BB7799EF53977599103311DB97EE755386",
      INIT_2D => X"BB775599B9777799DB99DDBB779997BB1133CC33AAECBB99BB9999DDFFFDFDDD",
      INIT_2E => X"FFDDDDFFDDDD99BBDB3355FFFFFFFFFFFFFFFFFFFFBBCC33FFDDDDDBDDFFDDFF",
      INIT_2F => X"75BB9933DDBB11DBFF7799FFDDFFFFFFFFFFBBDFFFFFDBBB99BBDD7555DDFFDD",
      INIT_30 => X"FD53BBBB75DDFFFFFFFFB9B9959777DDFFDD33BBDDDBFFFFDDDDFFDDDDDDFFDD",
      INIT_31 => X"22CC4442CA5399BB33CC860C75FF9975B9DB315375BBFFDD7733FDFFDDDDFFFF",
      INIT_32 => X"2DDBFFFF7712AAEC0EB9107599359B330EBB99997531AA3351BB992422CADB68",
      INIT_33 => X"442646466666466666666666686868686868888888A8A675BB77FF7702448684",
      INIT_34 => X"7731864242444242424220002220202020224222222222222022444422224442",
      INIT_35 => X"BBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBBBBBBAA4479BD9B9B9B793555",
      INIT_36 => X"BDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBB",
      INIT_37 => X"8E908E6E6E906E4E4E4E2E2EBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBD",
      INIT_38 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDDDDDDDDDFDFDB5B0B0B0B0B090",
      INIT_39 => X"FFFFFFFFFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDD2FCA99FFDDDDDD",
      INIT_3A => X"DDDDDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFF",
      INIT_3B => X"99B9DDFFDDBBDDFFDDDDBBFFDFDDDDDDDDBB77BBBBDD999999DDFFDDDDDDDDDD",
      INIT_3C => X"EF88668888AA66EECA66AA6644446611EEAA55DDBBBDDDBB99FFFF9999995599",
      INIT_3D => X"FFFFFFFFFFFFFFFFDD9999AACC3344EEDDDDDDBBFF9955BBFDDDBBDD99555511",
      INIT_3E => X"66AA5397750F3177BBFF999955775566539775AA86864433FFFFFFFF756611FF",
      INIT_3F => X"0FDBFD55CAA83177333366EE99BB77DD7553DD3186EC99333311AA66EEEEA866",
      INIT_40 => X"551199551155BBCC8886CA75773333775511CC77B9B99953EC0FDD550F3153A8",
      INIT_41 => X"99BBDDB9753377DBBB9999B9B9DB99773377CCCA8653DDFFDDB9BBB999BBB9DD",
      INIT_42 => X"BBDBDDDDFFFDDBFDFF5511DDFFFFFFFFFFFFFFFFFFFF1155FFBBDDDDDDFFDDDD",
      INIT_43 => X"99FDDD53DB9911DDFF99BBFFDDFFFFFFFFFFBBDDFFDDBBBB77DDDB7597DDFFDD",
      INIT_44 => X"7533DBDD77DDFFFFFFBBB9B997B9DDFFFFDD55DDFFDDFFFFFFDDDDDDDDDDFFDD",
      INIT_45 => X"44CC22EC953155EE31AA2FDB99DD335397535375DBFFFFFFDD5397FFDD97FDFD",
      INIT_46 => X"2FFDFFDD33EE88A81097ECB977AA99CACADB99DB97530EECEAB9BB44A8317544",
      INIT_47 => X"224444666644664446666666464666666668888688A8C875BBEE99F002448642",
      INIT_48 => X"BB99A86442426442222020200000202242224220220020224222000000022222",
      INIT_49 => X"BBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B9B9B9B9B9BBBEFAA799B9B9B9B9B7999",
      INIT_4A => X"DDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBDBBBDBBBBBBBBBBBBBB",
      INIT_4B => X"6E8E6E4C6E6E6E4E4E4E2E30BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBD",
      INIT_4C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFDDDDDDDDDFDFD938EB0B0B09090",
      INIT_4D => X"FFFFFFFFFFFFFFFFDDDDDDDDDDDDDDDDFDDDDDDDDDDDDDFFDB0FCAB9FFDDDDDD",
      INIT_4E => X"DDDDBBDDDDDDDDDDDDFFFFFFFFFFFFDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"BBDDDDDDFFFFDDDDBBBB99DDDDDDDDBBDDDD97BBDDDD995577DDDDDDDDDDDDDD",
      INIT_50 => X"664466CAAACC11DD99CC556688AA88AA88CCBBFFBBBBBB7777BB7755551155BB",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFDDCCCECC4477FFDDDDBB7777DDFFBB99BBBBBB11A864",
      INIT_52 => X"664466CCCC8888EE333355BB5577BB8831BB33AA666688BBFFFFFFFF7566AABB",
      INIT_53 => X"9799BB970FA8CA75DDEE226611BB779933DB77CA315377533333AA881111EE88",
      INIT_54 => X"DD330E7755337733AA6655EC99FF775599CC317599BB3311A853B9539777CCEE",
      INIT_55 => X"DDFFFD7753119797BBBB7575B9DD5511317731AAEE55FDDDDDB9B9BBB9DDDDDD",
      INIT_56 => X"BBDDFDDDDDFDDDBBDB7531BBFFFFFFFFFFFFDDDDDDFF3333FFBBFDDDFFFFDDDD",
      INIT_57 => X"99FFFF77BB77EFDDFD99DDFFDDFFFFFFFFFFBBDDFFBBBBB999FFDBB9B9DBFDDB",
      INIT_58 => X"53DDFFFFBBFFFFFFBB5597BBFDFFFFFFFFDD99FFFFFDDDFFFFFFDDFFFFFDDD99",
      INIT_59 => X"10EE225573C83155DB0E53FD9933CACC0E97DBDBBBFFFFDDFDDB33B9BB97BB97",
      INIT_5A => X"CAFDFFDD33CCEEC88831A8B95568EC640EDB3355FDDD758842973120513155CA",
      INIT_5B => X"004286EC0E88868886648686668686A8884686CAECEA2EDBBD31A83524224240",
      INIT_5C => X"BB77A86442426642222222420022222200222222428888886422200000000000",
      INIT_5D => X"BBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9BBB9999799B9B9B9B9B9B9B99",
      INIT_5E => X"DDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBB",
      INIT_5F => X"6E706E4C4E4E4E4E4E4E2E30DBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_60 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFFFD938E909090906E",
      INIT_61 => X"FFFFFFFFFFFFFFFFDDDDFFFFFFDDDDDDFDDDDDDDDDDDDDFFDBEDECBBFFDDDDDD",
      INIT_62 => X"DDDDBBBBDDBBDDDDDDFFFFFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_63 => X"BBDDDDDDFFFFFFFFDDBB77B9DDFFDDBB9BBBBBB9FFDDB999BBDBDBDDFFDDBBDD",
      INIT_64 => X"11EF115511DD99557788CC881133EE995599DD555577773311559999775599BB",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFDDCCAAAA8877DDFF99EE11BBFDFF995577B9FFBB55CC",
      INIT_66 => X"AAEEAACA866664AA0FEE55BB3155BBAACCBBBB316666AADDDDDDDDFF996688BB",
      INIT_67 => X"5399DDDB53AA0E99DD7766EFEF99553355DB11EE3355B9335575A8AA1155EFA8",
      INIT_68 => X"DB77EC335588EE55CA88DB31CA979953CAAABB9975BB31AA6653BB99DD996433",
      INIT_69 => X"DDFFB975557599B9FFBB99555375100E33770ECCEC75DDDBDD7797DBDBBBFDDD",
      INIT_6A => X"99DDFFDDBBFDDDDD999997BBFFFFFFFFFFFFFFDDDDDD310FDDFDFFDDFFDDDBBB",
      INIT_6B => X"BBFFFFBBBB7731FFDD99FFFFDDFFFFFFFFFFBBFDFFDBDDDBDDDBB9DB9999B9BB",
      INIT_6C => X"DBFFDBDD99DDFFB93133DDFFFFFFFFFFFFDD99FFFFFFDDFFDDFFFFFFDDDDDBDD",
      INIT_6D => X"11AC44CAEC75FBFDDB3175FD7566ECB995B9BBDB77B9BBDDFDDD3377FFDB330E",
      INIT_6E => X"6497FFDD77CE0EA831530E33330E88A80C315377DDDD99AA0011AC0031ECBB8A",
      INIT_6F => X"0022842EB9532EB7B7737395739573B99944422F31950EDBFF30ECDD8820EAEC",
      INIT_70 => X"BB770FCA646444226633862222004288CC6644CCAAEECC666644222020000000",
      INIT_71 => X"BBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9BBB9B9B9B9BBD9B9B9B9B9B9B9B9B99",
      INIT_72 => X"DDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBBBBBBBBBB",
      INIT_73 => X"4E6E4E4C4E4E4E4E4E4E2E30DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_74 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFFFD736E9070706E6E",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDFDDDDDDDDDDDDDFFBBECECDBFFDDFDDD",
      INIT_76 => X"DDDD99BBDDBBBBDDDDDDDDFFFFFFFFDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_77 => X"BBDDDDFFFFDDFFFFFFDD7799BBDDDDDD9BBBDD99DDBB7799DDBBDDDDDDBBDDDD",
      INIT_78 => X"7757DF993311CC6644446686CCEE97DD5533EEEE99BB999999BB99553355BBB9",
      INIT_79 => X"FFDDDDFFFFDDDDFFFFFFFFEE8888CA99FFBBEF11997799773355BBB9DDDDBB77",
      INIT_7A => X"CCEECAEFA866CA666664CC7733535388CC33DD996466CADDDDBBBBDDBB888899",
      INIT_7B => X"3355BB5511A8533355114477EF7533EE1175BB7731CA7777773344CCBB77A888",
      INIT_7C => X"B99933AAECAA3375318675BBECEEDB9766EE999977BB3366643111BBBB5544CC",
      INIT_7D => X"B9FD97B93133BBFDFFFDDD9975751111755353CCCA337599BB7597B9B9BBFDBB",
      INIT_7E => X"7599DDDDFDFFFFFFB9BBBBDBFFFFFFFFFFFFFFFFFFFF7777DDFFFFDDFFDDBB77",
      INIT_7F => X"DDFFFFFD777733FFBB99FFFFFFFFFFFFDDDDDDDDBBDDFFFDDB77BBFDB9B9B9DB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(26),
      ENBWREN => enb_array(26),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(26)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(26)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized43\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized43\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized43\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 27 to 27 );
  signal enb_array : STD_LOGIC_VECTOR ( 27 to 27 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFF001B0000FFF8D9378FDFF021FF3FFFDFFFFFFFF",
      INITP_01 => X"EFD8FB81F30E71F9FFE3FFFF20007FFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFF",
      INITP_02 => X"27FF8CD338FFFE003FF3FFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFEE7FFF39A7E7C",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000E000",
      INITP_04 => X"F9FFFFFFFFFFFFFFFFFEE7FFF3DCE36C67D8FB87E7C071F9FFE3FFFF00007FFF",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFF80D800033FF9EE379FBFE003FFFFFF7F7FFFFFF",
      INITP_06 => X"C6D9F38FF49051F9FFF1FFFC1C007FFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFF",
      INITP_07 => X"3FFFD6F379FBFFA01F3FFFF7FFFFFFFFF8FFFFFFFFFFFFFFFFFDE7FFC3DC827C",
      INITP_08 => X"FFFFF9FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0E0000",
      INITP_09 => X"FCFFFFFFFFFFFFFFFFFFE7FFC3DC9E7DEE58931EFCC071F8FFE3FFF810007FFF",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFE0E00007F9FC0F3A1FFFEA03E7FFFFBFFFFFFFF",
      INITP_0B => X"FF80E306DCC001C8FFE3FFF000003FFFFFFF71FFFFFFFFFFFFFFFFBFFFFFFFFF",
      INITP_0C => X"7FE3C5B1FBFFFF803CFFFFF9FFFFFFFFFDFFFFFFFFFFFFFFFFFFEFFF89DCDE3B",
      INITP_0D => X"FFFF77FFB7FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3E0000",
      INITP_0E => X"FDFFFFFFFFFFFFF9FFFFEFF78BCCDE1BFF86F005F7E001C8FFA3FFFC4001FFFF",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFF8000007FE407B1F1FFFF8820FFFF9FFFFFFFFF",
      INIT_00 => X"DDDDBBFF7755777577DDFFFFFFFFFFFFFFBB99FFFFFFFFFFFFDDFFFD77BBFDFD",
      INIT_01 => X"4442A83197FFFFBB9777DB77AA4431DB95B9DDBB75B999DBFFDD9999FFDBEE31",
      INIT_02 => X"642EFDBB99AC446497757755BB53CA970C0CFDDBDDFFFF1002F18A2264881124",
      INIT_03 => X"2040628473B973B7FDB997FDD9FDFDDDDD8800A431DBEC53FFEEECDFCA4075BB",
      INIT_04 => X"99BBB9558666442244AA44222000443335EF3397864466448664222220222222",
      INIT_05 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9BBBBB9BBB9B9B9B9B9B9B9B9B9B9B9B",
      INIT_06 => X"DDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBBBBBBBBBBBBBBBBBBBB",
      INIT_07 => X"4E4E4C2C4E4E4E4E4E4E2E30DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_08 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFFFD736E7070706E4E",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDDDDDDDDDDFFFFBBEAECDBFFFDFFDD",
      INIT_0A => X"DDBD9999BB99BBFFDDDDDDDDFFFFDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"99DDDDDDFFFFFFFFFFDD99BBDDBBDD9979DDDD77BBBB1379DDBBDDDDBBDBFFDD",
      INIT_0C => X"EFEF1188446688644464668886A8ECCCA8111177DDDB99997777DD7733539977",
      INIT_0D => X"FFFFDDDDDDDDDDFFFFFFDDEC868833DD553177B9BBDD9977775399BBBBBB9977",
      INIT_0E => X"0F557711AACA9977CC6644AA113311668633BB5544668899BBBBDDDD99886699",
      INIT_0F => X"313155EC31115331773164553388AACA0F99FDFD75CC777777EE88EECCECEE11",
      INIT_10 => X"DDB97711AAEE55DBDDECEEDBB9EC33ECAA77535533BB53CCA8310E75777766CC",
      INIT_11 => X"B9B9B9FD3133DDDDFDDDFDDD777755AA31775588AA3153557577DBDB99B9BBDD",
      INIT_12 => X"B9B9DBDDDDFFFFFFBBFDDDFFFFFFFFFFFFFFFFFFFFFF99B9DDFFFFFFFFFDBB75",
      INIT_13 => X"DDFFFFFF555333FDBBBBFFFFFFFFFFFFDDBBBBDB99FDDDDDDDDBFFDBB9DDDD97",
      INIT_14 => X"77FFDDBB10AA75FDFFFFFFFFFFFFFFFFFFBB99FFFFFFFFFFFFFFDDBBB9DBDBFD",
      INIT_15 => X"42622FDBB9FFDDB97799DD3386CAB9DBD9B9FDFDDBB9BBDBDDFFDD55999753B9",
      INIT_16 => X"A8CADBDD778842A897305377FF750EBB5353FDB9DDFFDDF022AC882242668824",
      INIT_17 => X"40844EEAEC759551B7DBB9D9B7DBBBBBDDAA20A6B9FFEEA8B999AA10A8A4DBDF",
      INIT_18 => X"999BBBBBED6442424220644464EE88CC337733CC42002468AA44222220222022",
      INIT_19 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9BBB9BBB9B9B9B9B9B9B9B9B9B9B9B",
      INIT_1A => X"DDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBDBDBDBDBBBBBBBB",
      INIT_1B => X"4C4E4C2C4E4E4E4E2E2E2E30DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_1C => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFDB716E70504E4E4E",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFDDFFFF99CAEEDDFFFDFDDD",
      INIT_1E => X"BD775577BB77BBDDDDBBBBBBDDDDBBBBDDFFFFFFDDFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"77DDDDDDDDFFDDFFDDDD9977DDDDFF773399DD99BBBB5579BB9999BBBBDDFFDD",
      INIT_20 => X"EE88446688EECC66666686888666664486779799BB7777BB7777BBDD7777BB33",
      INIT_21 => X"FFDDDDBBBBDDDDDDFFFFFDEF8688111155DBBBBBBBBBBBDDDD9999BB773333BB",
      INIT_22 => X"979977EEAA1111119977CC868888CC66660E773366646677BBBBBBDD77666655",
      INIT_23 => X"EE1131AAAA319733BB99665577EE88CC33DDFFB90EEC9977998888AAAA557775",
      INIT_24 => X"DB557577668875DDFF75EEDBDD556466115511EEA8EE3333EE970ECC55B964EE",
      INIT_25 => X"DDDBDDFD53759799DBDBB999110E0FEC757733AA885353110E31999999BBB9B9",
      INIT_26 => X"BBDDDDFDFFFFFFFFDDFFFDDDDDDDFFFFFFFFFFFFFFFF99B9DDFFDDDFFFFFBB97",
      INIT_27 => X"BBFFFFFF77CCECB9BBFFFFFFFFFFFFFFFFBB97BBDBDDBBDDFDDDFF9999DBDB75",
      INIT_28 => X"97B99775EE0EFDFFFFFFFFFFFFFFFFFFFFBB99FFFFFFFFFFFFDDBBDDFFFFDDBB",
      INIT_29 => X"22420C97B9FDFDDD991097DB5331FFFDDBDBDDDDDD53B9DBDDB9B975A80FDBFD",
      INIT_2A => X"CC31FDBB79668651B931B7FDBBCA53FFDBB9FFBBDDFFBBAA8666664444A8AA24",
      INIT_2B => X"40C8FB97C8C82E2E50DBFDFDB7D973B9DDAA642C53FF556253FF10CC64A8BBFF",
      INIT_2C => X"9B9B9BBB53A88442444222CC1133EF1133ACAA22200022666620202042202020",
      INIT_2D => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9B9B9B9B9B9B9B9B9B999B",
      INIT_2E => X"DDDDDDDDDDBDBDBDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBB",
      INIT_2F => X"2C4C2C2C4C4C4C4E2E2E2E30DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_30 => X"FFDDDDFFDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFFDB716E4E4E4E4E4E",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFDDFFFF97CA0EDDFFDDDDFF",
      INIT_32 => X"DD331177BB77BBBBBB99999999DDBBBBBBFFFFDDBBDDDDFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"9999BBDDDDFFDDDDDDBB7755BBBBBB7775779955553355779999BB99FFDDDDDD",
      INIT_34 => X"8888EE115533CA66668688CA86868888AA5399BB9977BBBB7799BBDDB97777BB",
      INIT_35 => X"DDBBBBBBDBDDDDFDFFDDFF116688CC55FFFFBB779999BBDDDBBB9999BB55AAAA",
      INIT_36 => X"B9775511CC55EECC11EECC11AA666644CC11EC3166666433BB7777DD77666611",
      INIT_37 => X"3133EE86EE3355EE3177665533CCAA9977557555EE663131BB8822EE33771033",
      INIT_38 => X"9977EEAA66AADBFDFF77AADBFD97448677CC66EEAAAA55CA66335311975342EC",
      INIT_39 => X"DDFFFDBB97B99775979755773311EC97B977BBCAA8530F33755553113377DBB9",
      INIT_3A => X"BBBBBBFDFFDDFFFFDFFFFFBBDDDDFFFFFFFFFFFFFFFF9999BBFFFFDFFFFF9975",
      INIT_3B => X"99FFFFFFBBCAA8EEBBFFFFFFDDFFFFFFFFFFBBFDDDFDFFDDDDFFFFDDBB7553B9",
      INIT_3C => X"2E53D9FD3155FFFFFFFFDDDDDDFFFFFFFF9999FFFFFFFFFFDDBBBBFFFFFFFF77",
      INIT_3D => X"A842EA31DBDDDD77ECEEDBFF7597FFDDB9DDFFDDDB3030DBDB97DB75A831FFB9",
      INIT_3E => X"CC0EDD131244C893DB75D9DD97A897FFFFDDFFDFDDDDBB301066116622662466",
      INIT_3F => X"40C8B7B9522E73972E53BBFF7797B773DB33420CA877336475FD1053A82055BD",
      INIT_40 => X"9B9B9B9B9933A684644244AC135555A84488AA22202000026622002222222020",
      INIT_41 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9BBB9B9B9B9B9B9B9B9B9B9B9B",
      INIT_42 => X"DDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBDBBBBBBBBBBBBBB",
      INIT_43 => X"2C2C2C2C2C2C2C2C2C2E0C31DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBD",
      INIT_44 => X"DDDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDFFDB514E4E4E2E4E4E",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFDDDDFF97C80EDDFFFDDDDD",
      INIT_46 => X"993355779733559999775533779999BBDDDDDDDD7799DDDDDDFFFFFFFFFFFFFF",
      INIT_47 => X"7799DDDDDDDDDDDDBBBB99BB9979BB995755995531AAEE97779BBB9BBBBBBBBB",
      INIT_48 => X"86A8AA11EE86866686868688A8CC8688EE55DDDDB999BBBBB977DDB9779799DD",
      INIT_49 => X"5577BBBB77BBDDDDBBDDDDAA668875BBDDDDDD775599DDDBDDDD751111CC6666",
      INIT_4A => X"55BB53753355CCEE3311EEEEAA886644EC770E11A866881177775377338688CC",
      INIT_4B => X"77DB31EEDDBB31CACC3166111166A8EC31ECEE31A8861133EE428853331111EE",
      INIT_4C => X"5533CCCACAA833BBDD7744559799888675EC8653110F97AA8655557599318831",
      INIT_4D => X"BBDDDDDB97B95377979797BB970F0EB9DBB99988A87575B9DDDB7753537797B9",
      INIT_4E => X"DDDBDDFDFFDDFFDFDDFFFFBBBBDDFFFFDDFFFFFFFFFFBB97BBFFFFDFFFFF7797",
      INIT_4F => X"99FFFFFFFF1088EDDDFFFFFFDDFFFFDDFFDDB9DDDDFFFFFFFFFFFFFFFF7755B9",
      INIT_50 => X"0FDDFFDB319BFFFFFFFFBB99BBFDFFFFFFBBBBFFFFFFFFFD97BBFFFFFFFFFF99",
      INIT_51 => X"A8A6B95153FD77EC8675FFFD73B9FFBBDDFFFFFFDD9710B999DDB97777EC550E",
      INIT_52 => X"0EC897AACC64A653FF7575DDDB9797FFFFDFFFFDDDFFDDEE0ECC9B6622444466",
      INIT_53 => X"400A95DBDB9797FDDBEECC752E73F9B7FD77026486CAA88631979999662011DD",
      INIT_54 => X"9B9B9B99BBB931866264EEF19BBD998622444442666400002000000022222020",
      INIT_55 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9BBBBB9B9B9B9B9B",
      INIT_56 => X"DDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBDBD",
      INIT_57 => X"2C2C2C2C2C2C0C2C0C0C0C31DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_58 => X"FFDDDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDDDFFDB4F2E2C2C2E2E2C",
      INIT_59 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDFFFFFFDDDDFF75CA30FFFFFDDFDD",
      INIT_5A => X"3333757553115577777733113399BBBBBDFFDDDD7777BBDDDDFFFFFFFFFFFFFF",
      INIT_5B => X"77BBBBFFFFDDDDDD99B9DD775555DD99EE33BB75EECCEE3177BB99997799BBBB",
      INIT_5C => X"888888886666888886668886CACC44AAAAEEBBDDBB9999BBBB7797993399B9DD",
      INIT_5D => X"0F99775577BBBB99BBDD336666AA779999BBDB551177DBDBDDFF9911CCA88888",
      INIT_5E => X"5511EE551153CCCC0E33EECAAACC866688ECEEEE866688337799AACC558688AA",
      INIT_5F => X"97751177FD9977530FCA44EFCA88CCA8110E0FCC44A875314464A8CAEC3155EE",
      INIT_60 => X"55CA66EC31AAAA75DD9988315575A8865577887553310E8686EE117511EC5377",
      INIT_61 => X"BBB9FDB999BB33DBFFBBDDDD771155FDDBB955660F99DBB9FDBB555553331197",
      INIT_62 => X"FFFFFFDDDBDDDDDDFFDDFFDDDDFDDDFFBBFFFFFFFFFFB9B9DDFFFFDDDD3375FD",
      INIT_63 => X"BBFFFFFFFF33AA77FFFFFFFFDDFFFFDDFFDF77BBFDFFFFFFFFFFFDFFFDBBDBFD",
      INIT_64 => X"75B9FFB931DFFFFF99BBB997DBFFFFFFFFBB99FFFFFFFFBB99DDFFFFFFFFFFDD",
      INIT_65 => X"42EAFD330E33A8CA51DDDDB93097DDDDFFFFFFDDBBDD553197B933BB77EEEC97",
      INIT_66 => X"970CB77530EC53B9BB3099FFBBDB97DFFFBDBBFDFDFFDD0E55AAEE2266662464",
      INIT_67 => X"8091FBDBDDDBB7B7999955CC66A83097973324228651CA0E0EA8B9FF8820CABB",
      INIT_68 => X"BB9B9B9B99BB990F64641111557777AA44222264ECECA8444422000000202222",
      INIT_69 => X"BDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9BBBBB9B9B",
      INIT_6A => X"DDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_6B => X"2C2C2C0C2C2C0C0C0C0C0C33DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_6C => X"FFFFDDDDDDFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDFDDDFFD92F2E2C2C2C2E2C",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF55C831FFFFFDDFFD",
      INIT_6E => X"33CC5555CC5399117553115555BBBBBBBBFFBBBB995577BBDDFFFFFFFFFFFFFF",
      INIT_6F => X"BB99BBDDFFDDFFFFDDDDB91111559955CC337777EE310FBB7733757799BB9933",
      INIT_70 => X"AA11AA88684488AAA866CACA66AAEC7533559977999977BBBBBB5311773399DD",
      INIT_71 => X"117555319999339977EE118886CC537599BB99751177DDBB55BBDBDDDD99CC68",
      INIT_72 => X"530E5511CC11330E0E110FA8EEEC864486A8A88666668811557788EE116686CA",
      INIT_73 => X"555555DD9731B95311CC44AA885397EE7777BB3388A8EC4466A88866EC0ECC0E",
      INIT_74 => X"5566CCEE0E8811BBBBDDAACC0F99EC445577643177B95566A8CCEE7733883375",
      INIT_75 => X"BBDBDD99BBFD97DDFFFDFFDD7797BBDDB9DB75A8B9DBDB999777DB97CA33DDDD",
      INIT_76 => X"DDDDDDFFDBBB99DBFFDDFFFFDBDBBBFFFFFFFFFFFFFFBBBBFFFFFFBB77AACA97",
      INIT_77 => X"DDFFFFFFFF33AABBFFFFFFFFDDFFFFDDFFDD77DDFDDDDDFFFFFFDDDDFDFDDDDD",
      INIT_78 => X"B9BBFF9710DDFFBB75973197B9DBFFFFFF7755FFFFFFDDDBFDFFFDDDFFFFFFFF",
      INIT_79 => X"62A875EECA6464CAB9FFBBBBB93031B9FFFFDD99DDFFBB33DBAA8697BBDD97B7",
      INIT_7A => X"FB73B99988A8CA759775FFDD779977FFFFDDBBDDFFFFDD77BB66224411882266",
      INIT_7B => X"8093FDDDBBDBB99775BBB9ECA80CCAA8EECC444286B7973353EA5355AA206275",
      INIT_7C => X"9B9B9D9B9B9BBDBB33CA64222222444422222220444466422200000000002242",
      INIT_7D => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9BBB9BBBBB9B9B9B9B9B",
      INIT_7E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBBBDBD",
      INIT_7F => X"0C2C2C0A2C0C0C0C0C0C0C53DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(27),
      ENBWREN => enb_array(27),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(27)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(27)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized44\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized44\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized44\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 28 to 28 );
  signal enb_array : STD_LOGIC_VECTOR ( 28 to 28 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"7B06F01805C00198FC63FF78010FFFEFFFFF55FFB7BFFFFFFFFFFFBFFFFFFFFF",
      INITP_01 => X"7FEF87E1F1FFFF8823FFFFFFFFFFFFFFFDFFFFFFFFFFFFFDFFFFEFFEF0CCCE33",
      INITP_02 => X"FFFF777FFFBFFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFF9F000000",
      INITP_03 => X"FDFFFFFFFFFFFFF1FFFFEFF8F00CF4221B0670000000000091E3BFC000007FEF",
      INITP_04 => X"FFDFFFFFFFFFFFFFFFFFFFFF800000007F87C7F1F7F6FF803F7FFEFFFFCFFFFF",
      INITP_05 => X"0F0470700800005023E7FF8000107FEDFFFE37FFFF0FFFFFFFFFFFBFFFFFFFFF",
      INITP_06 => X"7DE7C7F9C7E7FF803F7FFDFFF7FFFFFFFFFFFFFFFFFFFFF1FFFFDFF9FD8CD000",
      INITP_07 => X"FFFE73F7BF1FFFFFFFFFFFBFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF800000000",
      INITP_08 => X"FFFFFFFFFFFFFFE7FFFFDFF33ECC71221EC774D8007800F007E3FE000000FFFD",
      INITP_09 => X"ECDFFFFFFFFFFFFFFFFFFFF8000000007F7FC7F8C3EFFF007FDDFFFFFFFFFFFF",
      INITP_0A => X"3B0BA488007C60F00FC7F9F82F08FFFCFFFF43FDBF3FFBFFFFFFFFBFFFFFFFFE",
      INITP_0B => X"FFFFE7F0C76FFE003FDDE7FFFFFFFFFFFDFFFFFFFFFFFEC3FFFFDF9F7CE4F960",
      INITP_0C => X"FFF347BFF5EFFFFFFFFFFFBFFFFFFFFECE9FFFFFFFFFFFFFFFFFFFE040000000",
      INITP_0D => X"FDFFFFFFFFFFFFC3FFEF9D9F7E64E00419038080077C60501627F3FDA6000FE5",
      INITP_0E => X"C21FFFFFFFFFFFFFFFFFFC0000180000FFFFE7E0C73FFE05FFCECFFFDFFFBFFF",
      INITP_0F => X"018000000C3C20100567EFFBF80035F7FFFA07FFF4BFFFFFFFFFFFBFFFFFFFFC",
      INIT_00 => X"FFFFFFDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFB92F2E2E2C2C2C2C",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53C853FFFFDDDFFD",
      INIT_02 => X"33F17755EE99BB3133EC0F77555577BBDDDD9999993377BBDDDDFFFFFFFFFFFF",
      INIT_03 => X"BB99DDDBFFDDBBDDDDDDBB7733553355CC33EF77EE11EF773311337577B97733",
      INIT_04 => X"86A866666666AA338866A8EC0F0F111177BBBBDBBB9977BBDDDD55EC773399DD",
      INIT_05 => X"0F531133DB3366CCCA77BB8866CC555597970F335533BB99EE77BBBB77EECCAA",
      INIT_06 => X"ECECCC44EE53EC111131ECA888A86664A88886EC8864861131ECCA11318886CA",
      INIT_07 => X"EE7533BB53A80E0EECAA6666A83331EC97DBBB3388888686ECCAA83131A8A8EC",
      INIT_08 => X"55313311CC8888CA553344A855B9CC667575CCEE53FF994488EC3355CC863111",
      INIT_09 => X"DDDBDDB9DBDDBBBBFFFFDDFF5353DDDBDBFF75ECDBB975537597BBDBB99775CA",
      INIT_0A => X"FDDBB9BBFDDB55DDFFFFFFFFDD99BBFFDDFFFFFFFFFF9999FFDDFF7710118875",
      INIT_0B => X"BBFFFFFFFF55CC99FFFFFFFFFFFFFFFFFF9999FFDDDDFFFFFFFFDDDDFFDD99DD",
      INIT_0C => X"B9FDFF9910BBDBB975750E5331B9DBBBFF7799FFFFDDBBDDFFFDDDDDFFFFFFFF",
      INIT_0D => X"44A853EC42CA532F55FFFF99B90E53DBDBFD99BBFFFFDD33311175DBFDFFDD75",
      INIT_0E => X"D973DD9B44A8C831DBB9FF9753B977BBFFFDDDDDFFFFFF999988006677462244",
      INIT_0F => X"80B5FDB99797977597300EA80AB7957352AA2262C89553303175DBAA22428475",
      INIT_10 => X"33ACF1799B795535CC8642422022442222202022202020220000000022220022",
      INIT_11 => X"BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9BBBBBBB9B",
      INIT_12 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBBBBBBBB",
      INIT_13 => X"0C0C0C0A0C0C0C0C0C0CEC53DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_14 => X"FFDDFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFFB92F2E2E2C0C0C0C",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF53C853FFFFDDDFFD",
      INIT_16 => X"3355333333BBBB530FCC111133999999BBBB9999751177BBBBDDFFFFFFFFFFFF",
      INIT_17 => X"77BBDDDDDDDDBBBBDDFFDDDD55555555CC551155AA337755EE0F759975333375",
      INIT_18 => X"66646666668888886466A8EEEEA888888855BBBBBBBBDD9977BB55AA77335577",
      INIT_19 => X"0FCCEE33EE86AA1177BB776686CC537555EE0F5599339999B999CCAAAAAAAA88",
      INIT_1A => X"ECEE8844AAECA8CACAA8ECAAAAEC8864CACC86AA866464CAECA8A8A8A86666CA",
      INIT_1B => X"8686CC0E0EAA0E53CA888644EE5511EEEC77530ECA6486ECEE88A8AA86AACAEC",
      INIT_1C => X"DBBB7511AA886488CCEE86A8DB3142ECB9533111AA33EC44A8CA0FCA64880EAA",
      INIT_1D => X"DBFDDB97BBFFDDBBFFFFDDDD0E55FFBBBBDD31ECB9B97753759777B9BBEC86EC",
      INIT_1E => X"FFFDDB77DBFD7799FFFFDDFFFFBBDDFFFFFFFFFFFFFF7733DDDDFF75AACCA877",
      INIT_1F => X"77BBFDFFFF77EE99FFFFFFDDFFFFFFFFFFB9DBDDBBFFFFFFFFFFFFFDFFDBB9DD",
      INIT_20 => X"75DBFFB90EDDFDDDB953A886519577B9FF77BBFFFFDDDDFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"64EA0E0E7375FD97ECDDDD53B97575D9DB5331B9FFFF99EE55FFFFDDDDFFFFDD",
      INIT_22 => X"FD32999944750E55DD99DD0ECADD31EC99DBFFBB99FFFF7597AA0066EE222242",
      INIT_23 => X"A295FDDB5330757755EEECA8C895D9FDDB998820C8D973755330FF9988408495",
      INIT_24 => X"31644288AA882222202022224242442220002222222200222200000000220000",
      INIT_25 => X"BBBBBBBBBBBBBBBBBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9B9BBBBB9BBBBB",
      INIT_26 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_27 => X"0C0C0C0A0C0C0C0C0C0CEC55FDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_28 => X"FFDDFFFFDDDDDDFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDB90F2E2C2C0C0C0C",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31CA75FFDFFFDFFF",
      INIT_2A => X"3153315375BBBB33CACAECEE55999955999977775575B999BBDDFFFFFFFFFFFF",
      INIT_2B => X"997799BB99B9DDBBDDFFFFBB775577CCAAEE1111CC5599335311999733113153",
      INIT_2C => X"86668666668644646464A80F66446664440E77BBBB99BBDD779999AA5533CC11",
      INIT_2D => X"AACC11AA44ECBB9955557566660F99BB3155BB979955BB7733EE886688866666",
      INIT_2E => X"868864EC11CCCA868686CAA8A8CCA86486CA664464666686CC33CC31CA6666A8",
      INIT_2F => X"8686EEA853335397ECECA844CA55EEEEAA5599558886CA88CA110E0FECCCA8AA",
      INIT_30 => X"995353999955A853B9EEA866B9B9A8885333EC0E86CAAAA8EECACA8664A8ECAA",
      INIT_31 => X"75B99799FFFFDDBBFFFFFDB90EDBDDDBDDFDEE31FDB997B95599DB330ECCECDB",
      INIT_32 => X"FDDDDDB997757575B9DDFFFFFFDDDDFFFFFFFFFFFFFFB933DDDDFF10A8CACC33",
      INIT_33 => X"B9B9DBDDFD990F99FFFFFFDDFFFFFFDDFFB9DBDD97FFFFFFFFFFDDFDFFDDDBFD",
      INIT_34 => X"99DBFF55CCDBFFDD97972E0ED97577B9FD75BBFFDDDDFFFFFFFFFFFFFDFFFFFF",
      INIT_35 => X"42C875B9FDFDFF97CA3175B9FFDD1033737575B9FF97CA31FFFFFFDDDDFFFFFF",
      INIT_36 => X"FF34ACCC220E73B9DD979986CADB30515553DBBB79DDFF99776622444444AA66",
      INIT_37 => X"C071DDFFDD75EE752E7395C8EA95957575756640C6B7B7B7B90EB9FF1020622E",
      INIT_38 => X"A844424220222220202222424242202220442220220020222200000000000000",
      INIT_39 => X"BBBBBBBBBBBBBBBBBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBB9BBB9B33AAAAED",
      INIT_3A => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBDBD",
      INIT_3B => X"0C0C0C0A0C0C0C0C0C0CEA55FFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBBBBDD",
      INIT_3C => X"FFFFDDFFFFDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD970F0E2C2C0C0C0C",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF31CA97FFDFFFDFFF",
      INIT_3E => X"0FCA113131993311AAAAEE53317799997755335553537777BBDDFFFFFFFFFFFF",
      INIT_3F => X"BB5555777777BBDB99BBDDDD775599EFCC530E0EEECC773375339933EE533111",
      INIT_40 => X"866686A8AAAA8688886686A8866688CC115577DDFD995599999977315599AA0F",
      INIT_41 => X"ECCCCC66EE99999933B9536486EEBB5531DBBB97971199CCA8EC88CCA866AACA",
      INIT_42 => X"866486CACCAAA8CACC0F779775EE866486A8AAEE6666648655771131CC6666CC",
      INIT_43 => X"8666EE0E535311EE55338844EEBB7555EE117753440ECA220E0EEE110FCA6688",
      INIT_44 => X"CCEC979753750ECCFFB9A82275FFEE44CC533397ECECEC0EEEEE118664CA11CC",
      INIT_45 => X"559777BBFFFFFDBBDDFFFF9731DBDDFFFDDBCA75DB75759797B9750ECCAA3199",
      INIT_46 => X"DDBB99DB970E53755397DBFDFFDDBBFFFFFFFFDDFFFFBB53FFDD9988863133BB",
      INIT_47 => X"DDDDDD99DBBB0F97FFFFFFFFFFFFFFDDFF99DDBB97FFFFFFFFDFDDFFDD9797B9",
      INIT_48 => X"DDBBDD5333FFFFFFDDBB97FDDB5397DDDB55DDFFDDFFFFFFFFFFFFFFDDDDFFFF",
      INIT_49 => X"4031FFDD99FDFD505130ECDBFDBBCC55DBB9979710103155FDDDFFDBDDFFFFFF",
      INIT_4A => X"FF77024464ECFDB97597758675FD97D9DB75DBFFDFDD9910EE2244224444AA64",
      INIT_4B => X"E6D7DBFFFFDD750CC650D9732E95B7532E2ECA40A4B79595FF9977FF322062EA",
      INIT_4C => X"20424244222222220066442288A8442066EC4220200000000000000000000022",
      INIT_4D => X"BDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDBDBDBDDDBB11664220",
      INIT_4E => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBDBDBDBDBB",
      INIT_4F => X"0C0C0AEA0C0CECEC0C0CEA55DDBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBBBBBB",
      INIT_50 => X"FFFFDDDDFFDDDDDDDDDDDDDDDDDDDDDDDBDBDDDDDDDDDDDD750F0E2C2C0C0CEA",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD0FEA97FFDDFFDFFF",
      INIT_52 => X"11EE31550E315353AAEE113333BB99775577537511EE3377BBDDDDDDFFFFFFFF",
      INIT_53 => X"BB775599977597BBBB99779977779977AA11CCCCAAAA3357535555357711EC53",
      INIT_54 => X"66EE11EC31BB9955866466A80FCC66EC553377BBDDBB7753BB9999113399AAEE",
      INIT_55 => X"EE8666EE753377993111CA868611BB0E97DBDBB997A8CA33979799DB55EFA8CA",
      INIT_56 => X"666488888686A8A8AA11BB779975CC66863111EE8864666453995533AA8864CA",
      INIT_57 => X"64A8311111EE1031CAAA666611EC97FD55EE31CA440E664453A888CA31A8A8A8",
      INIT_58 => X"A831B7977511EE220EDD3342CCDDEE663355117710EECC33CA10756486EECAA8",
      INIT_59 => X"DBDDBBFDFFFFFFBBBBFFDD0E75DDDBDDDD55AADBB953533131ECCA3175550E55",
      INIT_5A => X"B9BBB9DBBB97BB9953535399FDFF99FFFFFFDDBBDDFFBBEC99BBAA88CAA833FD",
      INIT_5B => X"DDFFFFB95555EF97FFFFDDDDFFDDDDFFFD55B95575DDFFFFFFFFFFFFB9977597",
      INIT_5C => X"FF551055B9FFFFFFFFDDDDFFDD75DBFFDD55DBDDFFFFFFFFFFFFFFFFDDDDFFFF",
      INIT_5D => X"86EADB9B33DDDB75FDFDEC75DD30CA73DB970ECAECDBFF97DBFDDBBBDDFFFFFF",
      INIT_5E => X"DDDD8642842EFD57CC3333A8BBFFDDFDFD73D9FFFFFF75444444244442422286",
      INIT_5F => X"0AFDFFFFFFDDB793959597DBB995FBDBB5D99742A6D9B997FFFD77BDF02062C8",
      INIT_60 => X"EE0ECA442222202022442288EFAA66A8CA882200000000002042222022000002",
      INIT_61 => X"BDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBDBBBD997777577977EFCA866666",
      INIT_62 => X"BBBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDDDBDBDBDBDBDBDBDBD",
      INIT_63 => X"0C0CEAEA0C0C0CEA0CECEC55BBBBBBBBDDDDDDDDDDDDDDDDB999B9DBDDBB9BBB",
      INIT_64 => X"FFFFFFFFFFDDFFDDDFDDDDFFDDFFDDFFDDBBDDDDBBBBDDDD750C0C0C0C0C0CEC",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD2FEC99FFFFFFDDFF",
      INIT_66 => X"11315533EC0EEC0E0E3175EE7555337753535377531175B999BBDDDDDDFFFDFF",
      INIT_67 => X"DD775577335399B9FFDD7731EFEE7533880FAACCA833557711EE3155310F3355",
      INIT_68 => X"33EE11EEEE7775EE866486AAEFAA6688AACAEEEE1177BB999977BBEECC77EE77",
      INIT_69 => X"88668631CA0E31EECAEE116466759775DBB9DB0FAACA97FFFDBBDDFFFF116633",
      INIT_6A => X"6464A8A8A8110E0FAA0EBB110E75EE66647597A886646464A831CC5386866686",
      INIT_6B => X"6488CC0F1188AA31A8CA64A8EC860E9999CCCC6444A8888631884488EC66A864",
      INIT_6C => X"EE75757575D9B9CA44B975862055ECAA557777EE86EE88CAA8EECA88A80EA886",
      INIT_6D => X"FFFFDDFFDDFFFFDDBBFF99A8B9DDDBFFFDECECDDBB75EE0E31A8EEDBFFFD5331",
      INIT_6E => X"73B9BBDBDB99FDFDDB990E0E31DD99DDFFFFFDDBDBBBDD10979786A8A8A811DD",
      INIT_6F => X"DDDDDBFDDB75EE77FFFFDDDDFDBBDDFFBB0E973155B9FFFFDDFFFFDD759797B7",
      INIT_70 => X"FD99A673D9DDBBDDDD993399DB77B9FFDBEE99FFFFFFFFFFFFFFFFFFFFDDFFFF",
      INIT_71 => X"515310100EFB97DBFFDDCAA82F9797CA773186ECBBFFFFBBDDFFDDDDFFDDDBDB",
      INIT_72 => X"DBBB66628473FD99EEAA0C2EDBFDBBFFDD30B9FDFDFD9944EE642242642EA675",
      INIT_73 => X"2CFDDFFFFFDD9595FFFF7575FB9597FDDDFDBB6484B59795FFFF99CC664262A6",
      INIT_74 => X"CACA864422202222222200111122228644202020000000002266000020000000",
      INIT_75 => X"BDBDBDBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBDBB77EFAA6664644466CA88A8",
      INIT_76 => X"BBBBDBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBDBD",
      INIT_77 => X"0C0CEAEAEAEC0CECEAECEA53BBBBBB99BBDDDDBBDDDDDDDB9777BBBBB9BB9999",
      INIT_78 => X"FFFFFFFFFFFFFFDDDDFFDDFFDDDDDDFDBBB9DDDDB9BBDDDD750C0C0C0C0CECEC",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDB0DECB9FFFFFFFFFF",
      INIT_7A => X"33995511EE0FCAEC0EEC110F33537597333375777733997799BBDDDDFFFFFFFF",
      INIT_7B => X"773355977777BBB9FFFFDDB933EE11EEAAEECCAAEE99BB5511310E1133BB7711",
      INIT_7C => X"BB5311993344446686868666866688A866CC990EAA11CC111155BB0F66330E53",
      INIT_7D => X"666688CAEC0EEE33AA751164665555DB99770F883197DDDDDDDBBBBB55AA11FD",
      INIT_7E => X"8664AAAA310FECECCAA853330E53CC6642EC31AA88666666A8A8CA75CA666666",
      INIT_7F => X"868666CACA88CA7511CC66AAEEAACACCCC8666446486868686866686886686CA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(28),
      ENBWREN => enb_array(28),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(28)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(28)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized45\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized45\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized45\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 29 to 29 );
  signal enb_array : STD_LOGIC_VECTOR ( 29 to 29 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFE7E0C7BFFE87E7C61FFFEF83FFFFFDFFAFFFFFFFFF0BFFFFBFFF7F20E040",
      INITP_01 => X"FFFE0EDEF03FFBFFFFFFFF3FFFFFFFFE461FFFFFFFFFFFFFFFFFFE0000000000",
      INITP_02 => X"FDFFBFFFFFFDFF0FFFFFBEFF7F98C00004000000000000980743BFFFD0033C32",
      INITP_03 => X"021FFFFFFFFFFFFFFFFFFF8000000070FFFFE7F04FBFFD03F7FE1FFFEFF37FFF",
      INITP_04 => X"000000000024001007427FC801033EF0FFFEA60FF0DBDFFFFFFFFF3FFFFFFFFC",
      INITP_05 => X"FFFFE7F0C7BFFD037DFC7FFFE7FF7FFFFCFFBFFDFFFFFF73FFFFFFFE7E889000",
      INITP_06 => X"7FFE2E1F63733FFFFFFFFF3FFFFFFFF6001FFFFFFFFFFFFFFFFFFFC000000000",
      INITP_07 => X"FCDFBFFDFFFFFF72FFFFFFFF7EC8800C030600000000001007C0FF0000078FFA",
      INITP_08 => X"003FFFFFFFFFFFFFFFFFFFC000000400FFFFF7F047BFFD02F9ECFFFFF3FEFFFF",
      INITP_09 => X"000400000000200001C1D8E1800D9FFF7FFE2737C2723FFFFFFFFF7FFFFFFFF8",
      INITP_0A => X"FFFFF7F063FFFD00F9F8FFFFFBFCFFFFF0FF9FDDFFFF7F1AFFFF7FFF7F08800C",
      INITP_0B => X"FFFF037BD747FFFFFFFFFF7FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFD0000000000",
      INITP_0C => X"F9FF1FFBFFE77F00FFFF7FFF010CC000011000000580200030C381EF0009FFFD",
      INITP_0D => X"9FFFFFF7FFFFFFFFFFFFE010000001C0FFFFF3F0637FF90463F07FFFF3F8FFFF",
      INITP_0E => X"0004210707E0202026C3C7FE10007FFC7FFF027F9F41FFFFFFFFFF7FFFFFFFFD",
      INITP_0F => X"FFFFFBF0677FF10487003FFFF3BCFFFFF9FF3FBBFFE67E49EF7F7FFE30044260",
      INIT_00 => X"CA337597DBDBFDB988CA0FCA648664AA553311AAA8CC8886640F6486CAEC8686",
      INIT_01 => X"FFFFDDDDBBFFFFFFBBFF5331DDDDFFFFDBEC99DB315377530F9799DDFD997731",
      INIT_02 => X"95DBDDDDB9B9DBDBFDDDB9970E1031DDFFDDFFFFFFDDDD0EECA886A831EE77FF",
      INIT_03 => X"BBFFDBFDDB77EC75FFFFB9BBBBBBFDFF99EC53EC75DBDDBBDDFFBB9955B97553",
      INIT_04 => X"FDFF53A8BBFFB93210EEA8CCECA833FD5311FFFFFDFFFFFFFFFFFFFFFFFDFFDD",
      INIT_05 => X"739733A8A8D9B9DBBB32A8CAEC979788EC646431FDFFFFBBBBFFDDFDFFFFBB97",
      INIT_06 => X"75332284C8D9FFFF32642EB9FFDDDBFDFD77DBFDDBDB52860E44242264512EFD",
      INIT_07 => X"2AFDFFFFFFFDDBD9FDFFB952D97350FBFFFFDD88A6DBDD77DDFFDFCC02444264",
      INIT_08 => X"4042424222226644202044AA6644200020202022000000002244444444000000",
      INIT_09 => X"BDBDBDBDBDBDBBBBBDBBBBBBBBBBBBBBBDBDBBBBBBDB75EDA8644286AA886442",
      INIT_0A => X"BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBDBDBD",
      INIT_0B => X"EC0CEACAEA0C0CEAECECEA31DBB9979799DDDD99BBDDDDB97799DDBB779977BB",
      INIT_0C => X"FFFFFFFFFFFFFFFFDDDDFFFDDDDDDDDDB975B9DB97B9DDDD530C0C0C0C0C0CEC",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBBECECBBFFFFFFFFFF",
      INIT_0E => X"77979755EEECCA86CACA0F53333353997799757555F1779999BBDDDDDDDDDDFF",
      INIT_0F => X"555399B9DBDBBB99BBDDDDDBDB9933CCCCCCEEAA11DDBBEF53B9CC3177B997EE",
      INIT_10 => X"5311EC11AA4466A88686646486883353868899770F53CC86AAEE557788CA11EC",
      INIT_11 => X"6686A8CAEC319755CC75CC64868831DB11A83131B999DBDBDBDDBB5311313177",
      INIT_12 => X"A86486CAECA8CAA8CA86CAECCCECAA6664A8ECCA868666640FCAA81131646664",
      INIT_13 => X"86AAA866860FCAEECCA88664AA8686666686646464646686A8866466646664EC",
      INIT_14 => X"CAB97597FDFDBB530E448631112242A87711A8CA8866868664CA668686CCA886",
      INIT_15 => X"FFDB5599DDFFFFDD99BB10BBFFDDDDFD75ECDB7531B9B9EE77FFDDFDB977DB0E",
      INIT_16 => X"75BBDDDD97B9B9DDDDDBFBDB9710EE75DDFFFFFFFFFFFD1042CCA8CA3131FDFF",
      INIT_17 => X"99FFBBB9B975EC75FDDB775397DBFDFF55CA0E0EB9DB9797DBDB999777FD3133",
      INIT_18 => X"DBFF998877FFFDBB97977530ECA80E97CA77FFFFFFFFFFFFFFFFFFFFFFDDDD99",
      INIT_19 => X"0E53990ECADBDB95750E7397B97533426464C873FDFFFFB977DDDBFDFFFFFFDB",
      INIT_1A => X"CC7742620CFFDFFF0E8673FDFFFFBBFDFD97B9FDDD99AA0ECC224442648630D9",
      INIT_1B => X"2CFDDDFFFDDBFBDBDBFDFF97B7B553FDFDFDDDA8A8DBFF77BBFFFF9B66444240",
      INIT_1C => X"424242422222442220206466444422222020200044444422EE55773366000000",
      INIT_1D => X"BDBDBDBDBDBBBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBB7731ED86CA86646262",
      INIT_1E => X"99BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBDBDBD",
      INIT_1F => X"ECEAEACAEAEA0CECECECEC53DBB9B99999BBDB99BBBBBB995599B9DD777577B9",
      INIT_20 => X"FFFFFFFFFDFDFDFFDDDDFFFDDDDDDBDDBB77DBDD97B9DBB9310C0C0C0C0CEAEC",
      INIT_21 => X"DDFFFFDDFFFFFFDDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFB9EAECBBFFDFFFFFFF",
      INIT_22 => X"33BBBB11CC88CAEC0E11EE5353EE11555533EC7511115577BBBBDDBBBBDDDDFF",
      INIT_23 => X"759777BBDDDDDDDDDDDDFFBBDBBB53EE33CC53CCEEBB75AAECCC88EE33317797",
      INIT_24 => X"646466444488CA0F8686A8A886885575EFCC110F53BB77EE775575B9A886EECA",
      INIT_25 => X"CAA8CAECEC0F7511CA0FAA6688A831EC863199337597BBBBBB75AAEE55AA8664",
      INIT_26 => X"A88664A8A8A886CACAA831EC8853AA646686CCCA86868664ECEE8631CA646466",
      INIT_27 => X"86888664A8ECAAA8CA8664A886A886A8AA646486646464868686868664646488",
      INIT_28 => X"A8B99997DBB955CA31CC64EE5544448677CCA8314486EC8866868686A8CCAA86",
      INIT_29 => X"DB3133DDDDDDFFFFDBBB33DFFFFFFFFF530EB99797B90E77FFFDFDFFB9B997EC",
      INIT_2A => X"77DDFFDB97B975FDFDB9B9DBDDDDB90EB9FFBBDDFFFFFF55A8B93131A8AA9977",
      INIT_2B => X"B9FFDD999753AAECDBB90E2EB7DBFDFF32A80E30B9D9B9DBB97599775375CA75",
      INIT_2C => X"99DD97888853D9FDFFDD97DBDB307530ECFDFFDDFFFFFFFFFFFFFFFFFFDDFD99",
      INIT_2D => X"8495FB755553EE109751B775FD756644A673D9D9DDDBDDDB537577DBFFFFFFBB",
      INIT_2E => X"0E332064EAFFFFFF30A8B9FFFFFF9797DB75DBFFFF998631EE22444484849751",
      INIT_2F => X"51FFFFFDFDDDFDFDDDDDFFB9729597FFFDFDDDCAA8BBFFB9BBFFFFDF68224442",
      INIT_30 => X"424242422220222222222200220022000000222064AA66228888884420000000",
      INIT_31 => X"BDBDBDBDBDBBBDBDBDBBBBBBBBBBBBBBBBBBBBBBBBBBBDBBDD75EDA864424242",
      INIT_32 => X"7799BBBBBBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBDBD",
      INIT_33 => X"EAECEAC8EAEAEAEAEAEAEC33DB9977B9BBBB977799BBBBBB557777BB97539999",
      INIT_34 => X"FFFFDDFFFFFFFFDDDDBBDDDDDDDBBBFDDB97BBDD97999997310C0C0CEC0C0AEA",
      INIT_35 => X"DDDDDDDDDDDDFFDDDDDDFFFFFFFFFFFFFFFFFFFFFFFFFF99CAECDDFFDFFFFFFF",
      INIT_36 => X"CC7711A8AAA85331EE110F77EEEE5511EEEC0F31313377997799DDBBDDDDBBDD",
      INIT_37 => X"EE53335577BBDDDDDDFFDDBBDDB933CCEC8675CC53FD31ECCCECEE755333B977",
      INIT_38 => X"886688EC88AAECCAA886ECEEA831B97775CAAA880E977575BBDD997553EC0FEC",
      INIT_39 => X"A88686A8CA3155105597CA6486A886EC75550E1031535531ECEECC8688644486",
      INIT_3A => X"AAEC8866CCEECACCCAA8CAEC64CCAA6644A8EC64CA88668688CA860FA8646686",
      INIT_3B => X"6664646488880F31A8CA6486CA5511AA8644888664646464A886A8A8648686A8",
      INIT_3C => X"A8977553B97730CC0E1144A833AA448653A864CA64CACC646464CA440F556664",
      INIT_3D => X"3353DBFDDBDDFFFFBB9999FFFFFFFFDD3177FDFD750E55FDFFFFDDB9B9B9B933",
      INIT_3E => X"DDDDFFBB77DBB9DDDDB9B7DBB9FDFD5053970E77FFFFDD5564333153ECA833CC",
      INIT_3F => X"BBFFFF993010A8CAB975A873FBB7DBFF30CA0E2E97FDFFFFB9973010310EA831",
      INIT_40 => X"97FFFD9966CA95B9DD97527375750EA877FFFDDBDDFFFFFFFFFFFFFFFFDDFFBB",
      INIT_41 => X"2C9595755566220E2F0E97EE7555446497FFFDFDFFDDDDB97599DB99DDFFFF99",
      INIT_42 => X"EC108642A6B7FFFF31ECFFFFBBFD9751DD77DBFFFFBB8897AC00424464EC7384",
      INIT_43 => X"97FFFFDBDBDDFFFFFFFFBB97DBB999FFFFFFDD0E6475FFDDBBFFFFDD88244442",
      INIT_44 => X"2264864222222222222222000022000000202022660FAA002264000020000000",
      INIT_45 => X"BDBDBDBDBDBDBDBDBDBBBBBDBDBBBBBBBBBBBBBBDDDDDDDDBD33A84262424220",
      INIT_46 => X"BBBBBBDDDDDDDDDDDDDDDDDDDDDDDDDDDBBBBBDDDDDDDDDDDDDDDDDDDDDDDDDD",
      INIT_47 => X"ECECCAEAEAEAECEAECEC3197995355DBDB99997597BBDDDB557599997755B997",
      INIT_48 => X"DDDDDBDDDDFFDDDDBBDDDDDBDDDBBBBBBB97B9B97597779997510C0C0CECEAEA",
      INIT_49 => X"DDDDDDDDDDDDFFDDDDDDDDDDFFFFFFFFFFFFFFFFFFFFFF97CA0EDDFFFFFFFFDD",
      INIT_4A => X"1197AA8888EE33ECEC553153CCEE31EEEECC7531111177755599BBBBFDDB9799",
      INIT_4B => X"CC99997777BBBBBBDDFFFFBBDDDB33CCCC860F88EE75533186CC7599EE77BB77",
      INIT_4C => X"334488CC88868664666686880F31EE99DDEEEE0E3153975555DDDB55DB773131",
      INIT_4D => X"8686AACCEEEECC53755386668686A8DBDB0E861131CC88CC33BB536486A8ECBB",
      INIT_4E => X"86AA886466CCECAA648644868688AA6642CA316686866666668888A8A8646686",
      INIT_4F => X"666466866486A8CA64EC6664CA31A84486A88664646486A8A864888664646466",
      INIT_50 => X"CA3131517575310ECC88666610EC20A855AA64A8A8CCCC644464AA8631538666",
      INIT_51 => X"3155FFFDDBDDFFFF9933BBFFFFFFDB99CA97FD9733B9FDFFFFFFBB75B9DB9997",
      INIT_52 => X"DDDDFF995397FFFFB9B9B99755BBFDB9EC5331B9DB9797996486663131CC75AA",
      INIT_53 => X"77DDFFDDEEECA8ECFBB92ED9D99797BB0ECAEA0E9797DDFFFD53EE300E0EEC51",
      INIT_54 => X"75DDFFFF10ECB7DBFFBBB92E0E30CACADDDDDB97B9DDFFFFFFFFFFFFFFDDDDBB",
      INIT_55 => X"B77375750E86EC0C5397DD77318684CA97FFFFDDFFFDFDBB2E73FD9797B9B930",
      INIT_56 => X"8677554462C8DBFF0E10FFFFFFDB7595FFB999FFFF9986756822424264CACA84",
      INIT_57 => X"DBFFFFDBDDFFFFFFFFFFBBBBFFFF99DBDFFFFFBB860EFFFFB9FDFFDFAA224442",
      INIT_58 => X"A8CACA64202222202200202200002200002222220022668888EC862000000000",
      INIT_59 => X"BDBDBDBDBDBDBDBDDDBDBDBDBDBBBBBBDDBB55115553EE11CA644242646466A8",
      INIT_5A => X"BBBBB9DDDDDDDDDDDDDDDDDDDDDDDBBBBBB9BBBBBBDDDDDDDDDDDDDDDDDDDDDD",
      INIT_5B => X"0FCAEC973131753397B97575755399DBDDBBBB755377B9B95597BB753177BBBB",
      INIT_5C => X"DDDBDBDDFFFFDDDDDDDDDDDDDDDDDDBB9797DB9953755353B9DB957597310E97",
      INIT_5D => X"BBBBDBDDDBDDFFDDDDDDDDDDDDFFFFFFFFFFFFFFFFFFFF77C80EFDFFDDFFDDBB",
      INIT_5E => X"B9316611EC777731CC77CCCACA11110E110F7531530E315377DBBB97BBDB9777",
      INIT_5F => X"10DDDDDDFDDDDDBBBBDDFFDD99B9BB11AA88ECCCCCCCB931A85399DB53EE9775",
      INIT_60 => X"AC666664868666888686A8CA75AA2233DB99BB97B9DBDD9755979775DB11CC33",
      INIT_61 => X"A8CC7777AACCCCCA5311666686AA317597ECCCEECA86EE77B9FF758811757755",
      INIT_62 => X"86CAA888A831AA0E0ECA668688888688648811A866AA666686A8AA8686866666",
      INIT_63 => X"4488A8CC66CAEC318664EC0FAA884464A8A88666646484ECEC86EE8664EECCAA",
      INIT_64 => X"A8CAECEEA8CACA0EEC88AA6431312266110E868686AACA8642A8ECA8EC866466",
      INIT_65 => X"DDBBDD5575DDFFFF5533FDFFFDDD9975A8B99731BBFFFFFFFFFFB9B9FDB95575",
      INIT_66 => X"B9DBDB979797DBDB975333AACA537575EC97B9DB97533033668666CAEC86AAEE",
      INIT_67 => X"75FDFDFF10AA860CFBD995FDB797B7B9EE86EAB97553DBFDB90E30DB53EC95B7",
      INIT_68 => X"959777DBCC86759997B9FBB975EC86C83177B97597DDFFFFFFFFFFFFFFFFDB99",
      INIT_69 => X"EC30106686EA735030999932A842A8A8C895FFDFFFFDFFDD73B9FDB9B7DBB90E",
      INIT_6A => X"C8DD554484C8DBDDA853FFFFFFDD7530DBDD97FD99CCA8B966224242640EEC42",
      INIT_6B => X"DDFFDFFDFFFFFFFFFFDDFDFFDFFFDDB9DFFFFFFFECC8DBFFBBDBFFDDAA446262",
      INIT_6C => X"A8646242422020220022CC6622644420000022228888EE979731440020000000",
      INIT_6D => X"DDBDBDBDBDBDBDBDDDDDBDBDBDBBBBBDBBDD99CCAAA864424242CA0CA886AAEE",
      INIT_6E => X"BBBB99BBDDDDDDDDDBDDDDDDDDBBBB99BB999999BBBBDDDDDDDDDDDDDDDDDDDD",
      INIT_6F => X"0FCAEC9731539755DBDB53313397BBB9B9999975557775975397B931ECBB99BB",
      INIT_70 => X"DDDBDDDDFDFDB9DDDD99BBDDBBDBFDFD9797DBB93153300E55B975779910EC75",
      INIT_71 => X"BB99BBDDDDDDFDBBBBBBDBDDDDFFFFFFFFFFFFFFFFFFFF75C80EFDDDBBDDDDBB",
      INIT_72 => X"5388CA9799995531EE33A8A8CACAEE97553331115331535377977577BBDBB9BB",
      INIT_73 => X"AA77DDFDDDFFFFFDBBDDFFDDBB97BB5564AAA888AACC11ECA831DB533355B975",
      INIT_74 => X"8A66EC0FCA8688888886CACAEC888688CA75B999BBB9BBDBDB5555BBDB5566EE",
      INIT_75 => X"66CC11EE865510EE7577646686CA77531153EFAA8833317799DDBB55B99979CC",
      INIT_76 => X"C8A6ECA886757597BBB93186CACAA886648831A8A8EC646686EC0F8686664466",
      INIT_77 => X"666688CC64A8CACCA864EEEECC316464668833EC4286880ECC668644CC970E75",
      INIT_78 => X"66CA110E88AAEC448888A866CC778622EC31868664A85386640F53A8CA644464",
      INIT_79 => X"BB5531EE97FDFF97EC75FFDBB9BB9931CA9753BBFFFFFFFFFFFFDBFDFDDB53CA",
      INIT_7A => X"95B99797FD97525295B999CCA80E0ECA860E7397DBDB10AA8810A88631A88611",
      INIT_7B => X"75DDBBFF3386860CB97552DBB775D9FBEC642FFB9595DB9750EC309730A875B9",
      INIT_7C => X"DBDB75B7CA84B9FF33CA50FBFD5564EC73B9FFDDDDFFFFFFFFFFFFFFFDFD9730",
      INIT_7D => X"0ECA8842860C959786CCEEA866CACACA84A8B9FFDFDFFF9953FFFFFDDBDBB930",
      INIT_7E => X"ECFF3588C80CFF32620EBBFFDFFFFD3075FD97B9EE22AA33224442424230A8A8",
      INIT_7F => X"DBFFDDFDFFFFFFFFDFFFFFFFFFFFFFDDDDFFFFFF53C8D9FFDDBBFFFFAA446484",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(29),
      ENBWREN => enb_array(29),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(29)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(29)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized46\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized46\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized46\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 30 to 30 );
  signal enb_array : STD_LOGIC_VECTOR ( 30 to 30 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFF0C2EED87EFFFFFFFFF7FFFFFFEFD9FE7FFFFFFFFFFFFFFFFF83000200800",
      INITP_01 => X"F9BF3FE3FFFF2E691FFF7FFE700462000000E10DA7E020400FC3D5F000101FFF",
      INITP_02 => X"1FEFFBFFFFFFFFFFFFFFFD7000200800FFFFFBF0FE7FFB058F051FFFFB39FFFE",
      INITP_03 => X"0601C617CA6000006781080000000FFFFFFF18DCC90FE3FFFFFFFF7FFFFFFEFD",
      INITP_04 => X"FFFFF9F040FFEA018D018FFFF831FFFEF9BF1FE29FFFAE1BBFFF7FFF97803008",
      INITP_05 => X"BFFF1DCDCA1FB0FFFFFFFF7FFFFFFFFF1FEFFFEFFFFFFFFFFFFFFFF000800080",
      INITP_06 => X"E07F3FE0FFFF38193FFFFFFB8F2000000613C65BCF3008004F000900000043FF",
      INITP_07 => X"1FEFFF6FFFFFFFFFFFFFFFE000000000FFFFF9F041FFE001BB11CFFFFDF3FFFF",
      INITP_08 => X"0433C01FF73808004F0000003010F0F6FFFE0EC9C83BF8FFFFFFFF7FFFFFB6EF",
      INITP_09 => X"FFFFF8F603FFE039FE19E9FCFDF7FFFFE0FF7FF6FFFF18187FFEFFFE6E222002",
      INITP_0A => X"FFFF8C73C1B6B1DFFFFFFE7FFFEEB6460FCFB64FFFF7FFFFFFFFFFE000000000",
      INITP_0B => X"60FF7FFFBFFF180077FEFFFF164200061A37A01FFFB80C001F800000F000F8F2",
      INITP_0C => X"0E5FBC1FFFE7FFFFFFFFFE0000000000FFFFF8F01BFFE03FFC3F7DFFFCF7FFFF",
      INITP_0D => X"1E6720067B3804003D80000000003EFEDFFF0F67C30004FFFFFFFE7FFFEEC616",
      INITP_0E => X"FFFFFEF01BFFF07BF8FFE7F8FCEFFFFE11FF3FED3FFF8C0007FFFFFF9F600806",
      INITP_0F => X"DFFE0FE7C009CFFFFBFFFE7FFFEDD24607193917DEC7FFFFFFFFF00800000000",
      INIT_00 => X"424242422022444402AA99CC648844220000006899CCA8AAAA42000020000000",
      INIT_01 => X"DDDDDDDDDDDDDDDBDDDDBDBDBBBBBBBBBBBBDB9731A8A88686881177CC444222",
      INIT_02 => X"DD9999DDDDDDDDBB99BBBBBBDBBB9999BBBBBB9B99BBBBBBBDDDDDDDDDDDDDDD",
      INIT_03 => X"0CCAEC973131533397B931CCEE757777BB997753975553B911779931119977DD",
      INIT_04 => X"9999DBDDDDDB99BBDBB9BBBBDDDBBBDDB975DB750F530ECA53775399750FCA51",
      INIT_05 => X"BBBBBBDDDDDDFFBB9BBBBBDDDDDDFFFFFFFFDFFFDFFFFF55A831FFDDDBDDDBB9",
      INIT_06 => X"119933EEBB33EE1111CA6686AA1077B9990F0FEC0E117577973377B9B99999BB",
      INIT_07 => X"1053FFDDBBDDFFFFBBBBFFFFFD99770F66ECA8AA7731A8A8CAEC55EE55DDB9EC",
      INIT_08 => X"4464ECECA8A8CA868686860FCA6466866686AA31DBB9B9BBBB995377BBDD0E53",
      INIT_09 => X"8686ECAA0E75B92F3311446686CA5555110FA831EE11EF3355333355EEAAEC88",
      INIT_0A => X"0EA833CAAA31970E75DB55A888AAAA8664A831EC88A886646653EC8666666486",
      INIT_0B => X"866486ECECEECC868866C8A8A6CA4286313197CA42ECCC11CA6444CA5397EC77",
      INIT_0C => X"A60E0E11ECECCA86CA8644888811A820CA0E31CA42CA0E6666CAEC8888644464",
      INIT_0D => X"EE64CCDB5397B9110E97DB97BBDDFF778631BBFFFFFFFFFFDFFFDBDBDB9795CA",
      INIT_0E => X"507351B9FDB97573DBFFDB532E319779CAA62ECAB9DB30CA86750EA85388CC99",
      INIT_0F => X"53DB97FD53648675B7CA53FBB975DBB9EC860EB75397FDBB530E55EE86CA3153",
      INIT_10 => X"FBFBDBDB72640E77AA860CB977CC642ED9B9DDDDDDFFFFDFFFFFFFFFFDFDB9EA",
      INIT_11 => X"0EA8EA6273B7DB53A8446642EC53CA53EC42CAB9FFFFFF5377FFDFFFFFDDD953",
      INIT_12 => X"0EFF1310300E9962E695B9FDDDFFFD9797FF990E2E86751000242244860E640E",
      INIT_13 => X"B9FFFFFFDFFFFFFFFFFFFFFFFFFFFFDDDDFFFFFF77C8B7FFFFBBFFFFCC446484",
      INIT_14 => X"424242428666442246CC11A8422200000000246611AA00226600222000000000",
      INIT_15 => X"DDDDDDDDDDDDDDDDDDDDBDBDBBBBBBBBBBDDBBDD990FCA0EAA335533EC444222",
      INIT_16 => X"77337799BBDDDDBB755597999999BB779999999999BBBBBBDDDDDDDDDDDDDDDD",
      INIT_17 => X"ECCACCB931735331757553EC0E7733BBDB55533375EE33751177973355755377",
      INIT_18 => X"55B9DDDDBBDBB999B9999997FDBB97DB75319753535331EC0E3131539931CA0E",
      INIT_19 => X"99DDDDBBDDDDFFDBBBBBDBFDDBDBFFFFFFFFDFDFFFFFFF53A831FFDDDBBBDB99",
      INIT_1A => X"9777CC8833CACC31AA64A8EC31779955970F55CCCACA10335375DBBB777575BB",
      INIT_1B => X"B933BBDDDFDDFDFF9999FFFFDDDDBB116686441175EECAAA750F881199BBCA86",
      INIT_1C => X"6664424264A888668686668886646686A8EC64A897DDDD9755997511BBFF9799",
      INIT_1D => X"661153A8A853970E33AA666686A8EC0FCAA8CAEE31ECCCCA6644444242424464",
      INIT_1E => X"9775ECCC11EE75EEEC9755A86466AAAA8666EEECCA66666666ECA88886666666",
      INIT_1F => X"66A86486CA75316686666486866464319731EC6486B997EE66A84231CA0E7553",
      INIT_20 => X"0CECAA97CC300E0E0ECCCA88CACA8642ECCA0E0E64CAAA44A8AA648831866464",
      INIT_21 => X"0E860E97315330975355DDFDFFFFFF338899FFFFFFFFFFFFFFDDDDB9300E5575",
      INIT_22 => X"31ECEEBBFFDFFFDD95B7B9B9DBB9FDFF30EC53C80E1010EC44A8A853DBEC0E75",
      INIT_23 => X"2EDBB9973366865353ECBBFDB9B7B997EC86EA3195B9FDFF303053EEA8CA0CEC",
      INIT_24 => X"DBDDFDFFDB8686EC86C85075AA44660CDBD9B9B9DBFDFFFFFFFFFFFFFFDBB9CA",
      INIT_25 => X"55CAA6C8B953EE10EE66664264A88655328664A899FFFF77DBFFFFFFFFFFDD97",
      INIT_26 => X"CAFD8AACCAA8CCC873FDDDFFDDDDFFD9DBFFBBA873EC99CC00224264CAA8420C",
      INIT_27 => X"DBFFFFFFFFFFDDFFFFFFFFFFFFFFFFDFBBDDDDFFBB86EABBFFDDDBFFEE648662",
      INIT_28 => X"644222428686666431CC6464642222000000AAEE226666F10F22002000000020",
      INIT_29 => X"DDDDDDDDDDDDDDDDDDDDDDBDBDBBBBBBDDBBDDBBDBBBB99955973375CA644244",
      INIT_2A => X"5333115599DBDDB9975575555597BB9977555577999999BBBBDDDDDDDDDDDDDD",
      INIT_2B => X"ECCAEC9911B97331759753EC75B977BBDB53117775313377115397EE33BB99B9",
      INIT_2C => X"53DBDBDDFDDBB997B9977575DBB975DB970E11115333110E530E3153770E0E0E",
      INIT_2D => X"77BBBBDDFFDDFD9999BBFDDDBBDDDDBBDDFDFFDDDDFFFD31A653FFDDBB77DD97",
      INIT_2E => X"9731AACC33A80FCC8888CCB99933335531EE330ECCECCCCC319799551133B9B9",
      INIT_2F => X"B9EC97FFFFFFFFFFDDBBFFFFFFDDFF55888844333131EE53B955CCEC97338677",
      INIT_30 => X"6666444464668886EC8686ECCA86A888EC0FA86664EE77335553997733FF9731",
      INIT_31 => X"8633A86453BB7573EC868686A8CCAA8886CACACA1188AA558842424464668686",
      INIT_32 => X"B953AAA811535531A8EC9775A844CAA86486AACA318864666466ECA8CA866664",
      INIT_33 => X"86CAA8CAAA970E866666CA97CA2031DBDB978664860E7588CA31CA730EEC9753",
      INIT_34 => X"0EECECEC31755533CAAA978664A864426464ECEEA8ECA842AA8864CACA866664",
      INIT_35 => X"86CA7597FD990EFD7775FFFFFFFFFD1055FFFFFFFFBBDBFDBB97977531CC0EBB",
      INIT_36 => X"530E53FFDDFFFFBB5297B9FFFFDDBBB9CCA82E750E64A88888CC445597A8CC0E",
      INIT_37 => X"2EFD75CAEC86A8CAEC75BBFFDDDBB9B7ECCA5173D9FBFDBB533053CAA8ECECA8",
      INIT_38 => X"DBBBFFFFFF3086732E51955264882E2E75B753DBFDDDFDFDFFFFDDFFFDDBDB0E",
      INIT_39 => X"53860C93B7CA103366448630C842C8DBDF32A8840EB9DB77FDFDFDFFFFDDB977",
      INIT_3A => X"889744224284CAD9BBFFBBDDFFFFDD97B9FFDDECCA86CC66444262C8CACA4051",
      INIT_3B => X"BBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9997FDFFBD868673FFFFDBFFEEEECA20",
      INIT_3C => X"8642422200648864646442424222000022220222222022466622200000000022",
      INIT_3D => X"DDDDDDDDDDDDDDDDDDDDDDDDBDBDBBBBDBBBBBBBDDBBDDDDDDDB116464866486",
      INIT_3E => X"75550F535599975353313333117599BB9955559999977799BBBBBBDDDDDDDDDD",
      INIT_3F => X"ECCAEE1077DD533353970EEC53977775B93111750E533153CA3131CA53BBDD77",
      INIT_40 => X"31BBBBDBDDDB99B9977553317575539751CA0E55EE3133EC753131EC0E533131",
      INIT_41 => X"B9B97799BBDBB997DDDDBB99B9DBDDBBDBBBDDBBDDFDDD31A855FFFDBB77B975",
      INIT_42 => X"97B9EFCA53CAAA86AACC335511CA53773131333131CCEEEE337533111155DD99",
      INIT_43 => X"B91175FFFFFFDDFFFFDBBBDBDDFDDBEEA8AA64CA755533EE5533EEEE3388AA53",
      INIT_44 => X"CACC0F1186648666A864CA31A888A8AA97DB9731A864A8EE55317753A897BBEE",
      INIT_45 => X"885386ECFDB9310ECA886664A8EF8888AACAA888ECA866EEEC66866486AA6642",
      INIT_46 => X"DD97750EEE97B955EECA31773188A886646488A875CA66866664CAA8CA866686",
      INIT_47 => X"C8A8ECCACA53CAA8648633FFAAA875FDFD53ECCA6464A886EC86EC53B9757531",
      INIT_48 => X"A83131EC75750ECAA8A811A864A80E6442860F8686CA6442A8CA66CA86AA31A8",
      INIT_49 => X"6453FDFFB90E0EDB3399FFFFFFFFBBECBBFFFFFFFDB9975375305397B9970EEE",
      INIT_4A => X"750E97DBBBDDBBDBB97397FDFFFFDB55CA66CADB9786A88888AA667555448686",
      INIT_4B => X"30FD5244868686862FDBB9FFDDB9FBB7EC307395D9FDFD759573B775CA510EEC",
      INIT_4C => X"7375FFFFFF9964304EB7DBDBA62EB7D997DB7599FFFFFFDDFFFFDDFFDBFBFD97",
      INIT_4D => X"505397B79597BBAA4262C8D9B7EC862FDBDB73EA97EC860EB9B9DBFDBB75ECEC",
      INIT_4E => X"44A642AAC88453FDBBFFDDB9DBDB742EBBFF77CA6666666642624E9550CAC895",
      INIT_4F => X"FFFFFFFFDDFDFFFFFFFFFFFFFFFFFFFFDBBBFFFF996686E8BBFFFDBBA8330E20",
      INIT_50 => X"4242424288ECCA64422222202222000022220000202064000000000020000000",
      INIT_51 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBBDDBDDDDDDDDD9BBBDD314264CAEC88",
      INIT_52 => X"5375113331335531310F1133CC319797775577999999535599BBBBBBDDDDDDDD",
      INIT_53 => X"ECCACAAA99BB530F2F0ECAEC7575539775EC0E75CA0F0FECCA31A8EC97B99733",
      INIT_54 => X"7599DDDDBBDD99DBB95331EC315330EC0EEC0E53A80E53ECEC31A8CACA7753EC",
      INIT_55 => X"DBDB7599BB993377BB995599BBBBDDBBDB999999DDDDDBECA855FDDD99977597",
      INIT_56 => X"BB97CACAEC66CC770E88100EEC0F53EC31EE0E11EEECEC0E5555CC117577DB99",
      INIT_57 => X"977733FFFFFFDDDDFDBB77DBBBDBDD310FAA86CCFD97CCECAA333333AA660E53",
      INIT_58 => X"31113311666664846464A8866486CCA80EBBB9DB53ECEC880EBBDD75CCCCBBEE",
      INIT_59 => X"8886A875DB550E0E31A88666AACA6688AAA88888AA86666466A8CA64CAEC8686",
      INIT_5A => X"97DB97737531B97531CA335355A8A864646466A80E3386646686668686666486",
      INIT_5B => X"8686EC950EEC0ECA62A897756499FFBB53A831CA64646488A8646431B9B97553",
      INIT_5C => X"EEECA853EC0E0EAACA0EA8AAA88611AA4264EC86A88686A686CA64446453FDA8",
      INIT_5D => X"AA97BB97CA1097B933DDFFFFFFFF75ECDDFFFFDD9997750E0E2E7397D9DB9530",
      INIT_5E => X"31C873B7DBFDFBFDDD5397FDDDFFDD32CAA86451B9CC6466644444CCECA8A886",
      INIT_5F => X"CC7553A8888684EAB9B9DBFDB7B9B997C83075B795B79752B7757595530E530E",
      INIT_60 => X"FD7555FDDD3242CA51FBFF97CAB7D99552B9DB97FDFFDDDFFFFFFFFFDDDBB975",
      INIT_61 => X"95DB0E525053CA4284A44EF9DBFDB72ECA2EB70EB9978673FFDDFDFFDD970E30",
      INIT_62 => X"4484A67775A6B9DD99FFDB7275B7722C97FF55CC8644444262A6D9FBFD509772",
      INIT_63 => X"FFFFFFDDBBFDFFFFFFFFFFFFFFFFFFFFFFDDFDFFBB8864C8BBFFFF3322CCCC22",
      INIT_64 => X"CA666464866486A6424222222220220000446444A6CAA8642000000000000000",
      INIT_65 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB9999B9BBEFA8CA644264A8AA88",
      INIT_66 => X"1153113111110E0E75330FECCC31559911339999999755757799BBBBBBDDDDDD",
      INIT_67 => X"EAEAA8A80E9797ECEC0ECA33B95353750ECA9797310FECECCCA8AA3133777777",
      INIT_68 => X"533197DBDBDBB9FDDB730FEA0E2E0CEC7351CAECCA0E31ECECCACA0EA85355CA",
      INIT_69 => X"B9975397777533315331119797BBDBB9DB977577DBDBB9CAA875FFFD97977597",
      INIT_6A => X"FDBBECA8A8AA31338888CCCCECCACAAACACACAEEAA0ECAEE3331103397979797",
      INIT_6B => X"75DBEEBBFDDBBBDDDDDDBBDDDDDDFF55EEEE64CAFFBB3111EE5553EC8655DDFD",
      INIT_6C => X"CCEC888666648686866664866686A8A866EC5375315375EC539797FDBB3333AA",
      INIT_6D => X"88869597B910EC0F318686868866EEA8AAAA86666664646464668666A8A8CACA",
      INIT_6E => X"ECB99775DBEC7553ECEC31311086EEA864646686EC3386668686866466646486",
      INIT_6F => X"86CAA8530E5575868431978686DDFD3364EC318664868664868664AAEE9753EE",
      INIT_70 => X"53A8A80C2E0E9753CA971086AA64A8AA424286863164ECCA86EC646666317564",
      INIT_71 => X"CAEEEEEEEEFDFDFD77DDFFFFFFFF0E53FFDFDBB9B95375530C5173B9B995FBB7",
      INIT_72 => X"86EC53B7FDD9FDDBDBB9DBDBDBFDFFDB0ECAA886977586666688664466CAA864",
      INIT_73 => X"88CCEE10CC866473FD5597B997D95052A8C89595502E0E30B99530EC7530CA53",
      INIT_74 => X"DDDB0E75B97486620CD9DBEC55FFFDBBB9D9D97577FFFFDDFFFFFFFFFFB930EC",
      INIT_75 => X"950E0EDB756462C80CB7B9FDDBFDFFB952530E86A8DD7530DDFFFFDF32EECAEC",
      INIT_76 => X"6484A8BBBBECDDB90EB9B997B7D9B74E97FD7530644242626251FDFFFFEE5295",
      INIT_77 => X"FFDDDDDDFFFFFFDDFFFFFFFFFFFFFFFFFFDDFFFFDBB92EC8BBFFFF5524444466",
      INIT_78 => X"EC644242A686424242422020204222424444668664CACA862220200000000000",
      INIT_79 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB77EF86A864428666880F644242",
      INIT_7A => X"0E0EEC33113133EC7775EEECEC3155330E5575979799B999979799BBDDDDDDDD",
      INIT_7B => X"CAC8C8CACA31970EECA8CA7531ECEC53ECCCB9B953ECA80ECA86CA33EC31530E",
      INIT_7C => X"313175DB997577DDB99551EC510CEC0E300EA831ECEC0CCACA0EECA8CA0E0ECA",
      INIT_7D => X"B93111330EEC0E0E7575539755779997D9977555977553C8A875DBBBB9777573",
      INIT_7E => X"BB33A86464A8AA8886AACACA3188A80E3175EEEC33330E550E31557599315377",
      INIT_7F => X"0EFFEE11FDDB97BBFFFFDDBBDDDDDDEE86A886867597753153539986CAFDFDB9",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(30),
      ENBWREN => enb_array(30),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(30)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(30)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized47\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized47\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized47\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 31 to 31 );
  signal enb_array : STD_LOGIC_VECTOR ( 31 to 31 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"11FE3FED7FFFA4007FFDFFFFAD600800466740007A7A00003C0200020008021E",
      INITP_01 => X"0A19F80E3EFEFFFFFFFFF81000000000FFFFFEF01FFFF07BB9FFE2F0FE6FFFFC",
      INITP_02 => X"74E3E0203D3B000078000002001C00066FFE0FCF8343D7FFFFFFFC7FFFF9D806",
      INITP_03 => X"FFFFFE701FFFE07BF1FFF9706ECFFFFC18FE7FF4FFFFAE106FF9FFFFB8180800",
      INITP_04 => X"6FFE5FCF8E671DFFF7FFFE7DBBF0CA0C0832301C7CEDFFFFFFFFFC9000000000",
      INITP_05 => X"19FEFFFCFFFFCC805FFBFFFF9818088250E370301DBB00007C860000001E23FF",
      INITP_06 => X"00F332361ECDFFFFFFFFFFE030000000FFFFFE721FFFE07FE3FFFC317EDFFFFC",
      INITP_07 => X"18CBF0600DBB0000460600000002317F3FFE7FC73E6F3FFF87FFF47E2BF8C20C",
      INITP_08 => X"7FFFFE721FFFE07FC7FFFE3DBECF3FFC103E7FFE7FFFF010DFF3FFFE30080000",
      INITP_09 => X"27EEFF86EE7E4FFF8FFFD63E1BF8000800D286063F8DFFFFFFFFFC0000004000",
      INITP_0A => X"10000000273C00001E1027E606000018009FBC242400000037000000000FFFBF",
      INITP_0B => X"009006062E1FFFFFFFFFF080000010003FFFFE6717FFC0FF9FFFFEDFFE039FF8",
      INITP_0C => X"609DB00E0000020007000000000FFE9F0584DB872EFF1F7D37FFF23B19E08000",
      INITP_0D => X"1FFFFC770FFFC07F3FFFFFEFFC1FFFF80000000000000000000003F018010038",
      INITP_0E => X"05389B23B6FF9F3F37FFEE2841E20000001880000E1FFFFFFFFFF9C000004000",
      INITP_0F => X"0000000000000000000003F0000500700199008300000000010000000003FDEF",
      INIT_00 => X"6488CACA646464868664CCEE0EEC8688648686AACACA33CCECA8AA3177FD5544",
      INIT_01 => X"64CA5397DB31CAECCC88868666A855CACCEC8866666666666686866486860EEC",
      INIT_02 => X"A877B99797EC2ECCCA510E3197CA55EC6464668664CAAA646466646466666666",
      INIT_03 => X"CA0E86EE86977720A8FBB9428675750ECA53EE868664A8C886868686A8ECAA64",
      INIT_04 => X"30CA75EC750EEC0E860E53CAA86486886444424453A8CAA8A8EC64CA64ECEC42",
      INIT_05 => X"8631B93131DBDDDD77DDFFFFFFB9ECB9FFDDDBDBFD7553312E7397FDFDDBDBFB",
      INIT_06 => X"C8B9B7B7DBDDFDBBB9DBDB5297D9FDFD50CA3142CA53AA4486CA86AA88886664",
      INIT_07 => X"8888A80EEC868673FF100E75B7B775EC84C8B7B9952E2E95B97595EA7597CA31",
      INIT_08 => X"77FF52500E970E42EA2E0E6433FFFFFDB9B9DBB910DBFFFFFFFFFFDFFF558688",
      INIT_09 => X"30A697FF0E20A82EB9FDBBFDBBDBDDFDFFFF99CA44EC0ECA99FFFFBB8A4486A8",
      INIT_0A => X"6662A699BB33FDB90EDBFFFDBB75722EDBD9753020446462A6DBFDDDBB8650D9",
      INIT_0B => X"DDFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF97FDBBA897FFFF5744646486",
      INIT_0C => X"2220404042424242202042422086868666222020202022220000202000000000",
      INIT_0D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDD538664848486CC11CC444242",
      INIT_0E => X"CCEC3177531155EC11550F11115511EE317575757577B9B9BB99B9BBBBDDDDDD",
      INIT_0F => X"AAAAA8CA30CC0FECEACAEC530FCCEC33310EBBB90FCAA8ECCAA8ECEC0E310EEC",
      INIT_10 => X"0E3175B9771075DD7553310E0CCAEA0C0E0CA65331ECCAA8A8CAA886EC0E0EEC",
      INIT_11 => X"B9770E31310C0C2E53DBDBDB97539997755375337553ECA8A697DB7597535353",
      INIT_12 => X"55AA646464A81111A831CAA886A897757533A833EE110E5375331153970E0EB9",
      INIT_13 => X"86BB33CAB9DB7777FDFDFDDBB9FDBBA888EC88CC0E7577B9B953CA86B9BB5355",
      INIT_14 => X"6486A8A8646464868644EC33DB97ECA886866464666688EEEA66A8ECCA779986",
      INIT_15 => X"86977373B9ECEEAACA88668666CCECA8A8CAEC88888888666666666464A80ECA",
      INIT_16 => X"CAEE0E75952EEC30ECCA5353556455556466646666A8A8646466664466666464",
      INIT_17 => X"EA7553754253EC2053FF976442EC97510EB90ECAA864CACA86A831A8A8CA8686",
      INIT_18 => X"0C64103073A8A8A8C8A6A85331646486EE66444477AAAAA8ECEC228866A8EC42",
      INIT_19 => X"643195C897FDFFBD77FFFFFFDDEEEEFFFFFDFDDBB9D9950E75D9B9B9DBFFDB97",
      INIT_1A => X"0CB950B7DDFDFFDDB995B9979571959573EA536433330E4486866653A8A8CC64",
      INIT_1B => X"66666475758664ECD9530EDBB975FDCCA60ED9D9B97550D9952ED953C875CA86",
      INIT_1C => X"EEB950EA0CDB5262959584A83173DBFDB9BBFFFF5397FFDFFFFFFFFFFF324466",
      INIT_1D => X"5073D9524284CA77DFDDDBFFFBD9B9FDFFFFFDFD97A88453ECB9FFBB886686EC",
      INIT_1E => X"6664A6BB9977FFB9BBFFFFFFFFDD972CDBFDDBEC22444262C8DDFFDB94E8B795",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFDDFFFFFFFFFFFFFFDDFD97DBDD88CADBFF774466CA86",
      INIT_20 => X"2062A6C88442424242426688CAEC646442202020000000000000002200000000",
      INIT_21 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBFDB955EF8833AACA3386424242",
      INIT_22 => X"CC0E33775553EECA33990FEC5311CC11555599BBB9999999977797B9DBDDDDDD",
      INIT_23 => X"CACAA8CA31ECA886A8EC5331ECCA0EECCAAA7799EEA886ECA8A8EC105331ECCA",
      INIT_24 => X"0EEC0E5377EE55DB31310E2FCAA8C8EA2E3186EC0EEC0ECAA6A8A8A80E53ECCA",
      INIT_25 => X"77970F0EEA0C530E55FDFDDB9753979799537555310E0CA6A675B9555533EC31",
      INIT_26 => X"5564CAAA31B999EFAA5511CCA877DBB9CAAAEC111033CC557797555375535377",
      INIT_27 => X"AA7555CC97DB9953BBFDB9BB9797BBAAA8316611115553DD99336666337797DD",
      INIT_28 => X"64646464666464A8866464317511758686A831EC44885353537531313175DB55",
      INIT_29 => X"A8750E33330EAAA81166666666310FCAA8A8CCCAA8666464646444446486A886",
      INIT_2A => X"8486860E9753CA530E44557573A6B7976464646466A8A8646486646486646464",
      INIT_2B => X"A631EC75CA86646455B97542A8CA752EECB90E75A842C8A6A6EA530E646488A8",
      INIT_2C => X"2EA6EC2E30A6A6A888A8660E75A84264CCA8426497A8426431CA22CCCC863164",
      INIT_2D => X"880EC811FDFFFF9775FFFFFF3188B9FFFDFFDDDDB97353757397DBDB97DBB90E",
      INIT_2E => X"0C5373FBFDFFFFFF7373FDFFBB5330DBFD55AA643333ECCA10A864EC86EEEE44",
      INIT_2F => X"668686773086860EB97550D9FDB9DBCA0C53B7FBFBB795D9532EFBB72EB9CA44",
      INIT_30 => X"C80C9575DBDB0C4095B78495FD50507353B9FFFF97B7DBDDFFFDFFFFFFB96666",
      INIT_31 => X"B9FF324262C64EB7DFDDFBFFFDB9D9FFFFFFDDFDFFDDA88666EEFF9964646431",
      INIT_32 => X"88A6A6DD9797FF99BBFFFFFFFFFFFD30B7FDDDAA22444442A6D9FFFF2E0CDDD9",
      INIT_33 => X"99FFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFDDBBDBFFECA8D7FB7720865164",
      INIT_34 => X"A8EC0C2EA6422266CA6464CACA64204062844220202000200000002000000000",
      INIT_35 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBBDDDBBBBBDD993199770FCA64424262",
      INIT_36 => X"CAEEEE53117531CC5397CC88110EEE75337799BB9997B9BBB9779999B9BBBBBB",
      INIT_37 => X"CAA8A8A8CAA8868633753331CACA300EA8CA0E5388CA31C886A83131EC0E0EEC",
      INIT_38 => X"CAEA2EEC53CA53750E97312F0CCAC8C8530EA886C8EC31ECA6A686A8970EA8A8",
      INIT_39 => X"31ECCACACA539797B9DBDBDB530E97B9DD533177EC0CCAA6A630977553310CCA",
      INIT_3A => X"CC86310E33DD99CCCC1111EEBBDBB90E88CC330E0E333377DBB9533175759775",
      INIT_3B => X"CACC973355FDFF9733DBB997B90E97ECCC990E53339910DDFD116466CC99BB31",
      INIT_3C => X"A866646486EC86648464668666660FCA86EE550ECACCEC0EEC5375DDB999DBBB",
      INIT_3D => X"640EA8EECA0E0EA8A8866664883331868688AA66444464444444446464646464",
      INIT_3E => X"A88664EA9553A85331CA0E5331C85353866464646488CA646466644264646464",
      INIT_3F => X"846442310E4262A87531A86275EE75B7DB75303086EC8686843131A888A886EC",
      INIT_40 => X"ECCA5173ECEACACA668686CC77EC426466864464EE864264866466ECECA8EA64",
      INIT_41 => X"310ECAB9FFFFFF1055DDDDDDAAA8BBFFDBDBDDDB97502E97B9B9DB97305353EA",
      INIT_42 => X"A853B99799FFFFFD3030DDFFFFFD5375FD77103364AACAA8AA888675AA668664",
      INIT_43 => X"6664A8DBCC4466CACCEC0E0EB9BB5388CA31B9DBB9DB75B90E31FBB997DB1086",
      INIT_44 => X"53ECDBD9FDFF7744115520EE7755500EC8EC99FFB975FDDDDDFFFFDDDD774466",
      INIT_45 => X"FD996482EA95FBB9FDB7D7DBDBB9DBFFDFFFDDFFFFFF7742A8A875FB520EA897",
      INIT_46 => X"448464B92E53FF99BBFFFFFFFFFFFF522E97754242424262C8FBFFBB30BBFFB9",
      INIT_47 => X"C897FFFFFFFFFFFFFFFFFFFFFFFFDDDDFDFFFFDBDBBBFFF0CAFBDB3242CAB9EC",
      INIT_48 => X"66644242424244EEEECA644242204242CA0E8664202020200066AA2000000000",
      INIT_49 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBBDDDD750F0FCCAACA86422242428664",
      INIT_4A => X"AAEC1153315353530EEC86CA5333EE3399BBBB995399DBDDDBB9BB99757799DB",
      INIT_4B => X"CACAA8A8A886A8A89911CA31CAA80CEC0CA8ECCACA31538686ECECCACA1131CA",
      INIT_4C => X"C8C8EC2E2EC8303053B953532FA8EAEACACAA8A6A8ECA8EAA686A6C831CA86A8",
      INIT_4D => X"33AAA8EC3197B97575B9B9977553DBDBB975EC53EC0F0CA6A6EC2E312F0E0CC8",
      INIT_4E => X"0E5331A830B9B9EE66553133BB75B9CC8811CACA103375535355315399751133",
      INIT_4F => X"A8640FCCCA759799315533CC335555EE75DB53B9537531BBBB88AAAA887577CC",
      INIT_50 => X"8864646486CA64646464A8A8310E0E970E31757553B90E7531A831FDBBDBBBBB",
      INIT_51 => X"44EC0F31CA0E310ECA646686A8CACA8686868664446464444464646464646464",
      INIT_52 => X"86EA0C86EA0ECAEAECECA8CAA6A8CACACA86646486A8A8646486644464646464",
      INIT_53 => X"A8ECCA86846486A875CA200EFD533197B9CA0E535353A8A886EC0C64EC31A886",
      INIT_54 => X"A8A886ECEC0E0EA88664A886A88688CA42444464866486864244EC3175AA8664",
      INIT_55 => X"A886CA1133333388AACCEE1188A8CCEEECEC0EECC82EB9DBFDDD97ECCA300E86",
      INIT_56 => X"66CA0EA8AA331030CAAA0F559975CCA8CCCACCEE46668844666666EC88648686",
      INIT_57 => X"6688AA55AA4444644464646488AA66666688AAAAA8CC88AA66A8ECCACACAAA86",
      INIT_58 => X"FD0E50D9B7745464668864A8A6EA0C2E0ECACAB9DB75FFFFDDFFFFDD54EE4466",
      INIT_59 => X"33866271B7DBFDB9FB92D7DBDDDBFDFFFFDDDDFFDDFFDDCA2EB7C895FDFD30B9",
      INIT_5A => X"44426430C873FFBBDDFFFFFFFFFFFF972EB9AA22444242600CFDDB5253FFFDB9",
      INIT_5B => X"A4C897FFFFFFFFFFFFFFFFFDFFFFFFDBDBFDFD975255DDAAA6DBFFCC422FFF77",
      INIT_5C => X"42426242424286AAAA8622202042424264CAA80F4400000000CA880000000000",
      INIT_5D => X"BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDB7EAA642EE3166866464424242",
      INIT_5E => X"CACA0EEC0E310FECA8CACA75975511117775997755BBBBBBDBDBDB9775979997",
      INIT_5F => X"CAAACAA88686A8CAB9AA8875EC86A8ECEACAA8A8EC0F0E8686CAA8A8CA0E3386",
      INIT_60 => X"C8A8EC310EEACA0E977553ECEAA6C8EC0ECA8686C8EACAC8A664CAEC86A8A8A8",
      INIT_61 => X"EC880E0EEC53959773979775977597DB97530E0EECEC0C86A6EC300E0EEC0C0C",
      INIT_62 => X"EECA75CA0E7775A831DB339999777753ECAACC317797B953EC3397BB7531CA75",
      INIT_63 => X"CACA8686EC11EE3311EEECAACC31EE867577CCDB0EA875B90E44EECA86977777",
      INIT_64 => X"4464648686866484848486CA53310E5375BB5597B9750EEC73EC860E53DBFD99",
      INIT_65 => X"64CACAA8EE0E0E0EA864648688668686ECCC8864648666646464646464646442",
      INIT_66 => X"C8ECECA68686A686ECEAEACAC8CAC8EACAA8646464EC0F646464646466646464",
      INIT_67 => X"86310E62868486A675EC2053DB0EA82E0E860E53CAA68464A6A686A6312E0CA6",
      INIT_68 => X"8686423175CAA6868686646486A8CA0E424242648664648622CA97B975A88664",
      INIT_69 => X"66666444446686AAAACCAA8AAAAAAA866664648664CCFDFDFDFFB930C8CAA8A8",
      INIT_6A => X"6666666688666666666644666666666666666666666644666666666464868664",
      INIT_6B => X"88AA888888464488666666664422466666664444444466444466666464444466",
      INIT_6C => X"FF970CD9F90EEC864264A64E2E50B795B9BB3053FD77DDFFDDFFFFFD32AA6666",
      INIT_6D => X"44402EFDFDB7D7B79592D9DDFFDDFFFFFDFFFFFFFDFFFD970EDB0C4230DB53BB",
      INIT_6E => X"444264EA2CDBFF99DDFFFFFFFFFFFFBB95BB442222446440C6D9FD9795FDFD97",
      INIT_6F => X"A6A6C897FFFFFFFFFFFFFFFFFFFFFFDDFDDB97B9DD0ECC668431FF10420CFF79",
      INIT_70 => X"426242424220424222422242204264424433AA66000000002020000000000000",
      INIT_71 => X"99BBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBBDDB951C8CC330E0EEC6442424242",
      INIT_72 => X"A8A8CACA0E55118886CAEC555311310E75535533779999B9DBB9B99997979797",
      INIT_73 => X"CAAAA8A6CAA886A8ECCCA80E318688EC0CCA86ECEEA8A88686A886A8A8CAA886",
      INIT_74 => X"C80CA8CACAA8EC30B95353CAA8CA0CC8ECCAA686A8ECECCAA686CAC8A8ECA8C8",
      INIT_75 => X"86A85353EC0E97753175DBB9979975B9B93153EA31312F86A6EA0EEC31CAA8C8",
      INIT_76 => X"11667553A8330ECADB3375DBFDDB0E530E88EE3053979953CCCC979755550E53",
      INIT_77 => X"CAEC84A8CA31EC31CAEC0E5375ECEC6433CA44B90E86B90EAAEE53CA88AADD77",
      INIT_78 => X"6486A6EA8664A6CA8464426486CC331075B975535311CA310EB930CA53B7D9B9",
      INIT_79 => X"64866486CA86AA106664646486CA8686A8A88686666464646466646464446464",
      INIT_7A => X"A6CA8684A6846486ECEAEAC8C8A6C8ECECA8866466CAA8646464646466646464",
      INIT_7B => X"86A8C864A68484300E64642E0EA8EA0E6486EACA646264640C8686A6CAC8310C",
      INIT_7C => X"866464CAECA886A886848464A80E860EA84244424464644442317553CAA8EA64",
      INIT_7D => X"66888888AAAACDCDCFCFCDCDADAAAAAAA8888686868877FFFFFDBB50EAEAA8EC",
      INIT_7E => X"8AADADCFCD8A8A66666666668686666666668866666646466666666666666666",
      INIT_7F => X"88888866868886888866AC886688884666666666446666666666666666666688",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(31),
      ENBWREN => enb_array(31),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(13),
      I1 => addra(15),
      I2 => addra(12),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(31)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(15),
      I2 => addrb(12),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(31)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized48\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized48\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized48\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 32 to 32 );
  signal enb_array : STD_LOGIC_VECTOR ( 32 to 32 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"004800000C7FFFFFFFFFF800020000000FFFF8331FFFC0F63FFFFFA3FE1FFFF0",
      INITP_01 => X"03232080000000000C0400006301FDFF47FE12A030FC3E7833FFEE781BF28000",
      INITP_02 => X"07FFFC373FFF80E4FFFFFF89FE3FFFE00000000000000000000001E300000016",
      INITP_03 => X"A3FE02E1F979FCF487FFC84006F1400000C01000187FFFFFFFFFC0003E000000",
      INITP_04 => X"0000000000000000000001E0000000142303318160000000040000008E20FDFF",
      INITP_05 => X"0000101018FFBFFFFFFFC0007000000003FFFC103FFF82EDFFFFFF8CFF27FFE0",
      INITP_06 => X"22069101A1000000000000000C087FCF83FE196DF2F1DCE03F7FC060067A0000",
      INITP_07 => X"00F7FC0017FF82D9FFDFFFC47C00FCC00000000000000000000000E020000004",
      INITP_08 => X"93BE194E20FFFDF9F73F80600C2300000031001008FFBFFFFFFFE22060000000",
      INITP_09 => X"00000000000000000000006020000000606FD001A080000000000000000809BF",
      INITP_0A => X"0001000089F9FFFFFFFFFE20000000000077FC0000FE0049F811F98000000000",
      INITP_0B => X"70D5C00781802000000000000000003B91DC184609FFFDF9BFF7866006010000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000020000000",
      INITP_0D => X"D19C1B227BFFFBCC345F0040003000000000000011F39FFFFFFFFDC000000100",
      INITP_0E => X"000000000000000000000000000000247013C00EC10000000000000000000009",
      INITP_0F => X"0000008023A7BFFFFFFFF9800000000000000000000000000000000000000000",
      INIT_00 => X"DFFF5250FB950E664486EA2E95FBFFFFFFFFDD97FD75DBFFDDFFFD55A8668888",
      INIT_01 => X"40E8B9FFDD92D7DB2C70D9FDFFBDFFFFFFFFFFFFFFFFFFFF55EE0E4284A80EDD",
      INIT_02 => X"4686624E51DBFFBBFFFFFFFFFFFFFFB90E3322422242646251FDFF30CADBDDAA",
      INIT_03 => X"86A8A6E875FFFFFFFFFFFFFFFFDDFFFFFFFFBBDDFFCE46888484B93340C6B9BB",
      INIT_04 => X"2042866464EC53AA44222264A866642222442220000000000000000000000000",
      INIT_05 => X"99BBBBBBDDDDBBDDDDDBDBDBDBDBDBDBDB99979755CA648686666464A8ECCA42",
      INIT_06 => X"86A8CAEE5331EC86AA0E759753313133557775779999BBDBDD977799B9997799",
      INIT_07 => X"AAA8CACACAA68686A875A8EC0E66A8ECEAA686CAECA8866686868686A8CAA886",
      INIT_08 => X"C8EAA6752ECA1010B9DB5331ECEC51EA0ECAA88686A888868486C8A8868688AA",
      INIT_09 => X"ECEC5330CACA313131539955335597DB313153EC310F2F84A60C0E0E0ECAA8A6",
      INIT_0A => X"A8CCBB9788EC64CA0E0E77BBFD97EC88CAECB999557533ECEC3375750FECECA8",
      INIT_0B => X"EC0CCAA8A8533153750E0E5175DB97648666860ECAAABBAA31EE97A8A886EEEE",
      INIT_0C => X"EE0E0EC88664310C8484ECEC86A8CA0E975131B79753EC750E75757595B997B9",
      INIT_0D => X"646464CA0E0EA88866646464A831EA86866464886664646464866464646486A8",
      INIT_0E => X"64CAA86486A8A884A8CAECEAC8A8CAEAEAA88464868686866464646464646464",
      INIT_0F => X"A862A8A686642EDB86860C86C8CAD95142CA53EC86A664860EA6C8A8EAA8A884",
      INIT_10 => X"6664848686868686A886646464CAA8A8A84242424264866484ECEC0C86300E64",
      INIT_11 => X"ADACACCDCDCDCFCDCDCDCDADADACAAAAA88686868686CADBFDB930ECECCA0E31",
      INIT_12 => X"CFCFCFADADACACAAA888888888888866688888888888AA8A888888888AAA8AAA",
      INIT_13 => X"8888888866CAAA668888CDAA88AC88668A8888886666666666886666888AAAAD",
      INIT_14 => X"DFFFBB73B7720E6464640E0C75FFFFDFFFFFFFDBFFDB97FDFDFF778686888888",
      INIT_15 => X"2CB5FBDBD970B6950A7072FBFDBBDDDFFFDDDFFFFFDDFFFFDD8844862EC884D9",
      INIT_16 => X"88A80CFB73DBFFB9FFFFFFFFFFFFDDBB0E886442424284A4B9FFDB86A6D9CA40",
      INIT_17 => X"6686A8A8A831FDFFFFFFFFFFFFFFFFFFFFFFFFFFDF3546886484B999400CB955",
      INIT_18 => X"64A80E1031979788422242424422222220202020220000000000000000000000",
      INIT_19 => X"BBBBDBDDDDDDDDDDDBDBDBDBDBBBBBDBDB0F86866464646242424286CA864242",
      INIT_1A => X"88A8CA0E31ECEC86EC31310E11775599535355997799BB9955757597BBBB9999",
      INIT_1B => X"AAA8A886868686C83031A8ECEC64CAECCA64AA55EC868686CAA886CACAA88686",
      INIT_1C => X"CAA8A6ECCA300E860EB95375EAA8EA0EEC0EA8A68686CAA684868484868686A8",
      INIT_1D => X"31ECA8A8CA3031753197750E537597750E53CAEE10ECEAA4C60CCACACACAA8CA",
      INIT_1E => X"3199B9997786A80EECB9B97555AA6453B99797537553A88675B93131CA0EECA6",
      INIT_1F => X"75C80C8486EC530E75530E9575B97564646486A8AACA11EE100E3366AACC2231",
      INIT_20 => X"53ECCAA8331155CA64CA53CA6486868897DB7553DB53EC0EB7750E753195FBDB",
      INIT_21 => X"64646464CA75A866646486A886C8A88664646686646486868664646464646486",
      INIT_22 => X"C8310E62A6C8C884A8C8EAEACAEAEAEACA868484886664646464646264646464",
      INIT_23 => X"C8A82EA842A897304286C8C8A6EAFD0E8686515586CA62310CCACAA8CA86A631",
      INIT_24 => X"86A886A8A886868688A8866464A8CA84646442426464644284A6EA0CA897CA64",
      INIT_25 => X"CDCFCDADCDACCDCDCDCDCDCDADACCCAA888686868686862EB99773ECCAA8CAEA",
      INIT_26 => X"ADADAD8C8CACAAAAAACCCDAC8AAAAAAA8A8A8AAAAAAAADADAAAAAAAAADADADAC",
      INIT_27 => X"86666888668866886888ACAA8A8AAA66888AAA88888AAA88888A88688AACADAD",
      INIT_28 => X"DDFFFDD9F9D9720E86422EECEA53B9FDFFFFFFFFFFFF30B7FDFD3266A8888888",
      INIT_29 => X"FBD9FDFBFB50924E50B52CB7DBB9FDFFFFDDFFDFFFFDDDFFFFEE4264B79740CC",
      INIT_2A => X"8A860EDB31FDDDB9FFFFFFFFFFFFDFDD9924444242642E8495DB0EA6D9976430",
      INIT_2B => X"44668888A8C80EBBFFFFFFFFDBFFFFFFFFFFFFFFFFDD88666664CC332286CA66",
      INIT_2C => X"A8335533EECC6422222022222222200000002022002000000000000000000000",
      INIT_2D => X"BBDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDB73A68462626286A864646442644242",
      INIT_2E => X"66EEEC3131ECA8860E533311537733770EEC557777DB995577B997B9DBDBBBBB",
      INIT_2F => X"AA8886866486A6A6A664A8CAA884A6A8A884A831A86486A8A8A8A831A864A886",
      INIT_30 => X"A6A6A6A6860E0EA6CC310E530EA62EECA6A8A8C8A686EAC884848484848686A8",
      INIT_31 => X"86EC312F53533153EC97530E75DB750E7353CACCEEECA6A4A60C2EA8CAC886C8",
      INIT_32 => X"30757599EC640FCA53977775A844CABBDBDBEC319751A8EC30750ECACAECCAA8",
      INIT_33 => X"3186ECC8C8640E750E75B73095DB0F446464A82E53866455883311449955CA31",
      INIT_34 => X"A86442A83175AA86846464CA0E868664CC97B93097300E75DB75ECCA3097FDB9",
      INIT_35 => X"646486866462A8A8646486CA6486868686668866646464666442446464646284",
      INIT_36 => X"2EEC0E6486C8A80CEAC8C6E8C8C6C8C8C8A66486866464646464846464646466",
      INIT_37 => X"A6EC538642A8978664EAA6C8865197A673EAECB9A8A88651A6EAECC88462A875",
      INIT_38 => X"86A80C848664646466A886646486A88664426242424264626484C8EAEA75A684",
      INIT_39 => X"ADCDADADADAAAACDCDCDCDCDACAC88A88886868686888684309595ECA886A8EA",
      INIT_3A => X"ADAD8A8A8AAAAAAAAACDACAAAAADAAAA8A8A8AADACAA8A8AADAAAAAAABABCDAA",
      INIT_3B => X"86866688664444AA8868ACAC8A8AAA6868888A888AACAC8868888AAA8AAAADAD",
      INIT_3C => X"EC9955759597CAEC8642ECEC664488EC77B9B9999952CAEAB9B9EC8688668886",
      INIT_3D => X"DDB7FDFDFB52750C3072EAD99550B9FDFDFDFFFFFFDBB7FBFD104464EC974422",
      INIT_3E => X"6844881064757597FFFFFFFFFFFFDDBB7924224422CA974070FFCC4EFDC884BB",
      INIT_3F => X"446666888888A8CA75FDFF99ECB9FFFFFFFFFFFFFFFF88666486666622444488",
      INIT_40 => X"EE9731EC86424242202222422222000000000020202020000020000000000000",
      INIT_41 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFBFB51CAC8EC0FA8868653EC646488EE",
      INIT_42 => X"AACAAAA80EA864CC759755337753310E11CA33BB997597DBDBB99799DBBBDDDD",
      INIT_43 => X"AAAA86848464A88684A80C0ECA64A80E868486C88684A8A8A8A6EC316466A886",
      INIT_44 => X"A6A6A6640E53ECCAA8EC0CA6CA860E97CA86A8C88686A6A6A6848484868684A8",
      INIT_45 => X"100E310EEC53310EECEC75312E97535533CC88A8A8CAC8A4A65053CACAC886A6",
      INIT_46 => X"868853CA84C8ECCAB999DD75535353DBDBFD310C9795CA1053B9973175ECEC0E",
      INIT_47 => X"0E86EA31A8642E950ECA5395B9970E448686A853534286758631CA86B9B975EC",
      INIT_48 => X"4264646442646464646442A8B9EC64864286CACA0E86EC9553EC31510E0CB9DB",
      INIT_49 => X"646486A886648686646486A68464646466868664444244666442626464426442",
      INIT_4A => X"73840CA884C8A8EC0CC6C8C8C8C8C6C8A8EACA64646464646464846464646464",
      INIT_4B => X"847395CA8666A842EC300CEA0CB7310ED92EC853A86486EAA8A8A88684EACA75",
      INIT_4C => X"A6CA738664846464446444644284A66464626242624264646484C8C8C8A88464",
      INIT_4D => X"ACACAAACAAAAAAACCDCDADCDCCAA8886A686868688A88686A80E0CEACA8886CA",
      INIT_4E => X"8A8A8A8A8AAAAAAAAA8A8AAAACAA8A8AAA888A8A8888AAAA888A8A8AAAAAACAC",
      INIT_4F => X"66868688664444AA88688AAC8A8A88468A8A8868888A686888AAAA888AAD8B8B",
      INIT_50 => X"2244664444442244444444444444446466866666666666648888888886666666",
      INIT_51 => X"300C302E0EECCA868888A830ECA8CA2E3075999975EEEC300EA8666688CC6644",
      INIT_52 => X"44426486426464EC7575757577970ECCA842444444668820EC5364EC30206411",
      INIT_53 => X"4466888888888888A60EB9526431DBBB97759797993344646466666622446888",
      INIT_54 => X"A886424220224242422264864220222020202020424286A64220000020002244",
      INIT_55 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB9B9DB7564A8CA53A84486CCEC",
      INIT_56 => X"31A888EC3186A80E77B9539953A8AA33973197757575B9DBDBDBBBB9B9BBDDDD",
      INIT_57 => X"AAAA86868686CA8664A6ECECA664CA0E8464848464A6A886CACAECA8868686A8",
      INIT_58 => X"84A6A884C8302EEAA6A6C8A6A686CA75ECEC86A8A886A8C8868484A6EA8686A8",
      INIT_59 => X"53EC310E0E51530E0E0E0E51EC51B9970FA6A8CAA80E0A84C85153EAEAA8A8A6",
      INIT_5A => X"42CA88CA7586CAB9DDFFBBBBFFB9BBFFFFDDDB9997538630D9B975310EA8A831",
      INIT_5B => X"77CAA8958642EC97B70CECB7B953CC64646442759742CCCCAA0EECCCEE773164",
      INIT_5C => X"648464424242646464646262A8A86484866464648486A8A684A851B953663197",
      INIT_5D => X"8686868664A8A864646464A8A6626486868664424242646464A8A68484646464",
      INIT_5E => X"B9ECC8A66484860C0CCAEAEAEAEAEAEAA8EA3162646464646464646284646486",
      INIT_5F => X"84509773A86464425131EA0EEC0CEA95B72EEAA6646484A686848484EA975350",
      INIT_60 => X"86EC518664866462446464646264848484646462426242646486648684A8C862",
      INIT_61 => X"88888888888A8AAAAAACCCCCAA8886868686868888A8A88686A6A6A8A6868664",
      INIT_62 => X"AB8A8A8AAAAA8A8A8A8A8A8A8A88888A8A88888AAAACAC8A88888A8888888A8A",
      INIT_63 => X"66666666664444886688ACAC8A686666668888AAAA666668AA8A888AABADADAD",
      INIT_64 => X"4444444444444222424444444444646664644444446666666666666666666666",
      INIT_65 => X"6866686666466868688866666868666688888868666666646666686868884646",
      INIT_66 => X"2222424286884286AAAAA8888866448844224444662220424422224400228868",
      INIT_67 => X"44666666668686868886AACC88AACCCCAAA88888886622646666242242446644",
      INIT_68 => X"20202020204222224242644420202042864220204242A80E8664A88822002222",
      INIT_69 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDDDDDDDDD53660EDB77CA2242866442",
      INIT_6A => X"EE44880ECA64CC53B9555355CAA8537731AAEE335575BBBBDBDBDDDBBBBBBBDD",
      INIT_6B => X"AAA8866464A6A864648686A6648484866464866464A88464EAC8A8A8886464EC",
      INIT_6C => X"86A6EC8486ECEAC8C6EA0C0CEAA8CAA8A8CA8686CA86A8C884848484A686A8A8",
      INIT_6D => X"CAEC5331EC0EECEAEC53EC2E2E95B731EC86A8A8CAECA684C875CAC8CA84C8EA",
      INIT_6E => X"CA9753DBBB6431FFFD9999FFFFB9B9DDDFDDFFDD31A80E759731A888110FECEC",
      INIT_6F => X"970EA8DBEC20ECFB75EACA75DB97CA4286EC44B9B964533364A875A822CC1188",
      INIT_70 => X"6484646284846464626264646264848464A884A6A6846464648686A80ECA860E",
      INIT_71 => X"868486868686868664866464646486A866444464426264626486A68464648484",
      INIT_72 => X"0E75EC646484A60EEAEAEAEACACAEAEAC886EA84646464646264646484646486",
      INIT_73 => X"842EFD97A86464A6A686A60CA4849595502EA8A664628484646284C82EB7B7EA",
      INIT_74 => X"86868664646464646464646262626286A86442646464426462C80C868630EC64",
      INIT_75 => X"868666868888888AAAAAAAAAA8868686868686A8A8A8A8868686A6A6C8866484",
      INIT_76 => X"AD8A8AAA8A8A8A8AAAAA8A8A88888AAAAAAAAAAAAAAAAA888888666666668688",
      INIT_77 => X"66666666666444664668ACAA68686868688A8AAC8A4688AAAA8A8AADADADADAD",
      INIT_78 => X"4644224444444444224444444444664444446466666666668686666666666666",
      INIT_79 => X"8A8A8A8AAD8BADAD8CAD8A8A8A6A6A8A88888868666868664646466868686846",
      INIT_7A => X"222222228ACC4488CDAA888AAC66688A6644444466242222442288442288ADAD",
      INIT_7B => X"446666666666888888888AADADACACACADACACADACAA664288AA462222226668",
      INIT_7C => X"422020204242424242222064642020424222220022204286CA86868822002022",
      INIT_7D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBB1144225597EC424264864242",
      INIT_7E => X"64CC0EEC86A82E0E0FEC31CCAA33313131CA5375755397DBDDDDDDDDDBDBBBDB",
      INIT_7F => X"AAA886646284646466EC8684648684846464646486EC86860CA8A6868686A8A8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(32),
      ENBWREN => enb_array(32),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(32)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(32)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized49\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized49\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized49\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 33 to 33 );
  signal enb_array : STD_LOGIC_VECTOR ( 33 to 33 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"3103C01600004000000000000000001C51FC5B067BFFFD98154E006101700000",
      INITP_01 => X"000000000000000000000000000000000000000000000000000000000000002C",
      INITP_02 => X"487E027073FFF9D22612047803600C000000000070BFFFFFFFFFE10000000080",
      INITP_03 => X"0000000000000000000000000000003C61230032200040000000000000300008",
      INITP_04 => X"00000000F29E7FFFFFFFE7000000000000000000000000000000000000000000",
      INITP_05 => X"202000241000000000000000843400000C7CC27377FFF000F02600100020CC00",
      INITP_06 => X"000000000000000000000000000000000000000000000000000000000000001C",
      INITP_07 => X"04FC407369FFFC0804488C200002C00000800000664EFFFFFFFFF00000000000",
      INITP_08 => X"0000000000000000000000000000000C2040000100000000000000001400E262",
      INITP_09 => X"01000000065CFFFFFFFFF0000000000000000000000000000000000000000000",
      INITP_0A => X"6002000100000000000000001000237F00FCC0F16BE3F81C00678C3822000800",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000020",
      INITP_0C => X"607CE0F10FE3F1D823E70C7300810C00020000020438FFFFFFFFE00000000100",
      INITP_0D => X"000000000000000000000000000000302006040000000000000000001000037F",
      INITP_0E => X"0000000334780FFFFFFF8020601C000000000000000000000000000000000000",
      INITP_0F => X"0030000000000000000000000000077FE47CE00117F3731833832C3300420200",
      INIT_00 => X"86868664A8EAEA0CCA530C0EEC86ECCAA8A6A8A6C88686868684A686846486A8",
      INIT_01 => X"86CAEC11AA0EEE0EAA31CACA53B70CA8CA86A8CACAEC8664A6750EECCA84CA31",
      INIT_02 => X"6675FFFF336497FF97B9FDDDFD7597DDDDDBFDB9B911EE5331ECA80E31CCECA6",
      INIT_03 => X"EC97EC73EC20CAB72E0E0E0EDBFDEC42A8774453534253312044A8A8443333A8",
      INIT_04 => X"64646284A6A66462626284A684648686868684C8A8848686846486105353CA84",
      INIT_05 => X"84426486A8866464646486648688866464426464648664644464646464648462",
      INIT_06 => X"64C8EA64646484EAECEAEAC8C8C8EAEAEA31A864646486646264646464646486",
      INIT_07 => X"CAECD95184848695C864A6C884C65073507384846264A8A68684860CEC7395EA",
      INIT_08 => X"64646264646464426462646264626284A86442648664646440CA51CA7553CA86",
      INIT_09 => X"666666868888A8AAAA8888A886868686866486A8AAAAAAAA8686A6A8ECA68686",
      INIT_0A => X"ADADAA8A8A8A8A8A8A8A8A8A8AAAAAAAAAABADAAAAAA8A688866666666666666",
      INIT_0B => X"444444666644446666666868886846668A8A8A886668ACAA888AADADADADADAD",
      INIT_0C => X"6644244444444644242242444444464666664666666686668686866666666666",
      INIT_0D => X"8C8C8AACADADADADADAA8AAAAAAAAC8A68686868666666666646664666686868",
      INIT_0E => X"22222244AA8A46666A8A8AACAC46AA8A44244266886602022266662246AAADAD",
      INIT_0F => X"4466666666688888688AADADADADADADADADADAD8AAA882288AC682222448868",
      INIT_10 => X"2222424242626442202040868620222222200000002222640EA8422200002288",
      INIT_11 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDB972FA86464A80FA842424222424242",
      INIT_12 => X"6610315386CAECEC33CA315331310E110E97975375533377BBDDDDDDDBDDFDDD",
      INIT_13 => X"AAA864646464646486EAA86464EAA66286A8848484866486CAA8868686868664",
      INIT_14 => X"A8A6848486EC3053CA310EA8A886868686A862EA300EA86486648486648664A8",
      INIT_15 => X"A8860EEC860E31EC86A8C80ECAEC53EC86A8CA868631C864A650310E0EA684A8",
      INIT_16 => X"4275DDDBCA86BBBB55DDDDDDFF9799FFBBDDFD7597AA6455970CCA53AAEE0E86",
      INIT_17 => X"642EEACA0E8664A6A895FBB953DB3142A8EC42A8A88697A8420C5331646486AA",
      INIT_18 => X"A8646262C8EA866264620E97CAA886A8866484848464A6C88686A6EC0EEAC884",
      INIT_19 => X"64648686868686646486A886646464644284866486A8864442424264626262A8",
      INIT_1A => X"84C80CA6648462A6CAEAEACACACAEAEAEC95EC646464CA846464646464646464",
      INIT_1B => X"A60C73EC6442CAB5C8842FA862CA5173ECC8648464628486CAEA0C2E84EC73CA",
      INIT_1C => X"86868686846444646464646464648464646442646464646284EA2E2EFB97A884",
      INIT_1D => X"6666668666668688AAA8A8A8A8868686866486A8CACAAACAA88686A8ECA8A6A6",
      INIT_1E => X"ADADAC8A68688A8A888A8A8AAAABADABABADAAAAAA8A68666866666686666666",
      INIT_1F => X"44444466664444666644666688684488AD8A8A68688A8A888AABADADADADADAD",
      INIT_20 => X"886644444424446624224466664466688A8A6866666666666666666666664444",
      INIT_21 => X"AD8C8CADADAD8A8A8A8A8A6A8AAD8A6866666666666646466644666666666668",
      INIT_22 => X"22422244886844888C8C8CAC6846AA4622224444CAAA00224466222488AD8AAD",
      INIT_23 => X"444666688A8A8A8A8A8AAAACACADADAD8CADAA8A6A8A8A2268AC68222268AC46",
      INIT_24 => X"222242424242204264644220424220222220002220202064A886A86622002222",
      INIT_25 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDB9750DA6840EB933A642424242424242",
      INIT_26 => X"10310E0E64EC2ECA31ECEC0E533175ECCA5575995555775399DDFDDBBBDBDDDD",
      INIT_27 => X"AAA8646464646464A6A8848486CA646486EC8684CA866464C8A8648664646464",
      INIT_28 => X"A6A6848664A8ECCA86C80E86A8A8C8A6310C64860E75EC646462A886646664A8",
      INIT_29 => X"0C2E2F0EC8EAEAA8A8CA0CC8865197CAC8C8C8846486A684A6A8EC0EEAA686A8",
      INIT_2A => X"C8BBFD0EA8109973DBBBDDFFFD53DBFDBDFFDB0FCCCACACAA884C8CCAACAA8A8",
      INIT_2B => X"A6A8A664535362A6CA73FDFD7531EC205353888644860E628495D97386200E75",
      INIT_2C => X"31A862A8EC0C866462420E73EC0EA8A8ECEAA6C8A6A664CAC8A6C8A6A8C8A6A4",
      INIT_2D => X"646486A8A88664646486868686646442646484A8A886444242424242626242EC",
      INIT_2E => X"C8C8EC0E84646486CAEAEAC8A6C8EAEAC8CACA866464EC864264646464646464",
      INIT_2F => X"62EC73C86262A6A684C80C6284A6CACAA66286846264648464A875EAEA53ECA8",
      INIT_30 => X"86868686846464646464646464848462A6CA646464646464C8A6840C7375C884",
      INIT_31 => X"666666868686666686A8A8AACAAA888686868686A8A8A8A8A8A88686CA8686A6",
      INIT_32 => X"8A8A8A88688A8A8A8A8A8A8A8AABADADAA8A8A8A8A8866666666666666666666",
      INIT_33 => X"4444446666444466664466666666468AAC8A68688AAC68688A8AADADADADADAD",
      INIT_34 => X"6688664444242444442244666666666668886866666666666666666666666646",
      INIT_35 => X"8D8D8D8A8A8A686A8A8A8A686866464646464646444646464646444646464646",
      INIT_36 => X"224422448A6802AAAD8AACAC464688222244662244442222444422688A8D8D8D",
      INIT_37 => X"666668888A8A8AABABAA8A8A8AAA8AABAB8A8A6868AC8A2466AC68222266AA46",
      INIT_38 => X"42424242422042AA86864242CA8620202020202020202042CCA8A88686442200",
      INIT_39 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDBDBD90D86CACA644242424242424220",
      INIT_3A => X"EC0E31EE645353A88655ECEC537775A80E7575330E53975597DBDDBBB999DBDD",
      INIT_3B => X"AAA8A886646486CA0FCA846486EC646264846486C8646466CAA886646464A8EC",
      INIT_3C => X"C8A6EAC8868686866464866442A83184750EA686CC88AA866464868644A8A888",
      INIT_3D => X"EACAECCA860CA884860EEAA60CEA62840CEAA664310C848484CA53ECCAA686C8",
      INIT_3E => X"86B9BBAA53C8EC75B7D9DBB9970EDBDBDDFD5330DB77A8648486A6A830ECECA8",
      INIT_3F => X"C8A68664CCB9A66233DDFFDBFD758464EC53EC4464868664A830B975A8427597",
      INIT_40 => X"8464620CEC30C88464626464648686C80C0E2ECAC8C80CCAA62E0EC8A6EA2EEA",
      INIT_41 => X"64A8CAA8A886646464866486C864426444446486644264426264424464646264",
      INIT_42 => X"EAA8A8C8A6A68484C8EAEAC6C6E8EAEAC8648664646486844264646464646464",
      INIT_43 => X"84EA2EA862646262A631A8848484628484848662626464648484A884C8C8EA50",
      INIT_44 => X"646486A8868464646486648664848464A6CA648486866484866464A67595EA84",
      INIT_45 => X"88888888A88886668686668688A8AACAAAA8868686868686A886868686868686",
      INIT_46 => X"68688A8A8AADADADADADADADADAAABADAD8A88888A8868666666666666668688",
      INIT_47 => X"64444466664444666466666686884488AA8846688A88688A8A8A8A6868688868",
      INIT_48 => X"4666686666664622222222446646464446666666666666666666666666666664",
      INIT_49 => X"8C8A8A686868688A8A6846464644664446464446444646464646444646464646",
      INIT_4A => X"44442244AC6802AA8B8A8A8A4468682422226646440022224422448A8B8C8C8A",
      INIT_4B => X"8A8A8A8A686A8A8AADACAD8A8A8A8A8A8A8A8A8A8A8CAC4644AC682222426846",
      INIT_4C => X"A86420422222446622204242424222222200220022424488AA44202064864222",
      INIT_4D => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDDFD2F8442204464424242644264CA",
      INIT_4E => X"CACAA844CA553366CA75EC533131A8A8103175973155B9B997B9BB977577BBDD",
      INIT_4F => X"A8A8A6866464CA0E868686A886646464A8646484646264CACAA8866464666486",
      INIT_50 => X"EAA631C884A831A6ECCA646666AAEEAAECCC8686B9CA64C86464648664A888A8",
      INIT_51 => X"A8A8AA886688888686532FA8C80C512E0ECAA8CA972F8484A4EA7331308684CA",
      INIT_52 => X"429711AA778675FBDBFDDBCC86CADBBBD9512EB9FDEE64A6ECEC862E9531CAA8",
      INIT_53 => X"C8A8EC6464ECA66233FDB997FDFDCA423053CA64646442865355979786AACC11",
      INIT_54 => X"6262620EECEAA88662A6846464626484EAC80CA6A8A82E0EA630537395B9B753",
      INIT_55 => X"64CAA8866464646464866284CA86646466666486846242626242426464646464",
      INIT_56 => X"C8A6A664A6A6C6A4A8C8C8C8C6C8EACA84848686646464626464646464646464",
      INIT_57 => X"8273958462646464A6A8848684C80C84A6C8A66262A68484A68484A68484E82C",
      INIT_58 => X"648686EAC8868464646486A88686848486846464646464C8A88453A8C8CAA684",
      INIT_59 => X"88AAAAAA8888868886868686868686A6AACACACACACAA8A8A886868688A8CAA8",
      INIT_5A => X"AA8AABADADADADADADADADADADAA8A8AACAC8A8A8A88886686666666666688AA",
      INIT_5B => X"444466666644446464666666666644AA8A66468A8A88ADACAA8A888888888AAA",
      INIT_5C => X"6646668888666644422222444644444466666666666666466666666444644444",
      INIT_5D => X"8A8A8A8A8A686868664646464444444644444444444644444444444446464444",
      INIT_5E => X"222202468A462266688A8A68248A46222222688A8A2220222222888B8A8A8A8A",
      INIT_5F => X"8A8A8A8A8A68688A8A8A8A8A8C8A8A8A68888AAD8A8AAC6822AC462222226666",
      INIT_60 => X"62406242222222222220004464644242220000002244CE77CC22224422868600",
      INIT_61 => X"DDDDDDDDDDDDDDDDDDDDDDDDDDDDFDFDDDDDDBEC62624242424242648664CAEC",
      INIT_62 => X"ECA886EACA0CEA64A8CA97530FCA66AA305331310E537799BBDBDB979797B9DD",
      INIT_63 => X"AA88646664CA31A88686868664626264A88662646264A8A8A886866466A80EEC",
      INIT_64 => X"C8CAC886A686CA8430EC6484EAA8CA10A8646486970EA8A864626464666686AA",
      INIT_65 => X"A8A80EEC86CA2E0E0E97318666999953ECA8EAEA0C538684A60C2E0CEA860E2E",
      INIT_66 => X"64A842CA3030FDFBFDFDDBCA64CAB7975353FD53A8428695750CA69797CAEEA8",
      INIT_67 => X"A853538684A6A684A6752E75B7FDCC2275DB3164426442647755330F86CCEC53",
      INIT_68 => X"6242860FCAA8868484C88484A686A684C884A8CA86EC302ECA95DBB7B7B7530E",
      INIT_69 => X"848686646464646264646286EAA6CA8888A86464424242424264424262626464",
      INIT_6A => X"A6A6C884A6A684A8A6846466868686A886648686646284646264646464626464",
      INIT_6B => X"64EC0C6484848484846464C8C82E518484EAEC62840E8484A4C8A6848284C8A6",
      INIT_6C => X"A8A8A8A8CACAA8866664868664646484EC866464646484C8A6842E2EC8A6A6A6",
      INIT_6D => X"AAAAAAAAA8868686868686668686868686868686A8AACACACACACACACACACAA8",
      INIT_6E => X"ADADADADADADADADADADADADAD8A88AA8A8A8A886888868666686866888888AA",
      INIT_6F => X"4444666666444444444466666666448866668AAD8A8A8A8A8A8AABADADADADAD",
      INIT_70 => X"4646466666666644222222444444464666666666464644444464666666464444",
      INIT_71 => X"8A8A8A8A68664646464646464444444444444444444444444444444444444646",
      INIT_72 => X"222222468A462266AA8A8A4646AA242222246AACAC22202222668A8C8C8D8A8A",
      INIT_73 => X"8A8B8A8B8A8A8A6A6868686868686866468A8AAB8A8A8A6A028A462222224444",
      INIT_74 => X"221075A842422222426464539753A8402020000000668866866422AA8686A664",
      INIT_75 => X"DDDDDDDDDDDDDDDDDDDDDDDDFDDB753131ECCAA66444424266AA31EC42426420",
      INIT_76 => X"CA643030EC75EC86A80E75970F64CACACAECCAEC33531133759799B9B9DBBBDD",
      INIT_77 => X"A88886A886CA86628686864444646264866486646686A886A886646466CA3131",
      INIT_78 => X"ECCAECCAA8A88486CA31EC6486A80EA8A884646486AA53EC62646464864464A8",
      INIT_79 => X"88A87731CA8653B92FA6A886A8EC0E31CAA830CA5195848484CAB753A8643053",
      INIT_7A => X"A886A80EA8B9DBFBFDDDFF3344A83310ECD9FD7586867575ECA8A8530EA8EE66",
      INIT_7B => X"53970EA6C80CC8C886529797B7B764CA53759564444464C8CACACC8666CACC31",
      INIT_7C => X"6444A8CAA88686848484848686A6A686A6A6ECECEA0C0C0CEC535097520C2E2E",
      INIT_7D => X"A6CAA6626264646464644286ECA8866464A86442426242424264866462624264",
      INIT_7E => X"A684848484A684A68886866666866686A8848484646484626264646464626464",
      INIT_7F => X"A8ECA88484A68484A6C80CB7C8C8C8A664A6C86464A6848484C886626284C8C8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(33),
      ENBWREN => enb_array(33),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(33)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(33)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^ena\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  ENA <= \^ena\;
  ENB <= \^enb\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FF7FFB79F0D080000000000000000000000000000000007BFFFFFFFFFFFFFFFE",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"0000000000000007FFFFFFFFFFFFFFFEFFE7FFFFFFFFFFFFFEBFFFFFFFFFFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFCF000000000000000000000",
      INIT_04 => X"FFE7FFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFEC000000000000000000000000000000000000DFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"00000000000000010FFFFFFFFFFFFFFEFFF7FFFFFFFFFFFFFFFBFFFFFFFFFFFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC800000000000000000000",
      INIT_09 => X"FFF3FFFFFFFFFFFFFFF6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFEFFFFFFE200E00000000000000000000000000000000003FFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"000000000000000010FFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFD7FFFFFFFFFFF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE083FE0000000000000000",
      INIT_0E => X"FFF9FFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFE0EFE80000000000000000000000000000000021FFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"0000000000000001C0FFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFD7FFFFFFFFFF",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCE07F000004000000000000",
      INIT_13 => X"FFFDFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFE3FC000080000000000000000000000000000081F1FFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"000000000000000001F77FFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFBFFFFFFFFFF",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFC6000C0000000000000",
      INIT_18 => X"FFFEFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFC0F00000000000000000000000000000000001BF3FFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"00000000000000000137FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFAFFFFFFFFF",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF01E38380000000000000",
      INIT_1D => X"FFFF7FFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFF947F3C26000000000000000000000000000000107FFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"000000000000000001071FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFF6FFFFFFFF",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF16FF3C420000000000000",
      INIT_22 => X"FFFF3FFFFFFFFFFFFFFFFFFDBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFFFFFFFF0C01800000000000000000000000000000087BFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"000000000000000000C0FFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFF7FFFFFFF",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC08110000000000000",
      INIT_27 => X"FFFF9FFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFFFFFFFFEFFFF9FC0E000000000000000000000000000000000FFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"000000000000000000007FFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFEDFFFFFF",
      INIT_2B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDD80000000000000",
      INIT_2C => X"FFFFDFFFFFFFFFFFFFFFFFFFFB7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFFFFFFFFFF7FFFC00000000000000000000000000000000FFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2F => X"00000000000000000000FEFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFEBFFFFF",
      INIT_30 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDE200000000000",
      INIT_31 => X"FFFFEFFFFFFFFFFFFFFFFFFFFFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFFFFFFFFFFFFFF3700000000000000000000000000000000000FFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_34 => X"0000000000000000000000FFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFEBFFFF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCC1000000000000",
      INIT_36 => X"FFFFF7FFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFFFFFFFFFFFFFF03C0000080000000000000000000000000003FFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_39 => X"00000000000000000000063FFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFEBFFF",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF80C88000000000",
      INIT_3B => X"FFFFFBFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFFFFFFFFFFFFFFCF0000010000000000000000000000000000FFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3E => X"00000000000000000000007CFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFD7FF",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF63E00008000000",
      INIT_40 => X"FFFFFDFFFFFFFFFFFFFFFFFFFFFFF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFFFFFFFFFFFFFFF73E0000000000000000000000000000000006FFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"000000000000000000000047FFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF87F",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF770001000000",
      INIT_45 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFFFFFFFFFFFFFFFFFF0180000000000000000000000000000000C3FFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_48 => X"0000000000000000000000183FFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFF8F",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0C038000000",
      INIT_4A => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFFFFFFFFFFFFFFFFFFE0F80000000000000000000000000000011FFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4D => X"0000000000000000000000001FFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFA",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE0CF000200",
      INIT_4F => X"FFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFEBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFE3F8021000000000000000000000000001CFEFFFFF",
      INIT_51 => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"00000000000000000000000167FFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3F00F0040",
      INIT_54 => X"FFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFD7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFEFC17000000000000000000000000000065FFFFFF",
      INIT_56 => X"F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"00000000000000000000000070FFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFF100000",
      INIT_59 => X"FFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFF03200000000000000000000000000033FFFFFF",
      INIT_5B => X"FF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"0000000000000000000000009BFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000",
      INIT_5E => X"FFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFFFF1000000000000000000000000000001933FFFF",
      INIT_60 => X"FFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"0000000000000000000000001FC3FFFEFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB00E00",
      INIT_63 => X"FFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFFFFFF8E06000000000000000000000000000E479FFF",
      INIT_65 => X"FFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"0000000000000000000000003FFFB3FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFB000",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF36000000000000000000000000003FFBFFFF",
      INIT_6A => X"FFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6B => X"0000000000000000000000001FFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3300",
      INIT_6D => X"FFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFCE0800000000000000000000000001E8DFFFF",
      INIT_6F => X"FFFFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"0000000000000000000000018F4DFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF800",
      INIT_72 => X"FFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFD180000000000000000000000008CE7BBFF",
      INIT_74 => X"FFFFFFC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"0000000000000000000000004636C3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFC",
      INIT_77 => X"FFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF60080000000000000000000008037963FF",
      INIT_79 => X"FFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"4800000000000000000000082B667BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_7C => X"FFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF498000000000000000000000338473FF",
      INIT_7E => X"FFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"7F000000000000000000000413FD69BFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F00000000000000000000020FFABFFF",
      INIT_03 => X"FFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FF40000000000000000000020EEF85BFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4C800000000000000000000E652FEF",
      INIT_08 => X"FFFFFFFFFF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FF4C80000000000000000003A35F05E7FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0B => X"FFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE42D800000000000000000180EE99E9",
      INIT_0D => X"FFFFFFFFFFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFCA80000000000000000001807FFCC9FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_10 => X"FFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000C036E55A",
      INIT_12 => X"FFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFC000000000000000040C02BFB7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFF",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_15 => X"FFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7000000000000000000600346CE",
      INIT_17 => X"FFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFF0000000000000000181087FB85FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1A => X"FFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFF",
      INIT_1B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000000000001C47FB140D",
      INIT_1C => X"FFFFFFFFFFFFFE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFDFFFFFFFFFFF",
      INIT_1D => X"FFFEFF1000000000000000036172CE0FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1E => X"FFFFFFFFFFFBFFFFFFFFCFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1F => X"FFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3600000000000000001FA1CFC39",
      INIT_21 => X"FFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFFFFBFF5FFFFFFFFFFCFFFFFFFFFFF",
      INIT_22 => X"FFFFF7E00000000000000000D7F873E5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_23 => X"FFFFFFFFE5DBFFFFFFF7CEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFF",
      INIT_25 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E000000000000000003068ED55",
      INIT_26 => X"FFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFDFFFE5D3FFFFFFF7CE3FFFFFFFFF",
      INIT_27 => X"FFFFFFE780000000000000005FAC9C74FFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFF",
      INIT_28 => X"FFFFDFFFC6F7DFFFFFF7CE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFC00000000000000057E6D8C1",
      INIT_2B => X"FFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFBFE6C79FFFFFF3C63FBEFFFFFF",
      INIT_2C => X"FFFFFFDFC00000000000000019AC33D7FFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFF",
      INIT_2D => X"FFFFFFBF76C79FDFFFF306773EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC9800000000000000018F3E78",
      INIT_30 => X"FFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFFFFBF7AE7BFDFFFF786FF3EFFFFFF",
      INIT_31 => X"FFFFFFFC3C0000000000000000C71B22FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_32 => X"FFFFDFBF62E73DFFFFF5CE3F3EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_33 => X"FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFF",
      INIT_34 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF800000000000000806D48DF",
      INIT_35 => X"FFFFFFFFFFFFFFFFFFCFFFFFFFFFFFFFFFFFF7BFE377B9FFFFD4A55F3EFFFFFF",
      INIT_36 => X"FFFFFFFFF800000000000400003152E8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_37 => X"FFFFFBBFFA7739EFFFD4FD5FDFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFF",
      INIT_39 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF100000000002000012E70E",
      INIT_3A => X"FFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFDBFC76759EFFE6CED3EDDDFFFFF",
      INIT_3B => X"FFFFFFFFFF10000000000100028CC49BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3C => X"FFFFFDB79666796F7E6E99ACDDDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3D => X"FFFFFFFFFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF",
      INIT_3E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF02000000001A3078C7004",
      INIT_3F => X"FFFFFFFFFFFFFFFFFFFF9FFFFFFFFFFFFFFFF7F7DAD679DEFE6BBB8DDDFFFFFF",
      INIT_40 => X"FFFFFFF8F8E00000000000C5274CF2C1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_41 => X"FFFFF3CFC764F8DEFECF7E8DDF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_43 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFCE06000000000B4DD4997C1",
      INIT_44 => X"FFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFD9FDFE09EDFBE5A526DCEFFFFFF",
      INIT_45 => X"FFFFFFFFFFE0E0000000000D173F1F81FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_46 => X"FFFFB9DFD79C9BFDBE5E1A0D9FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF",
      INIT_48 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0F1000000000A79E708A2",
      INIT_49 => X"FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFCDF9DB29575B64FC41FF9FFFFFF",
      INIT_4A => X"FFFFFFFFFF00F9000000001B72B51E7CFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFF",
      INIT_4B => X"FFFFFE5FBF3625F5970F86B9F5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFF",
      INIT_4D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38FF0000000004CF9D57DD",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFE7FF964A3D5CF0F0DFDF5FFFFFF",
      INIT_4F => X"FFFFFFFFFFFF0000000000022F83EEE5FFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFF",
      INIT_50 => X"FFDCFF1FCBB62D40FF0B6C7FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFFF",
      INIT_52 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC400000000042753FE08",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFEEFBBF3A76BD71DC32CCFDF1FFFFFF",
      INIT_54 => X"FFFFFFFFFFFFE48000000000B450FE49FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_55 => X"FFF6FECE315E8531CDE708FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFF",
      INIT_57 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE80000000010E5FE6A9",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFF7FFFFFFFFFFF6FEB12E13B5EF63B1DDFF6FFFFF",
      INIT_59 => X"FFFFFFFFFFFFFEC100000000048F6A58FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5A => X"FFFEFF8FAD5D75A1F7AFE5FF736FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5B => X"FFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFDFF000000000005B94E7E",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFF7E859B4F07F3E7776BBFF2FFDFFF",
      INIT_5E => X"FFFFFFFEFFFCFF000000000002624215FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FFFFFFC1BB3C46B3F573377FF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FFFFF",
      INIT_61 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF820000000040C0EEE06",
      INIT_62 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFFFFFAB02C94D1F5B926FFF1BFF7F7",
      INIT_63 => X"FFFFFFFFFFFFF80800000004A84E0A4DFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"FFFFDFFBD5004A45B08D0CFFF37FBFF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFF",
      INIT_66 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9003000A0175A9BAFA",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFFCFF3912808C7EAE0DBEBEEFCAFF6",
      INIT_68 => X"FFFFFFFFFFFFFFDC000004036AD53CC6FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFEFF3933169C2E852E9FFEBFD9FF7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF",
      INIT_6B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000001BA1C75ED",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFEFFFFFFFEFEA473228C2E4211B3FC2BF1FFF",
      INIT_6D => X"FFFFFFFFFFFFFFF81000038AB65FA030FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFDEF4EFE3D50740CF7EBF7F777EDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFD",
      INIT_70 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF6F04002207816E563",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFFFEFE90C3654C1758A73EB5FDF43EF",
      INIT_72 => X"FFFFFFFFFFFFFFFFF88420F3FFA0D505FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFF7E157791CD33B2EBFCF4FB8C7EFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7F",
      INIT_75 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FC200D48F7C68CD3",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFBFFFF3F4FFFD6FCF39D6FDC7D9F99FFF",
      INIT_77 => X"FFFFFFFFFFFFFFFBFF107D037214FE84FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"DDFFFBFAE2AE568B9CDE5FCC9DBBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_79 => X"FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7",
      INIT_7A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7FF104E6ABD1F639A",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF9FFF9FC6F7BC74BC1D09BCDDFBB7FBF",
      INIT_7C => X"FFFFFFFFFFFFFEFFFF209F79AC439910FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"7BFFF9FC7D7F0D02540777653FFFBFAFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_7F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE17FFAC19E894C503CE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(18),
      I1 => addra(16),
      I2 => addra(17),
      O => \^ena\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(16),
      I2 => addrb(17),
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized50\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized50\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized50\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 34 to 34 );
  signal enb_array : STD_LOGIC_VECTOR ( 34 to 34 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000010",
      INITP_01 => X"C07DE1811FF0F704F91A3C23806302000100000038604FFFFFFE008060600000",
      INITP_02 => X"00000000000000000000000000000110007C000000000000000000200000631F",
      INITP_03 => X"0000000000070FFFFFFE00818040000000000000000000000000000000000000",
      INITP_04 => X"0014000006000000000000000000201F907DC1E23FF1F700CB183803C0918400",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000004",
      INITP_06 => X"D87CC1C03FF1F4814701B00000000C0000000C00820307FFFFFFC00700000000",
      INITP_07 => X"000000000000000000000000000000000004000000000000800000000001000F",
      INITP_08 => X"0000D002800E07FFFFFFE3800000000800000000000000000000000000000000",
      INITP_09 => X"00000008000000008000000000010000183CD1C08FF3F3841F018C4C04040D80",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000008000",
      INITP_0B => X"0C38C1C09FE3E70100001C0C204009800000000000EC0FFFFFFE602000000004",
      INITP_0C => X"000000000000000000000000000000000000000800000000000000000000007E",
      INITP_0D => X"0000000001E04FFFFFFEC1E00000000E00000000000000000000000000000000",
      INITP_0E => X"00000000000000000000000000000000002081801FE66E0001F000C108030360",
      INITP_0F => X"C000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"868686648486A8A8A8A886868484648486846464646484C8C884EA73A684A6C8",
      INIT_01 => X"AA888888888686868886868686868686888686868686868686A8A8A886868686",
      INIT_02 => X"ADADADADADADADADADADADADADADAA8868686888888866666666668888888AAA",
      INIT_03 => X"444466666644444444666686666464664488AD8A68888A8AADADADADADADADAD",
      INIT_04 => X"4644444646666666222222224444666666666666666666444464666666464444",
      INIT_05 => X"8A6A686846464646464644444444444444444444444444444644444444444444",
      INIT_06 => X"22222244AA440288AD8C8A248A8A22222266AC8C4622222246888A8A8A8A8A8A",
      INIT_07 => X"8A8A8A8A8A8A8A8A6A8A8A8A6A68686868686A8A8A8A8A6A2266442022224466",
      INIT_08 => X"CC5555642042AA86887731EEECCC8640202220202020000022222242AAC8A686",
      INIT_09 => X"DDDDDDDDDDDDDDDDDDDBDDDDDDDB53A862624262424442A80ECAA88642220044",
      INIT_0A => X"CA86530E33EECC88EC5533EC86A8CAC8EC31A8A80E0E31535375B9DB99BBDDDD",
      INIT_0B => X"A88886646464420EEC646442646462646464644444446486A8866464868864EC",
      INIT_0C => X"0EA8A8A886CA86A8EC300C6464A87575CA646464428631A864626462A8866488",
      INIT_0D => X"319731100EA8EC53EC86EA2E73EC0EA864A85330730C8484A8A80ECA86AA99B9",
      INIT_0E => X"A842CAB730DB97DBDBB9FD316486CCA851B9B795C82EDB31CAA6CAEEEE33AA64",
      INIT_0F => X"512ECAEAC8EA84C8CA0ED9FBD9D9840EFD752E64644242970EECCA8886A8EC0E",
      INIT_10 => X"8686CAAA66868684646464CAEA848484EA300EC8A6A80C0CA6A8C8532E2E73B7",
      INIT_11 => X"A68462A68664626484646286CA846462426462424264624242420CC862644244",
      INIT_12 => X"A66486A684C6C6A68886866686888686A6A68484646262626264646462626464",
      INIT_13 => X"86A8A8A6848484A4CA0C2ED90C0CA6C8C8C8A664646284A684848484848484C8",
      INIT_14 => X"648486868686A686A6A8C8C8A6846464848462648464840EC884A60CA6C8A684",
      INIT_15 => X"6888A8888686868886868686A8A8A8A8A886868686868686A6A686868686A686",
      INIT_16 => X"ADADADADADADADADADADADADADADAC8A88888888888866666666868888888888",
      INIT_17 => X"4444646666444444446666866664664464888A6888AAABADADADADADADADADAD",
      INIT_18 => X"4646444444464666442422224466666666666666666666664466666666664644",
      INIT_19 => X"6868464646464444444444444444444446444444444444444444444444444444",
      INIT_1A => X"44220244AC24028A8C8C68248A6622222288AA68242222448AABAD8DADAD8A8A",
      INIT_1B => X"8A6A8A8A8A8A6A6A6A8A8A8A8A6A8A8A8A686868888A8A884422222224226668",
      INIT_1C => X"31EC864244668866EC3388200020204222204244200000000000202042A68622",
      INIT_1D => X"DDDDDDDDDDDDDDDDDDDDDDDDBB952F8662626442626264CA0EA8642044888830",
      INIT_1E => X"CA86ECAACA86CC88AAEC8664CA532E51A8A8ECEC0E5331315397BBDBBBBBDBFD",
      INIT_1F => X"A888646444646486C88464646442626442424264A8ECA886CAA86464646666A8",
      INIT_20 => X"3175CC64646464A630ECA80E6464EC0E31866464EC0ECA6484646242848464A8",
      INIT_21 => X"0E2E86EC0ECA113166ECEC3031AACAC8ECECB9730C8484848484846464863095",
      INIT_22 => X"8600309575FDB9FBFBDBDB0E64A68430FB959595EAB7950C84A8CAEC886464A8",
      INIT_23 => X"95C8A62EEA84A68464739597B7D9840CFFB9CA4242CAA833300E0EA8A8CA97CA",
      INIT_24 => X"6686CAAA44868684648464A6C86484C8EAEA0CC8C8A6A6A68484EA4E2E955095",
      INIT_25 => X"626262A68462626284626286A864646242424264626262626262A68484646286",
      INIT_26 => X"C8848484842C0CC86486868486868686A6848464846462626262626262626264",
      INIT_27 => X"8486A8848686A484A6A6EA4EEA2EA6A6EAEAA684848484A484848484A68484A6",
      INIT_28 => X"86848686A8CACAC8868484C8CAA68464A684848484A684A6A6A6A6A6A60CA684",
      INIT_29 => X"AAAAA88686868686868686A6A8A8A8A8A68688888888A8A8A8A8A8A6A6A8A8A6",
      INIT_2A => X"ADADADADADADADADADACACADADAA8A8A88AAAA8A888866666688866888888888",
      INIT_2B => X"4444446666644444646666666688664466666668AAADADADADADADADADADADAD",
      INIT_2C => X"4444444446464646466646444466666666646666666666666666666664446644",
      INIT_2D => X"4646464444444444444444442444444444444444444444442444444444444444",
      INIT_2E => X"24220224AC24248A8C8C4646684422206668686846222268ADAD8D8A8A8A6846",
      INIT_2F => X"888A888A8A6A6A6A8A8A8A8A8A8A8A8A8B8A8A6846688A8A4602222246464626",
      INIT_30 => X"EC864242222244224242424222202220224222200020000022222264C8A64422",
      INIT_31 => X"DDDDDDDDDDDDDDDDDDDDDDFD970E0F0E2C0C84846464A6EAC8624242640E7555",
      INIT_32 => X"0E866664CACC0E66866464A8ECCA31318686CACAEE305353517575B9B997B9DB",
      INIT_33 => X"A88864646464ECECA88684866464644264A664640E758686CA866264A88886A8",
      INIT_34 => X"A8CAA886868686648664A8EC86CA64A8ECCA64643053CA6464866464624264A8",
      INIT_35 => X"EA0EECECEC0E53316666666666EE862EB9CA312EA8EA84A4C8A8CAA8A6EAA686",
      INIT_36 => X"6444300C95DBB7D9B9DBDB316442C8FDFB75B997CA75CAEC0EA8868686A8A82E",
      INIT_37 => X"510CA80C2E84C8A6405095B7732E62EAB997CA8462ECA853DB0EA8A864A8EC42",
      INIT_38 => X"6464868664648686CA8686626262A60EC884A684A684A6848484C6E82C505095",
      INIT_39 => X"0CCA626262646462626262868462624284648484624242424262626284648686",
      INIT_3A => X"A684846484C8C8C86486A8A8A8A88686A6848464648262626264646262626264",
      INIT_3B => X"84A6C8A6A6A684C8A684A6A6C80CA686C8A6848484A684A6A6A6A684A6A68484",
      INIT_3C => X"A6848486A6C8CAC88686646486A8A886EAA662848484848484A6A684A6C8A686",
      INIT_3D => X"AAA8868686A6A6868686A6A6A6A8A8A8A6A8A8888688A8A8A8A8A8A8A8A8A8A6",
      INIT_3E => X"ADADADADADADADADADADADAA8A8A8A8A8A8AAA888866668688886688AAAA88AA",
      INIT_3F => X"44444466666444446666666666886666666666688AABAD8DADADADADADADADAD",
      INIT_40 => X"4444444446464646466666666644446666646466666666666666666444444444",
      INIT_41 => X"4646464666686646444444444424442444444444444444442444444444444424",
      INIT_42 => X"22222244AC0244AD8C8A2446682222428A66688A4400028A8D8C8A6A68464646",
      INIT_43 => X"688AAA8A8A8A8A6A8A8A8A8A8A8A8A8A8A8A8A686868686868224422668A2222",
      INIT_44 => X"4442424222224422224242424242220000220000000000002042A6EA71E86220",
      INIT_45 => X"DDDDDDDDDDDDDDDDDDDDDDFDB931537373B70EA886C82E702C84426444886644",
      INIT_46 => X"55CA4286C8A886426464CACA0E31318886ECECCAEC3097B995B9759799B9B9DD",
      INIT_47 => X"A886426464CAECA8646486CA64426464530E8430A8644286CA86CA8686880EEC",
      INIT_48 => X"6464A886860ECA64648686648630A864A8A864647553A8300C8662A686426488",
      INIT_49 => X"CAA8CA3175310E316486CA66ECEAA673FBEC648675978484CA0E868830DBEC86",
      INIT_4A => X"0ECC86ECB775DBFB73D9DB2E626297B99553B91122A831530EA664A6EC31A8C8",
      INIT_4B => X"EAA6A60C30EAC8A662C873D9500C62C8B775A82E6242A6B9FD3164666486A864",
      INIT_4C => X"6464646264428484848484646442C8B9EC84868484848484A6E8C6C8EA64A8EC",
      INIT_4D => X"2EEA848462626262646462626262426486A6A686626262426242426284644264",
      INIT_4E => X"A6846484C6A6A6A84464646466666486A484A684648462646264646262626284",
      INIT_4F => X"84A6C8CAA68484EAC8A4A484A6C8A684A6A684848484848484A684C851EAA4A6",
      INIT_50 => X"A68686A6A6A8CAC8A68684848486A8C82EEA848484848484A684A684C8C8A686",
      INIT_51 => X"A8A886A6A6A6A686A6A6A6A6A6A6A8A8A6A6A88686A8A8A8A8A8A6A6A8A8A8A8",
      INIT_52 => X"ADADADADADADADAAAAAA8A8A8AAAAAAAAA8A88666666868888886888AAAAAAAA",
      INIT_53 => X"6666666664444444646666664466666664646666888AABADADADADADADADADAD",
      INIT_54 => X"4444444444444646464446666666644464666664646666666666666644444464",
      INIT_55 => X"4666666666664624444444444444242444444444444424442444444444444444",
      INIT_56 => X"22222044AA2246AD8D6A248A4622024488668A88220024AA8C8A686846464646",
      INIT_57 => X"46466A8A6A8A686868686868686868686868688A8A8A68684622464668AA2422",
      INIT_58 => X"02444444444444446464848686866424220000002000202020428462C84EA640",
      INIT_59 => X"FDFDFDFDFDDDDDDDDDDDFDFDDB9531A6CC5331A88684C8EAA6840ECC24240202",
      INIT_5A => X"A88642A8ECCA64CA752E53CA0E55CC6686EEECA80E105397B7D99797B9DBDBFD",
      INIT_5B => X"AA864242A8AA64446464646464424264CA86CAA888A86466A886CA86646486A8",
      INIT_5C => X"86EC0EA86486A686840ECA8664CACA86CA8664660EA8867331846286644266AA",
      INIT_5D => X"C8A8CAC8ECCA8688A8ECCAA8CAA86286EACA420EFD0E62A4CAEC66663053A8A8",
      INIT_5E => X"31AA2273B7B9FDB971B7D9C842A6B92E0E9597868630D975866484A8CA86860C",
      INIT_5F => X"A68484CA2E0C848462A6757575CA62EAFB3086A862846295FD31444444648662",
      INIT_60 => X"846462646464846262628464848484868484C8A684848484EA732E2E2E310CA8",
      INIT_61 => X"6284848462626242868462626262424264628464624262626262426484646464",
      INIT_62 => X"A6A68484A6EAC8A666668666646464A684848464646462626262646462626284",
      INIT_63 => X"A6A8CAA68484A6A6A6A6A6A684A6A6A684A6848486848684A68484EA2FC8A6C8",
      INIT_64 => X"A6A6A6A8A8A8CACAA6A68686A6A6A6A6C8C8A6848484A4A6A6A6A6A6A6C8A6A6",
      INIT_65 => X"A8A686A6A6A8A6A6A6A6A6A8A6A8A8A8A8A8A8A6A6A8A8A8A6A8A8A8A8A8A8A8",
      INIT_66 => X"ADADABAAAAAAAAAAAAAAAAAAAAAAAAAA8A8888666688888888888888A8AACAA8",
      INIT_67 => X"66666666644444446666666644666666646666666666888AAAABABADADADADAB",
      INIT_68 => X"4444444444464646664666666666664464666664646666666666666666666464",
      INIT_69 => X"4444464444242444244444444424242444444444444424242444444444444444",
      INIT_6A => X"2222002266226488684624882222224466468824202244886868464644444444",
      INIT_6B => X"6464666668868686668886668666668668666866666646464622224646684622",
      INIT_6C => X"24466666684446666686A6A6A68686442200002020004264222020420C502CC6",
      INIT_6D => X"DDDDDBDDDDDDDDDDDDDDDBDBDB950C860E0E868486A686512E75336624262404",
      INIT_6E => X"426444A8ECA842300E0E2E86ECA88686CA31CACC31537575757597979799DBDD",
      INIT_6F => X"A888642288AA8864644442446444646442426688EE884286A886648664648664",
      INIT_70 => X"CA8686CA0ECAA884848484A86486515186866464A8640C73CA310E6464646488",
      INIT_71 => X"86A8CAA864644210DDB97351A6CACA6664668686ECA684A40A2E8686A886EA2F",
      INIT_72 => X"ECA8425153B9BB5331530EA8420E3184EC7373840EB797EE646486CAA8A8CA86",
      INIT_73 => X"868486A68686848464A60EA8EA8484C82FCA666686CA8450BBEE44666486EC86",
      INIT_74 => X"8686868486848484A484848484848464848486A68484848464CACA8686EACAA8",
      INIT_75 => X"8484848462626262648462626462626264626242624262624242646464A68684",
      INIT_76 => X"A484A6A6A6C8C8A886A6A8A68686A8C884828262646262626262646262626284",
      INIT_77 => X"A6A8C88684848486A4A484A684A684A686848484848486A6848686A6A884A6A6",
      INIT_78 => X"A8A6868686A8EACAC6A6868484A6A4A4A6A6A886848484A6848486A68686A686",
      INIT_79 => X"A6A6A6A686A6A6A8A6A6A6A8A8A8A8A8A8A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8",
      INIT_7A => X"8A8AAAAAAAAA8A8AAAAAADADAAAA8AAA8A88888888888888AAAA88A8AACAC8A8",
      INIT_7B => X"4466666666444444666666644466666666666666668666688A8AAA8A8A8AAAAB",
      INIT_7C => X"4444444444464646466644646666644444646666666666666666666666666664",
      INIT_7D => X"2424242424244444444444444424244444444444444424244444444444444444",
      INIT_7E => X"0202222244426466664444444222424466442402222244664646444444442444",
      INIT_7F => X"0408C4828484A6A4A4C6A4A4A48484A4C6A6C6A6A6A684A68664224466664422",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(34),
      ENBWREN => enb_array(34),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(34)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(34)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized51\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized51\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized51\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 35 to 35 );
  signal enb_array : STD_LOGIC_VECTOR ( 35 to 35 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000002006C1FE00403C0103E00000001009819FFFFFF4FFC000000203",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000002801021DFFFFFFFC0000000000E063FE00018001000000000000000000",
      INITP_03 => X"00000000000000000000000000000000000000000000400DC1F86040400003C0",
      INITP_04 => X"E5FFFF0003A00180000000000000000000000000000000000000000000000000",
      INITP_05 => X"000000000006C80818F3700C881007800000000800000C7FFFFF800000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"00000000000004FFFFFF800000000000FFFFFF80036001800000000000000000",
      INITP_08 => X"00000000000000000000000000000000000000000001800E19DF98C800800280",
      INITP_09 => X"FFFFFF8203E20180000000000000000000000000000000000000000001F3C000",
      INITP_0A => X"00000000000001BE409FF0E1C000000002000000000000FFFFF0700000000000",
      INITP_0B => X"00000000000000000000000001FBC00000000000000000000000000000000000",
      INITP_0C => X"00000000000000FFFFE04000000000006FC7FF8200C733000000000000000000",
      INITP_0D => X"000000000000000000000000000000000000000000018FFC606FC867C8E00000",
      INITP_0E => X"0603FF8200026300000000000000000000000000000000000000000003FDC000",
      INITP_0F => X"0000000000034F7C000890F39CF4022000000010000000FFFFE0000000000000",
      INIT_00 => X"0424464666444446868688868686662422000000008651E840202064C8E82E2E",
      INIT_01 => X"DBDDFDDDDDDDDDFDDDDDFDB7EA0AA6840E970E77777797B97531662224260404",
      INIT_02 => X"8686CA66318686300CA686644466EE5331ECEC0E530E0E7575559797B9B9DDDD",
      INIT_03 => X"A8886486646464446686868486624264644286EC644244ECCACAEC0EA8848464",
      INIT_04 => X"84C80C75750ECACAA66464626264A830A886866464862E5073FD9744644264A8",
      INIT_05 => X"0C0CA8864264EC77DBB953955351756464CACA6286868484EA5366646464A686",
      INIT_06 => X"A8A8A8A8A8A8CACAAAA8A6A886C8848662CA9764A686644464648686CA3153A8",
      INIT_07 => X"86868686A6A6A686A686848484A4A6A68686868888888686868686A88888A8A8",
      INIT_08 => X"86A88886868686A6A684868484A6A686A6866486848686868684A4A484848686",
      INIT_09 => X"82A6A68462626284C88440626262626262646262426262626262868686A68686",
      INIT_0A => X"84848684848486A666868686868486A8A6848484826262626262628462626262",
      INIT_0B => X"A6A6A68484868686A4A48484A484A48484848484848484848484848484848484",
      INIT_0C => X"A6A8A6A684A8EAEAC884A4A4A4A4A4A4A4A4A6A6A6A8A68684A484A4A4A4A6A4",
      INIT_0D => X"C6A6A6A6A6A6A8A8A6A6A6A6A6A6A6A6A8A8A8A8A6A6A8A8C8C8A8A8A8A8A8C8",
      INIT_0E => X"8AAAAA8A8A8AAAAAABABABAAAAAAAAAAAA8A88888888888A888888AAA8A8A8A8",
      INIT_0F => X"666464666644224466666644446466666666666666666666888A8A88888888AA",
      INIT_10 => X"4444444444444646666664646666464644444466666666666666666666666666",
      INIT_11 => X"2424242444244424242424242424444444444444444424242444444444444424",
      INIT_12 => X"00022222A680E64A0882A484222464A4C86422222240C40AE8A6444444444444",
      INIT_13 => X"D4F890C460A282A0E06CD7E8A0C26C6A28484648484628E4A464222246462220",
      INIT_14 => X"24242444442444444464646464644222220020002086EA8420202220426284A8",
      INIT_15 => X"DDDDDDFDFDDDFDFDFDDDFDB97397730C0C0E31313111CA644222202244242222",
      INIT_16 => X"ECEC86646664EC0E86846464A8EC31ECA8A8EC0E0E0ECC30333097BBDBDBDBDD",
      INIT_17 => X"8686A8EE6442646686A8A8646464646444424242444242A8A8EC31CA2FA84242",
      INIT_18 => X"EC0CEAA684A6A6C8848686C8A86442888686646464A852B7B975CA6464648688",
      INIT_19 => X"953042A886A6EC30DBDBFDFB75A6ECECA8750E86646462A6EA30A864A8A6A686",
      INIT_1A => X"8688A8A88686A8A8A886EACA64A8ECA8200EEC6486866486A88666861031EE30",
      INIT_1B => X"86868686A6A4A6A6A6A6A686A4A6A6A686868686868686868686A88886868686",
      INIT_1C => X"8686868686A684A6A68484848486868686868484A686848686A6A4A486868486",
      INIT_1D => X"A684A662626284E8EA84626262648462626262626262626262848686A8A88686",
      INIT_1E => X"84848484848486A664868686866464A88684A686846464626262626262626284",
      INIT_1F => X"A6A6A4A486868686848484A4A6A4A4A484848484A6A6A6A6A4A4848484848686",
      INIT_20 => X"A8A8A6A68686A8A8A6A6848484848484A4A484A6C8EAA6A6A4A4A4A4A4A6A6A6",
      INIT_21 => X"C6A6A6A6A6A6A8A8A6A6A6A6A6A6A6A8A6A6A6A8A8A6A8A6A8C8C8C8C8C8A8A6",
      INIT_22 => X"888888888AAAAAAAAAAAAAAAAAAAAA8A8A8888888A8888A88888A8A8A8A6C8C8",
      INIT_23 => X"6666644466664444666666444466666686868686866666666666666666668888",
      INIT_24 => X"4444444444444666666666666666666666464466666666666666666666666666",
      INIT_25 => X"2424242424242424442424242424442424444424242424242424244444442444",
      INIT_26 => X"0000202282A06C8E08C6508422224286A46422222240C42C28C8642424242444",
      INIT_27 => X"FCFCD4C2E226C24AB2F8FF92026AF8B46CF68EF4B2688A088040222222424222",
      INIT_28 => X"4444444242424222222020422220004464002020202042402000222220424242",
      INIT_29 => X"DDDDDDDBDBDBDBDBFDDBDDDDFDFDFDFDB7A8A8CA84644020406464CA64424242",
      INIT_2A => X"646464644286A86442628464A8ECEC86A8A886A80C30EAECEC30DBFDDBDDDDDB",
      INIT_2B => X"8888A88642424244424242646464CC66424264A88664A8A8A8A8A8CA31864264",
      INIT_2C => X"31CA86CA0C8684A8CA84EC0EA86464646464666686303097D9CA648642448688",
      INIT_2D => X"8620CAFDB9CAA6ECD9B7B753ECEA9575A80E530EA88484A4C8EA8686530CECA8",
      INIT_2E => X"A8A8A8A8A88686868686C8A886970EA60E3142CA31A88686A88664CA31EC64A8",
      INIT_2F => X"84A68686A6A6A686868686A6A6A6A686868686A8A8A6A6A6A8A8A888888686A8",
      INIT_30 => X"86A8A8A8A6A684A68684A686A6A8A686A6A684A6A6848686A68484A684868484",
      INIT_31 => X"EA84A662624084EAA6626262646262626262626262626262868686A8A8A8A8A6",
      INIT_32 => X"A4A484A4A484A68684868686866464A8868486868484848484848464626262A6",
      INIT_33 => X"A6A6A4A4A6868484A4A6A6A6A6A4A6A6A6A684A4A6A6A684A4A4A4A4A484A684",
      INIT_34 => X"C8C8A8A8A686A6A6A4A4A4A4A484A484A4C4A4A4A6C6A6A4C4A4A4A4A4A6A6A6",
      INIT_35 => X"C6A6A6A6A6A6C6A8C8C8C6C6C6A6A6A6A6A6A6C6C6A6A6C8C8CACACACACACAC8",
      INIT_36 => X"6666666666666688888888888888888666666686888686866686A8A6A6A6C6C6",
      INIT_37 => X"6666664464644444666644446466666686866666666686866464646464646466",
      INIT_38 => X"4444444444446666666666666666666666666666666666666666666666666666",
      INIT_39 => X"2444444444442424442424242424242444444444444444242424242444442444",
      INIT_3A => X"0002202262E4F78EC24EDB6642426262424242422240C42A2AE8644444242444",
      INIT_3B => X"FCFEB048D4F4AEF8FADCFFFCB2F8FBD68CD6F8FCFC8EAED44E8420222260A444",
      INIT_3C => X"424242424242202020202042200020A6A8422020424222222020002220426642",
      INIT_3D => X"DBDBDB97B99797B9DBDBDBDBDBDBB9750EA686A8844242846462648464644242",
      INIT_3E => X"8664866464648686646464646486C8A8A6A88686CA0CCAEA0E5375DBDBDBDDDB",
      INIT_3F => X"888664444442646486646486446464646444A8A86486ECCAA88666CAA86442A8",
      INIT_40 => X"EAA8A6A8A88686EE318686A8868686646464446664CA0EA80E8686A862428688",
      INIT_41 => X"86CA6453B9A8C82EB70CA651DBD951730C84CA9731A68484B773A8842EEA86CA",
      INIT_42 => X"A8A88686A8A8A8A686A88464A8ECA8752EA8866464846484CA84A6EC50B75186",
      INIT_43 => X"A6A8A6A6A8A8C8A8A68686A8C8A8A6A688A8A8A8A8A8A6A686A8A886868688A8",
      INIT_44 => X"86CAA8CAA8A8A6C8A6A6EAA6A8CAC8A6A8C886C8A6A6A6A8CAA6A8CAA8A8A6A6",
      INIT_45 => X"C8A6A662626284A684626262A88642626262626262626486868486A8A6A8CAA8",
      INIT_46 => X"A6A4A4848484A68686A6A686868686A6848484848484848484848484848484C6",
      INIT_47 => X"C6A6A4A4A68684A4A6A6A6A6A4A4A6A6A6A6A6A6A6A6A6A686A6A6A6A6A6A6A6",
      INIT_48 => X"EAC8C8CAC8A4A42C4E2A7092E8E6064AB42C82A4A4A6A6A6A4A4A4A4A4A6A6A6",
      INIT_49 => X"A6A6A6A6A6A6A6A6C6C6C6C6C6C6C6C6C6C8C6C6C6C6C6C8CACACACACACACAEA",
      INIT_4A => X"646666666666666666666666666666666666666666868686668686A6A6C6C6C6",
      INIT_4B => X"6666666666444444444442444444646464646464646464646464646464646464",
      INIT_4C => X"2424244444444666666666666666666666666666666666666688886666866666",
      INIT_4D => X"4444648484644444242444442424242444444444444444442424242424242424",
      INIT_4E => X"0002202240C28E4A4AD4526462A44EA62040C6E84060E62A08C8664444442424",
      INIT_4F => X"B2FF9248F6FAFC94B2FCDAD66ED4B4D8D0D4FAFAD66CB0FCFACA202222820A64",
      INIT_50 => X"424242224222202220224222002220A6C8862062A84220002020200020224464",
      INIT_51 => X"FDDBDB97757353519775510CEAC8A886860E2E0C866284C88462626242424242",
      INIT_52 => X"EC8642448686A886646464646486C8A886A686ECCACAA8EC307575B9DBDBDBDB",
      INIT_53 => X"8866424442860EECA886EACA64426486644464426486A6A88686866264646464",
      INIT_54 => X"530EA6648686644262868486A664868486EC66446464A6862064A8EC84428688",
      INIT_55 => X"A80E8686A88686CA0CA8EC0E97B9B7F9FB0E3131868484A60E51B9EACAA6EC75",
      INIT_56 => X"888886868686A8A8CAA864648684C8ECEACA6486CA62C8B775EA0E97DBFD9766",
      INIT_57 => X"A6A6C8CACACACACCCACACAAACACAA8A8AACACACAAAAAA8A886A8CA868686AAA8",
      INIT_58 => X"86AACACAA8C886C8A6A8CA86A8ECCAA8CACA86EAA6A6CAECCACACACACAC8A6C8",
      INIT_59 => X"C6C6A6848484A68484848462A6A6646264626262626486A8A686A6A8A8A8A8C8",
      INIT_5A => X"A6A4A6A6A6A6A6A6A6A6A686868686A6848484848484848484848484848484A6",
      INIT_5B => X"A6A4A4A4A6A6A4A4A4A4A4A4A4A4A4A4A6A6A4A6C6C8C8A6A6C8A8A6A6A6A4A4",
      INIT_5C => X"CAEAEAEAEAC6C690D46EF8F84EC428D2FA2C82A4A4A4A6A4A4A4A4A4A4A6A4A6",
      INIT_5D => X"C6C6C6C6C6C6C6C6A6A6C6C6C6C6C6C6C6C6C6C6C6C8C8E8EACACACACACACAEA",
      INIT_5E => X"6666666686868686868686868686868686868666868686868686A6A6C8C8C8C8",
      INIT_5F => X"6666666666442244446444444444644464646464444464646464646466666666",
      INIT_60 => X"2424242424444466666666666666666666666666666666666688666666666666",
      INIT_61 => X"444484A4A4846464444444242424242444242424444444442424242424242424",
      INIT_62 => X"200022222284EAC4709564406008FB0E20824C082060084AE886444442442444",
      INIT_63 => X"E49208C028B6FF740A92C6E4C004B4FDF4F6FAFDB090FAB8FCEC424240C44C84",
      INIT_64 => X"424222222222002020222220426642C884422042422020202000002022000042",
      INIT_65 => X"FDD9B7953151755373730CA6A48262CAEC2ECA84626284C88484848442424222",
      INIT_66 => X"CA864244646442426442646486CAA8868686A8ECA686C8EA30B7DBFBDBFDDBDB",
      INIT_67 => X"886442424286EC64CACA8686426464644464868664A6868686868686A8866264",
      INIT_68 => X"7531A8620EEA86EA505097EC64A684846486CA8664648664CAA86464644286A8",
      INIT_69 => X"CAB775CA86A88642220EB9CA75300C95FB7364A831868484842E73EAEC0E5375",
      INIT_6A => X"888886666686A8A8EAA88664A6C8C85095C842EA0E2EFBD93097500EB9B9A864",
      INIT_6B => X"C8C8EACACACACCCDCACDCDCDCDCCCACCCCCDCDCDCDCDCCCCAACACAA8A8A8CAA8",
      INIT_6C => X"86CACCCACACA86A6A6A88686CACAC8C8ECA886C8A6A8ECAACAEDCCCACA86A6A6",
      INIT_6D => X"EAA684848684C8C88484846484646464848262628484A6A8A8A8C8C8CACAA686",
      INIT_6E => X"C6A6C6C6C6A6A6C6C8C6A6A6A6A6A6A6848484848684848484848484848484A6",
      INIT_6F => X"A6A4A4A4A6A4A4A4A4A4A4A4A4A6A6A6A6A6A4A4A6C6A6A6C8CACAC8C8A6A6C6",
      INIT_70 => X"CAEAECEAEBEA0A6ED490F8F8F808E4B2F80A82A4A4A4A4A4A4A4A484A4A6A6C6",
      INIT_71 => X"C6C6C8C8C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C8E8E8C8EACACACAEACACA",
      INIT_72 => X"8666666686868686868686868686868686868686868686868686A6A6C6C6C8C8",
      INIT_73 => X"6666666666444444666664646464644444444444444464646464646466666686",
      INIT_74 => X"2424242424444466666666666666666666666666666644444466666666644466",
      INIT_75 => X"444484C6C4A48464442424242424242444242424444444442424242424242424",
      INIT_76 => X"42244444466868868686224060A495A860068EC62060064AE864442424242244",
      INIT_77 => X"60A0C2C4C44CDBCA20606062A2800AB66C6CD8FB8EB2FAD4DACA224240E48EEA",
      INIT_78 => X"42422222222220202020202242A662A884202222202020224422000000000000",
      INIT_79 => X"B9B77373510C0E7553302EC8A6A684CACA6262626284A84286CA844040404242",
      INIT_7A => X"4264644242424244626464426486A8A88686A8A8A8EAECEA5097B7B9DBDBB9B9",
      INIT_7B => X"88864242A8CA42A886866442646644646486CA86426486868664642ECA424264",
      INIT_7C => X"0EA8C80E0C0CEAEA2E97B90E840C86846442EC8642863164A6CA0EEE884286A8",
      INIT_7D => X"A8EACAA8646464644262A6A82ECA84EC0CCACA0ECA8462A60C0CD951A8A83095",
      INIT_7E => X"A886866686A8CACACAC8A886A8A60ED9CA0E648430FDFD95EAB7D7B7FB7362EC",
      INIT_7F => X"CAEAEACACACAECCCCCCCCDEDEDCDEDEFEFEFEDEDEDEFEFEFCDCDCDCCCACAAAA8",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(35),
      ENBWREN => enb_array(35),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(35)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__59\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(35)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized52\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized52\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized52\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 36 to 36 );
  signal enb_array : STD_LOGIC_VECTOR ( 36 to 36 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000003FD800000000000000000000000000000000000",
      INITP_01 => X"00000400000003FFFFFB80C0000000000001FF83000063000000000000000000",
      INITP_02 => X"000000000000000000000000000000000000000000000E780033F8F3BEF40010",
      INITP_03 => X"000006000100E200180000000000000000000000000000000000000000F00000",
      INITP_04 => X"000000000000000000BFF8E77FD008000C000000000011FFFFF0C3BC00000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"40060000000001FFFE74063C00000001000000000000E0000000000000000000",
      INITP_07 => X"000000000000000000000000000000000000000000000000023FF0E07FE81080",
      INITP_08 => X"000000000000E000000000000000000000000000000000000280000010000000",
      INITP_09 => X"0000000000800000010000603FFC018002000200000000FFFFE00F7800000003",
      INITP_0A => X"000000000000000FFFC021E00100000400000000000000000000000000000000",
      INITP_0B => X"00040000000011FFFFFE1FF000000000000000000000C0000000000000000000",
      INITP_0C => X"000000000000000000000000000000000800000001800000040700001F3C0080",
      INITP_0D => X"00000002000000000000000000000000000000000000003FFFFFF9C7C3400108",
      INITP_0E => X"00000000038000000203E0C040000040000000000000117FFFFC1F8000000000",
      INITP_0F => X"01E00000000071FFFFFFFFFFFFFC8CD800000000000000000000000000000000",
      INIT_00 => X"64CAECCACAC886A684C8A6A6CAA6A8CACAA686A8A6C8C8A8CACACCECA8A6A6A6",
      INIT_01 => X"C8A484848484A4A484848484848484A68484826284A6A8C8CACACACACACAC8A6",
      INIT_02 => X"C8C8C8C6A6A6A6A6A6A6A4A4A6A6A6A4848484848684848484848484848484A6",
      INIT_03 => X"A6A4A4A4A6A4A4A4A4A4A4A4A4A6A6A6A6A6A4A4A6A6A6A6C8C8C8A8C8A8C8C8",
      INIT_04 => X"EAEAEAEDEDEB0A2C704CB4D6D64EC44C70E6A4A4A4A4A2C4A4A4A4A4A4C6C6C6",
      INIT_05 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C4C6C4C6C6E8E8E8E8E8E8E8EAEAEA",
      INIT_06 => X"646466668686868686868686868686868686868686868686868684A6C6C6C6C6",
      INIT_07 => X"6466666666444444866444646464444444444444444464446464646666666464",
      INIT_08 => X"2424442424244444666666666666666666666666444444444444666666666444",
      INIT_09 => X"2444A4E6E6C48464242424242444442444242444444444422444442424242424",
      INIT_0A => X"88688868444464C6A662202220426440A06AAEA62060082AC864242424242444",
      INIT_0B => X"60A4C4C4C4C6E840404042426082C40606064A6A6A4A6CB0FB88004262E64E0C",
      INIT_0C => X"22422220202220222000002040A684A862200000002020002200000000000022",
      INIT_0D => X"537573532E0C3097732E51530EC80C530AA6828484A6A8A895B7EA8462628642",
      INIT_0E => X"66644242644264424242424444648686648686ECECCA0C0C97D995B9DBD9B9B9",
      INIT_0F => X"A8646464CAEC6286644242666642868664ECEA64A80EEC888664A8C8A6644264",
      INIT_10 => X"4E8473D9D9D92EC82E2E7397AA0EAA66446486AA8686ECA884C8CA0E86426688",
      INIT_11 => X"64424264A8866486CAC82E50EAC80E752C75DDFF758442C8DB2E9551A8860C73",
      INIT_12 => X"A8888886A8CACACAC8EAECAACAA8A88686CA84A82E2E0EC8840C0E5373A86486",
      INIT_13 => X"EACAC8EAEAC8CAECCCCCCCCCCACAEFEFEFEDEFEFEFCDCDCDCDCDCDCDCCCCCAAA",
      INIT_14 => X"A6A8EDEAA88684A6A6C8C886EACACAA8CAA686C8A6CAA6CACCAACAECA6A6C6C8",
      INIT_15 => X"A6A48484848484A484848484848486A684848686A6A6A8CAC8C8CACDCAA8ECEC",
      INIT_16 => X"CACAC8C8C8C8C8A8C8C6C4A4A4A4A6A6A4A4A4A4A68484848484848484848486",
      INIT_17 => X"A4A6C6A4A4A4A4A4A4A4A4A4A6C6A6A6A6C6A4A6C6A6A4A6C6A6C8A8C8A8CAC8",
      INIT_18 => X"E8E8E8E8EAEAEAEA0C0A0C08E8E6C4C6E6C4C4A2A4A4C4C4C4A4C4C4A4C6C6C6",
      INIT_19 => X"C6C6E6E6C6C6C6C6C6C6C6C6C6C6C6C6E6C4E6E6C4C6C6C6E6E6E6C6E6E6E6E8",
      INIT_1A => X"4242424264624264646464646464646464646464646484868686A6C6C8C6E8C8",
      INIT_1B => X"6666444666442242444444644464646466666666666664446466668686644442",
      INIT_1C => X"2424242422244446464666666666868666666664444444444444666666666666",
      INIT_1D => X"4464A40606C4A666442424242424444424242424444442422244442444242424",
      INIT_1E => X"684624242282E628C842220022442060048C6CA6206008EAC864242422222424",
      INIT_1F => X"60A684A4A4A64020202242404240A4C6E6E6C4E4E80806A4E842422242A8A888",
      INIT_20 => X"222220224422202020202020A8EC64A842202020202000000000000000000064",
      INIT_21 => X"5175B7300C0E2E510E30B751ECECC8840870EAA6A6A62E9597EC0E752E0CC842",
      INIT_22 => X"A862424244644242424242426464646484A6A60CC8EAEC3097B9D9D9D9B79573",
      INIT_23 => X"88664286310C86A88864646466ECECCA64A8A66486A88686866444646464A8CA",
      INIT_24 => X"EA2EB7B9DBFDD90C9573EA51EAA8A866646486EC0E4064A88664646464668688",
      INIT_25 => X"868484A6C8A8A8A84EEAB795D9F9732E2C2E72DBDBA862A6D9D95386A6739731",
      INIT_26 => X"CAA8A8A8A8EACAC8EAECCCAAAAAAA8A8AAAAAAAAA8646486A6868686648486A6",
      INIT_27 => X"CACAEAA886C8CAA8CACCCCCCCACAEFEFEFEFEFEFEFEFEDEFEDEDEFEFEDCDCDCA",
      INIT_28 => X"C8A8ECCAC8A6A684A8EAC886CACAC8CAECA6A6C8A6A8CAEAEAA8ECC8A8C8E8E8",
      INIT_29 => X"8684848484A4A6A4A484848484848684848686A6C8CACACACACACACACACACCED",
      INIT_2A => X"C6C8C8EACACACAC8CAEAC884A6A4A6A4A4A4A4A4A4A4A4A48484848484848484",
      INIT_2B => X"C4C4C4C4C4C4A4A4A4C6C6C6A4C6C6A6C6C6A4C6C6C6A4C6C8C8C8C8C8C8C8C8",
      INIT_2C => X"E6E6E6E6C6C6C6C8E8E8E8E8C6C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C6E6C6",
      INIT_2D => X"C6C6E6C6E6E6E6E6E6E6C6C6C6E6E4E4C4E4E4E4C4C4C4E4C6E4E4E4E4E4E6E6",
      INIT_2E => X"6262424242426262424242424242424242424242426264868686A6C6C6E6E6E6",
      INIT_2F => X"6646666464444444424264646464646486868686866686646666868686644242",
      INIT_30 => X"2424242222444466666666666666648686664646444446464464444444646666",
      INIT_31 => X"244284A4A4A68644244446464646464646464446444442424444444424242424",
      INIT_32 => X"422222024282C6C66420222044242260286C2A642062E6C8A664242244422224",
      INIT_33 => X"60A482A2C4E86220204062624240C4E6C6C6C6E6E4E6A6402042420222444424",
      INIT_34 => X"86862064CA44202020202242424242A62220202000002200000000202042C82C",
      INIT_35 => X"73500C0C0E2E30ECEA2E950CEA0AA4A4E8E8A662A82E30EC86A875B97395C862",
      INIT_36 => X"A864424464644442424242426486646484A6A8A6A8C8EA2E5275B7D973737550",
      INIT_37 => X"A80F64648664406264886642660E0ECAA88684866464EEEC866486444264EACA",
      INIT_38 => X"EA2E2E7274B9DB7352FD75CA51EC66866464420EEC6284CA0CA6868664668888",
      INIT_39 => X"A684A6A6EAEA2EEAC8840E53500C2E517350732EEA8484844EFBDBEC64C8A886",
      INIT_3A => X"CAA888A8ECECCACAECECCCCAAACACACACACACACCCAA8CACACACACAAA8686A8C8",
      INIT_3B => X"A8CAECA8A6A8CCCCEFCACACCECEDEDEFEFEFEFEFEFEFEFEFEFEDEFEDEDCDCDCC",
      INIT_3C => X"CAA8A8CAC8C8C884EAEAC8A8A8A8C8A8C8A6A6C8C8CACACACAEACAA6A6C8CAC8",
      INIT_3D => X"A6848484A6EAA6A4A484868484A6848484A6A6A8A8CACACACAEAEDECCACBEDCA",
      INIT_3E => X"C8C8C8C8C8CACACAC8EAE8A6A6A6A6A4A4A4A4A4A4A4A4A4A4A4A4A4A6A6A6A6",
      INIT_3F => X"C4C4C4C4C4C4C4C4C6C6C6C4C4C6C6C6C6C6A4C4C6C6C6C6C6C8C8C8C8C8C8C8",
      INIT_40 => X"E4E4E404E6E6E4E4E4E6E6E6E4E4C4C4E4E4C4C2C4C4C4C4C4C4E6C6C6E8E6C4",
      INIT_41 => X"C6C6E6E6E6E608E806E6E6E6E6E6E6E6E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6",
      INIT_42 => X"6262424262646484646444424242444462626242426284A68686A6C6C6C6C8C8",
      INIT_43 => X"6666666664444244444444446464648668666686868688866686868686846284",
      INIT_44 => X"6666464644444666688866666666666686664644444446464444664646666666",
      INIT_45 => X"2422224242442424242444464646464646464646464646666666664666666646",
      INIT_46 => X"422222224082C6C64200222222222060284A0A420062C6C68644222422222222",
      INIT_47 => X"628482A2C4C86200406082626060A4C6E6C6E6E6E6C686222242220222426484",
      INIT_48 => X"846442422220222042424242202042A822202020000000000000000020A62C4C",
      INIT_49 => X"732E0E2E0E30300E0E2E73ECC8C8E8A4826262860E52302EEC30B9970CEAA686",
      INIT_4A => X"A886424442424442424242446486646284A6C8A6A6C8A6E82E97B7B7532E5075",
      INIT_4B => X"A8EC444242420EEC4286644286A8A8A8CA88866442CA31A8A66464646486A686",
      INIT_4C => X"A6C62E934E73B7530A95FB732E2E86A6644244CC8664640E97A6A86442448888",
      INIT_4D => X"A684A6C8EAEA842FEC644244424220424264A8A8646484624275DBCA64626484",
      INIT_4E => X"CAAAA8CAECCACAEA0FECECCCCACACACACACAECEDCCCACCCCCCCACAC8A6A8C8C8",
      INIT_4F => X"CCECCACAECCAA8EDEDCACCEDEFEFEDEFEFEFEFEFEFEFEFEFEFEFEFEFEDEDCDCC",
      INIT_50 => X"C8A8CAC8CAEAC8A6ECECCAC8A6CAECC8A8A6A6C8A8A8CACACAEAA6A4A6C8CACC",
      INIT_51 => X"8484A484A6EAA6A6A6868684A4A68484A6A6C8C8C8C8CACAC8EACACACAEDEDCA",
      INIT_52 => X"EAEAE8E8E8CACAEACAEAE8A6C6C8C8A6A4A4A6A4A4A4A4A4A4A4A484A4A4A4A6",
      INIT_53 => X"E4C4C4C4C4C4C4E6C6E6E6C4C4C6C6C6C6C4C4C4C4C6C6E6C6C6C6C8E8EAEAEA",
      INIT_54 => X"E4E4E4E4E6E6E606E6E6E6E6E4E4E4C4C4E4E4C2C2C4C4E6E4C4E6E6E808E6C4",
      INIT_55 => X"0606060606268C8E6C28E4E4E4E4E6E4E4E404E4E4E4E404040404E4E4E4E4E4",
      INIT_56 => X"8482826282A4A4A6C6A6A4A48484A4848464626262628486A6A4C4E606060606",
      INIT_57 => X"66868686866462628462646464646466866484A6A8A6A6848686A6A6A6A6A4C6",
      INIT_58 => X"6666664646464666688888888888886688886866666666464644666666666666",
      INIT_59 => X"2202020200020002000002020202020202020202020224242444444444444646",
      INIT_5A => X"8442220040A4C8A62200222200024082080AC8220062C6A88644242222222202",
      INIT_5B => X"64846082A4844000206062604040628482A4A4C4C6C68422222200022284E8E6",
      INIT_5C => X"4042422022202020426442224222448620200000000000000000000222424240",
      INIT_5D => X"9573512E0E75502E532E300C2E5051C66262863053307597730C5173C8844242",
      INIT_5E => X"64424242424244424242424464646462A6C8EA0CC6C8A60C3073979575305073",
      INIT_5F => X"886444644286CA6464646464860EA8864442444444424286A664444264848686",
      INIT_60 => X"6486C85153100E0EEACA0E300C30EC8686426464426462A851CA8664424488A8",
      INIT_61 => X"A6A6C8EAC60AA6A6CA666644440E530EEA868464626482C6A886646464648484",
      INIT_62 => X"AAA8CAECECCAEA0C0FECECCCCACCCCCCECECECECCCCCCCCCCACAA8A8A8A8C8C8",
      INIT_63 => X"CCECCAED0FEAA6EACCEDEDEDEDEFEFEFEDEDEFEFEFEFEFEFEFEFEFEDEDCDCCCA",
      INIT_64 => X"CAC8ECA8C8EAC8A6EDECECA8C8EAEAC8C8A4A6C8CACACACAECC8A6C6EACAA8CA",
      INIT_65 => X"A4A4A484A6A6A6C6A6868684A6A4A4A6A6C6C8C8C8C8CAEAC8EACACAEDEDEDCA",
      INIT_66 => X"EAEAE8E8EAE8CAEAEAC8C8A6C8EAE8C6C6A4A4A4A4A4A4A4A4A4A4A4A4A4A4A6",
      INIT_67 => X"E4E4E4E4E4E4E4E6E6E6E6E4E4E6E6E6E6C4C4C4C6E6C4C6C6C6C6C6E8EAEAEA",
      INIT_68 => X"0404E4E4E4E40404E404E4E4E4E4E4E4E4E4E2C2E4E4E406E4E4C4E608E6E4E4",
      INIT_69 => X"868686868486EEF0EE884444242424040404040404E4E4040404E4E4E4040404",
      INIT_6A => X"A4A4A4A4A4C6C6C6C6C6C6C6C6C6E8E6C6C4E6C4A4A4A4C6A6C40466A8A6A686",
      INIT_6B => X"868684A6A4A2A2C2A2A2A2A4A4848486868686A6A688886686A6A6A8A8A6A4C6",
      INIT_6C => X"0202222202022222222424444444444488884646666666684646666666666666",
      INIT_6D => X"2200000000000000000000000000000000000000000000020202020202000222",
      INIT_6E => X"842202022084A6440002220000224082C6E8A6220064A6A68644240222220224",
      INIT_6F => X"6262628484622000202040202020424262628484A4A664200022222040A60AA6",
      INIT_70 => X"2220222020222042204242426442446420000000000000000000000022222200",
      INIT_71 => X"725050502E95722E5053300C502EC884846486503050955351C8846262424222",
      INIT_72 => X"64424242424242424242444242626464A6C8C80CEAA6C850EA0E2E5073507272",
      INIT_73 => X"8664424242424264644242644264646464646442424264A68664424264446444",
      INIT_74 => X"EC0E8664866486ECECECECA864A8EC868864424286866442640E886442448888",
      INIT_75 => X"A6A8EAEAA6C80CC84264646464A82E73955331A8A68462E8F9B5A484A6426264",
      INIT_76 => X"AA88CAECCACA0C0E0FEDECCCCACCECCCEDEDEDCDEDEDEDCCCCCAA8A8A8CACAA8",
      INIT_77 => X"CAC8ECECECC8CACCEDEDEFEFEFEDEFEDEDEDEFEFEFEFEFEFEFEFEDEDEDCCCACA",
      INIT_78 => X"EAC8EAC8C8EAC8A6EACAEACACACACAEAE8A6C8CAEDEDEDECC884C8CAEAECCACA",
      INIT_79 => X"A4A4A4A4A6A4A6C6A48484A6A4A4A6A6C8C8C8C8C8C8C8C8C8C8C8CACACAECEC",
      INIT_7A => X"EAEAEAEAEAE8E8EAEAC8C8C6E8EAE8E8E8C6A6A4A4A4A4A4A4A4A4A4A4A4A4A6",
      INIT_7B => X"E4E4E4E4E4E6E4E4E6E6E6E4E4E4E6E6E6E4E4C4E6E6C4E6E6E6E6C6E6E8E8EA",
      INIT_7C => X"0404040404040404240404040402E2E404E2E2E20202E2E20404E40606E4E4E4",
      INIT_7D => X"E8E6E8E8E8C8ECECECC8C4C4C4A4A4A484646464444444240202020202020204",
      INIT_7E => X"A4C4A4A4C6E8C6C6C6C6C6C6C6E6E8E8E6062828E6E6E608082666C8E8E8E6E6",
      INIT_7F => X"86A6C4C4E4E2E002020202E2E2E2C4E6C6C4C4C6C6C6C884A4A6A6A6A6A4A4C6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(36),
      ENBWREN => enb_array(36),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(36)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__67\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(36)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized53\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized53\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized53\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 37 to 37 );
  signal enb_array : STD_LOGIC_VECTOR ( 37 to 37 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000001FFFF381F800000000000000000000000000000000000000000",
      INITP_01 => X"FFB08100600000000000000000000000000000000300000003E008E078E40100",
      INITP_02 => X"000000000000000000000000000000007FFFFE40000031FFFFFFFFFFFFFFFFFB",
      INITP_03 => X"0000800007800000218039F4BC2E010020000000000403FFF7381C0000000000",
      INITP_04 => X"FFFFFFFFFE0021FFFFFFFFFFFFFFFFFFFFFD83F8F28000000000000000000008",
      INITP_05 => X"00000000000003FFF7483C000000000000000784000000000000000000000000",
      INITP_06 => X"FFFFFFFFFFAB70000000000000000030000340001E03000040EC19C05F0E0000",
      INITP_07 => X"00000004000000000000000000000000FFFFFFFFFFFFF0FFFFFFFFFFFFFFFFFF",
      INITP_08 => X"000336003F1FB00061F800F0079F000000000000000000FFF71E3C0000000800",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFEC000000000000000000",
      INITP_0A => X"000000600000017FF7BE7E000000000000000000000000000000000000000000",
      INITP_0B => X"FFFFFFFFFFDFFE020F7C00800000000031E0FC407E3FB000B198007E083F0000",
      INITP_0C => X"0000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"3DFFE8507FFFB000C0FF301E00380000000030600000027FFFFC778080000000",
      INITP_0E => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE060F7030C008000008",
      INITP_0F => X"00013400000000FFFFC63C008000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000000000000000002224488440202222444444646666666666686",
      INIT_01 => X"0200000000000000000000000000000000000000000000000000000202000000",
      INIT_02 => X"84420202206466020022222222222062A6A66400006286866442222222222244",
      INIT_03 => X"4062828462422020606242202020404042626282828462404222202062C6E8A6",
      INIT_04 => X"2222222244422022424220202220426400200020202200000000002220222200",
      INIT_05 => X"B7502E2C0C702C2CEAE80C0A0CC6A4A48462640C0C5073732EEAEA6242404220",
      INIT_06 => X"42424242424442424242444464CAA884A6A6A6C6C884CA2E50702E722E4E5095",
      INIT_07 => X"8664AA64866486A8444488A84422424264644242424242A68664424264666466",
      INIT_08 => X"A62E51952EA684C60E955186EC0C866264644264CC86420ECA426664444488A8",
      INIT_09 => X"A6CAECEAC8A62EFB73535364CACA6242ECEC62C8516262A6B7FBB5C8A8A66286",
      INIT_0A => X"A8CAECCACAEC0C0FEDECECECEDEDEDEFEFEFEFEDEDEDECECCAAAA8A8C8CAA886",
      INIT_0B => X"CAC8CACACAA6CAECECEDEFEDEFEFEDEFEFEFEFEFEFEFEFEFEFEDEDCDCCCACACA",
      INIT_0C => X"EAA8CAEACAC8A6A6C8C8EAEAC8C8CAEAC6A6ECECECEDECEA84A6C8C8ECEDEDEC",
      INIT_0D => X"A4A4A4A6A6C6A6A4A4A4A4A4A4A6A6C8C8C8C8C8C8C8CACAC8C8C8CACACACACA",
      INIT_0E => X"E80A08E8E8E8E8E8EAC8E8C8EAEAE8EAEAE8C6A4A4C4A4A4A4A4A4A4A4A4A4A4",
      INIT_0F => X"040404040404060606E60404E4E4E4E606E4E4E4E6E4E406E6E6E6E6E6E6E8E8",
      INIT_10 => X"4444442424222202222424040204040402020202020202020404040604E20204",
      INIT_11 => X"E8E8EAEAECECEEF0EEEAE8E8E6E6E6E6E4E4E4E4C4C4C4C4A2A4A48464624264",
      INIT_12 => X"C2E4C4A2C6E6A4A4C6C6C6C6C6E6E8E8C8C60808E6C6E808484688A8C8C8E8EA",
      INIT_13 => X"C404242442426264828262626262424424242426262606E4E404E4E6E6C4C4E4",
      INIT_14 => X"20000000000000000202220000022244A8662222222222022224468868666686",
      INIT_15 => X"0000000000000000000000000000000000000000000000000002020022220000",
      INIT_16 => X"C864222022644400002220224422204284866400206284866422202222224444",
      INIT_17 => X"6262826242424242A2A442000020424242626282A2C6C6C6C844002082E6E8E8",
      INIT_18 => X"202042AAAA224264426442202020424220202020204222202020202020200000",
      INIT_19 => X"7270700AEA2C2C93EAEA2C0A2CE8A6A48486EC75510CA6868484424062624242",
      INIT_1A => X"644242424242424242424262840EC864A68684A6A6A60C2E2E4E2E2C0C934E2E",
      INIT_1B => X"8666316484CAA888868686644264ECCA42424264424264888664868662626464",
      INIT_1C => X"0CA895FDDB75A6C864EC308631970EEC64644264A8864255EE426444444486A8",
      INIT_1D => X"A8EA0CEAC8C6C85053ECCA64A8ECA864646230FB73626272B9509530860EA8A6",
      INIT_1E => X"A8ECECCAEA0F0D0F0FEDEDEDEFEFEFEFEFEFEFEDEDEDECECCAC8A8A6A6A684A6",
      INIT_1F => X"CAEACAC8C8C8C8C8EAEDEDCCECECEDED0FEFEFEFEFEFEDEDEDEDCDCCCACAAAAA",
      INIT_20 => X"C8A8C8C8EAC8C8A6A6C8EACAC8CAC8C8A6A6ECEDECEDEAC8C6EACACA0FEDEDED",
      INIT_21 => X"C4A4A4A4C6E8C6C6C6A6A6A6A6C6C8C8CAC8C8CACAC8CACACAEACACAEACACAC8",
      INIT_22 => X"08080A0AE8E808E808E6E6C6E8EAEAEAEAEAE8C6C6C4C4C4C4C4C4C4A4C4C4A4",
      INIT_23 => X"2424242404040606060606040404E40404E4E4E4E4E404060606060606E6E6E6",
      INIT_24 => X"C6C6A6A484848462426444222222222222220202220204042626462604040424",
      INIT_25 => X"EEF0F0F0F2F4F6F8FAF8F6F4F2F0EEECEAEAE8E8E8E6E6E6E4E6E6E6E6C6C6E6",
      INIT_26 => X"22442202262604E4E4E4C4C4C4E4E6E6C6C608E6C4A4C608282868A8C8CAEAEC",
      INIT_27 => X"0466C8EAC8C6E6E8E8E8E8E8E6C6C4C4A4A4A4A6A68484626464644444424242",
      INIT_28 => X"00000000000020000002020202022042A88644222222242424244688AA8864A4",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"A664222022222200002022428662424284844400206284864422002222226620",
      INIT_2B => X"4240626242404060A28422000022224242628282A40A0A0A0C440020A208E6C4",
      INIT_2C => X"42204288884220224242222020224242202064C8A6622020C8C8200000000000",
      INIT_2D => X"4E2C2C0AC80A500CC82EEAEA0CE8E8C684A80E51735184624220424262624284",
      INIT_2E => X"444242424242424242424242628684648486848484C60C0C2E50502C4E704E0C",
      INIT_2F => X"86646464648688666464424286ECEC8642424244646464886486A8ECC8646464",
      INIT_30 => X"EC0EC87295959551C8EAC8C850730CEA644242426466648664644242426488A8",
      INIT_31 => X"EA0CEAEAC6C6E8EA95730CC80A0CEA866462889731624050DB75A8CA86426462",
      INIT_32 => X"CAEAEC0C0C0F0DEDEDEDEFEFEFEF0F0FEFEDEDEFEDEDECCCA8A8A6A8A8A686A8",
      INIT_33 => X"EAC8A6C8EAEAEAC8C8EACACCECCA0D0DEF0FEFEFEFEFEFEFEDEDEDCCCACAA8C8",
      INIT_34 => X"CAC8C8C8CAEAC8C6A6C8EAC8CAC8A6C8C6C8ECECECEAC8C8EAEC0F0FEDEDEDED",
      INIT_35 => X"C4A4C4C4C6C4C6E6C8C6C6C6C6E8EACACAEACACACACAC8C8CAC8CAEACACACACA",
      INIT_36 => X"0608080A0A08080808E608E808EA0A0AEA0A0A08E8E6C4C4C4C4C4C4C4C4C4C4",
      INIT_37 => X"2424242424040404060424240404040404040404040404060606060606060606",
      INIT_38 => X"E6E8E8E8E8E8C8C8E6C6A4A4A484826242424042424222222648462422242424",
      INIT_39 => X"EAEAECEEF0F2F6F8FAFAFAFCDCDEFCFCFAFAF8F6F4F2F0EEEEECECEAEAE8E8E6",
      INIT_3A => X"A4A4826284866666666646464626262604042604C4C4E6E606064868A8C8C8E8",
      INIT_3B => X"2464C6C8E8E8E8EAEAEAEAEAEAEAEAECEAEAEAEAEAE8E8C6C6C6C6C4C4A4A4A4",
      INIT_3C => X"0000000000000000022224442202202286A864222222244444442446ACAC86C4",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"8644222222020200022222428464646262644200206264644400000000224400",
      INIT_3F => X"42424242426284A4A44200000020404062626264A6CAC8C8A8220040C408A662",
      INIT_40 => X"22224286844220204266422022204242204064EA0CA64220A864200000000020",
      INIT_41 => X"6E6C080AC40A2A0AE8E8E82C0A0A4EEAA6C82E0C7351A6626284626262424262",
      INIT_42 => X"444242424242424242426242426462626464848484A6C8EA2E502C2C2E50906E",
      INIT_43 => X"866464646666644264426486A866424486644264646486A86464626484646664",
      INIT_44 => X"42868686EC73D9530EC88450FBFBD9956464644266866664ECA842424264A8A8",
      INIT_45 => X"EA0C0AEAE8A6C80C959573732EA6A6A8CAA88664646462EC300E2C4EE8C64042",
      INIT_46 => X"CAEC0C0F0F0D0D0DEDEDEF0F0F0F0F0F0CA80F0FEDEDECCACACACAC8A6A6A6C8",
      INIT_47 => X"E8E8EAEAEAC8CAECEAEAECECEDEF0F0FEFEF0F0FEF0F0FEFEFEEEEEDEDEACAEA",
      INIT_48 => X"E8C8C8EAC8C8E8E8C6C8EAC8C8C8C8EAC6C8EAECEAC8C8C8EAEAECECEDECEAEA",
      INIT_49 => X"C4C4C4C6E8E8E8E8EAEAEAEAEAEAEAEAEAEAEAEAEAEAC8C8EAC8C8EAEAEAEAEA",
      INIT_4A => X"060608082A08080A2806E6080A0A0A0808080AE80808E6C4C4C4C4C4C4E6E8C6",
      INIT_4B => X"4444444444242444242624242424242424040404042424242626262626060606",
      INIT_4C => X"F0F0EEEEECEAEAEAEAE8E9E9E6E6E6E6C4C4C4C4A4A482824466644242444444",
      INIT_4D => X"C8C8C8E8E8ECEECEF0EEEEF0F0F4F6F8FAFCFCFEFEFEFEFEFCFCFAF8F8F6F4F2",
      INIT_4E => X"E8E8C6C6C6C6E6C6C6C6C6A6A684866664448684424426262626466888A8A8C6",
      INIT_4F => X"04042444646282A2A2C4C4C6C6C6E8E8EAEAEAECECECECECECECECECEAEAEAE8",
      INIT_50 => X"0000000000000000024666866622002264A88642222424444446464668ACAAA6",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"8644220022222200022222426462646462422220204264642200000000220000",
      INIT_53 => X"224240424064A8A642220000002020426262626486A8886644220042A6A46286",
      INIT_54 => X"648486EC64202222226422222020424222222040424020202000000000000020",
      INIT_55 => X"906E4C4EE82C4C080AC872722C2C0AEAC80C2E50500E0CA6EAA6624242424242",
      INIT_56 => X"4242424242424242424262644442626262628484A4C6E82CEA2E0A4EB4B49070",
      INIT_57 => X"8664646464664262426464664464648664A8AAAAA86466A8640E95CAC8CA6444",
      INIT_58 => X"424242660CC8C8ECCA640C73952E0C0C64866442646444648886644244448888",
      INIT_59 => X"0AEA0A0AEAA6A80E4EA4EA7295EAA686ECEAEC8662646484EC95B77395B795EA",
      INIT_5A => X"EC0F2F0D0D0F0FEDEFEF0F0F0F0F0F0F2FA80D0FEDEDEDEDCCCACACAA8A8C8EA",
      INIT_5B => X"EAE80C0CEAE8C80C2F0F0DEDEDEFEFEF0D0D0D0F0F0FEFEFED0FEDEDEDEDECCA",
      INIT_5C => X"EAE8C8EAEAC8C6E8C8C8EACAC6C8E8EAC6EAECEAC8C8C8C8C8CACAEAECEAEAE8",
      INIT_5D => X"C4C4C4E608080808EA0A0A0A0A0AEAEAEAEAEAEAEAEAE8E80AEAE8EAEAEAEAEA",
      INIT_5E => X"26060626282828282806E40828280828280808080A0806E4E4E4E4C4C4E60AC6",
      INIT_5F => X"8484846464644464444444444424242444422224242424242424242426262626",
      INIT_60 => X"FEFEFCFCFAF8F8F6F4F4F2F2F0EEECECEAEAE8E8E8E8E6C6E4E6E6E4C4C4A2A2",
      INIT_61 => X"A6A6A6C6C6EAEEEEECE8E8E8E8EAEAEAECEEF0F2F4F6F6F8FAFCFCFCFEFEFEFE",
      INIT_62 => X"ECECECECECECECECEAEAEAE8E8E8E6C6C4C4E4C4A2A2A4A4848486A8A8A8A8A8",
      INIT_63 => X"A4A4C4C4C4C2E2E2000022224262828482A4A4C6C6C6C6E6E8E8E8EAEAECECEC",
      INIT_64 => X"000000000000000002244444442200224286A86422242444442444444688AAC8",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"6422220202220000022222426262424242422200204264642200000022220000",
      INIT_67 => X"2020204242424262422000000020202042424264646686866422222262848264",
      INIT_68 => X"30EC866442220020200000226464422222222220202000002020000000000020",
      INIT_69 => X"90926E6E084C4C08082A70722C2CE8C8EA505030C82E73732E84424220222266",
      INIT_6A => X"6464424242426442424242424242628484848282A4C62CEAC62C4C4EB4D7B290",
      INIT_6B => X"8642426464442244664444648686646464A60C2EEC846464620E73CAEAC86264",
      INIT_6C => X"626242426486A6C8A8A652752EA664A6A8424242444264644466644242668888",
      INIT_6D => X"0A0AE8E8EAC886CA0A4ED7F9D7B7B72E86C8510E6462846286A8EA30305073EA",
      INIT_6E => X"EC0F2F0F0F0F0F0F0F0F0F0F0F0F0F0F0FA80F0FEFEFEDECCACACACAC8CAEAEA",
      INIT_6F => X"EAEA0C0A0A0AEA0C2C4F71512F2F2F0F0F0F0FEF0FEFEDEDED0FED0FEFEDEDCA",
      INIT_70 => X"EAE8C8EA0AE8C6E8E8C8EAEAC8E8E8E8C8E8EAEAEAEAC8C8EAEAEAEC0CEAE8E8",
      INIT_71 => X"E4E4C4E608080808E8080808E8E8E8E8E8E80A0AE8E8E8E80A0AE8E8E8E8EAEA",
      INIT_72 => X"26262626262628282806040828080808280A0A080A2A06E4E4E4E4E4E40808E4",
      INIT_73 => X"E8E8E6C6C6C4C4A4A48484846262646444444444444446264444444444462426",
      INIT_74 => X"FAFAFCFCFEFEFEFEFEFEFEFCFCFAFAFAF8F6F4F4F2F0EEECECECEAEAEAEAE8C8",
      INIT_75 => X"C6E6C6C6C8EEF0F0EEEAE8E8E8E8E8E8E9E8E8EAEACAEAECCCEEEEF0F2F4F6F6",
      INIT_76 => X"C4E4E6E8EAEAECECEEEEEEEEEEECECECEAEAECEAE8E8E8E6E6E6E6E8E8E8C6C6",
      INIT_77 => X"8686868484628282A2A2A2A2C4C4C4E60202042424444442828484A4A4A4C4C4",
      INIT_78 => X"000000000000000000002220224200002264A886442424242422022424468AA8",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000002",
      INIT_7A => X"6644222222000002222222424262424242422200224244442200000022220000",
      INIT_7B => X"2222224242204284624220200020224222224244222242646422022264848462",
      INIT_7C => X"2E644220422220204286864284A6422020202020000000200000000000000000",
      INIT_7D => X"B0D2AE8C4A4C2A2A0808E8C6C82C0CC8EAEA0C0C3050EC8462624220204266CC",
      INIT_7E => X"6464424242424242444242424242626484848284A4A4E8E606282A4C90D4B06E",
      INIT_7F => X"8664646644446664644444A8A862C871A6840C73EA0CEC846486CA8684646464",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(37),
      ENBWREN => enb_array(37),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(37)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(37)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized54\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized54\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized54\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 38 to 38 );
  signal enb_array : STD_LOGIC_VECTOR ( 38 to 38 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFEC60F60004000000040FFFFFFBC38FFBA00E0FE310382300000",
      INITP_01 => X"000000000000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"F9FFFFFF1FFFBF00000FC1F0E00000080006C000000003FFFFE0080000000000",
      INITP_03 => X"000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1F82800000010001",
      INITP_04 => X"0006C000000003FFFFFC00000000000000000000000000000000000000000000",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFC00879A00000000CFFFFFFFFBD808073F05C0000000C",
      INITP_06 => X"0000000000000000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"000400BF8BFFBFE06030707000000000000630180000017FFF78000000000000",
      INITP_08 => X"00000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF8000000",
      INITP_09 => X"00007008000007FFFFF000000000000000000000000000000000000000000000",
      INITP_0A => X"FFFFFFFFFFFFFFFFFFFFFF3FF2000000000000000067FFFFB005600000000000",
      INITP_0B => X"00000000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFF",
      INITP_0C => X"000000000000C7FFFC1780040000000000000000000002FFFFD0001380000000",
      INITP_0D => X"000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000",
      INITP_0E => X"00000000000000FFFF0007398000000000000000000000000000000000000000",
      INITP_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000C0101F9FC00000000000",
      INIT_00 => X"2EEA646440C8518464640E0E866484A8A8424242226688644466424264648688",
      INIT_01 => X"0A0A0AE8E8C886C82E702E92FBF9B5E8C8EA50518662842E86EAA86284C80C2C",
      INIT_02 => X"ECED0F0F0FEFEFEF0F0F0F0F0F0F0F0F0EA80F0F0FEF0FECECECEAEAEAEAEAEA",
      INIT_03 => X"0A0C0C0A0C2C0C2C2C4E719171717173311111312F2F2F2F0DED0D0F0F0FEDED",
      INIT_04 => X"E8E8C8E8E8C6C6E8C8E8EAE8C8E8E8E8E8E8C8C6C8E8E8EAEA0AEAEAEAEAEAEA",
      INIT_05 => X"E4E4E4E606060606E60608E8E8E8E8E8E8E8E8E8E8E8E8E8E808E8E8E8E8E8E8",
      INIT_06 => X"4646464444464646462424264828282828282A282A2A26E40404E4E4E40606E4",
      INIT_07 => X"F0F0EEEEECECEAE8E8E8E6C6C4C4A4A4A4A28282826464646464646446464646",
      INIT_08 => X"ECEEEEF0F2F4F4F6F8FAFAFCFCFEFEFEFEFEFEFEFEFEFCFCFAFAF8F6F6F4F4F2",
      INIT_09 => X"EAEACAEAEAF0F0F0D0ECECECEAE8E6E6E6E6E6E6E6E8E8E8E8E8E8E8E8EAEAEC",
      INIT_0A => X"4040406284A4A4C6C6C6E8E8E8E8EAEAEAECECEEEEECEEEEEEEEEEEEECECECEC",
      INIT_0B => X"648686848462628482828282A4A4A4A6A6A6C6C6C6E6E4C4E4E4E40404024242",
      INIT_0C => X"000000000000000002000000224422020244A6A8864446242444242444464644",
      INIT_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_0E => X"6444022222222202222222424242424222222200224242442200002022220000",
      INIT_0F => X"644222644242A6C8A86444222022224464424242200022222002222242424244",
      INIT_10 => X"624220204242202062ECEA624042422020222020202020000000000000002000",
      INIT_11 => X"F0F2CECE8C4A0828084C0AE8E8C6A6A6A6A684C80CC862424042222242628464",
      INIT_12 => X"62424242424242424242624242626262828484A4A6C6080A4C4A2A4A8ED2D0D0",
      INIT_13 => X"868686644242646444646484622E0AEA2E97EAA886ECEE6664A8EC8642646464",
      INIT_14 => X"300C0EA64284CA644444424464646486444242424264666466644064B9EC8688",
      INIT_15 => X"C8C8C8E8EAC8A6A6C8A684C693700A2CD74EE8EA8462A44E0CB5714EE8A4A6EA",
      INIT_16 => X"EFEFEF0F0F0F2F0D0F0F0F0F0F0F0F0F2CC82F0F0F0F0F0FECECECECEAEAEAEA",
      INIT_17 => X"0A0C0A0A0AEAEA0A0C0A0A2C4C2C2C2E2F2F2F515193D5D7B593712E0C0F0F0F",
      INIT_18 => X"E8E8E8E8E6C6E6E8E8E8E8E8E8E8E808E6E8E8E8E8E8E8EAEAEAEAE8EAEAEA0A",
      INIT_19 => X"E4E4E4040404060406E6E6E6E6E606E606E6E6E6E6E6E6E6E6E6E6E8E8E8E8E8",
      INIT_1A => X"6464646464464646464444464626484848484828484826040404040404060404",
      INIT_1B => X"FCFCFCFAFAF8F6F6F4F2F2F0EEECECEAE8E6E6E6C4C4C4C4A4A4A4A484848484",
      INIT_1C => X"E8E8E8E8EAEAEAECECECEEF0F0F2F4F4F6F8F8FAFAFCFCFEFEFEFEFEFEFEFEFE",
      INIT_1D => X"F0F0F0F0F2F6F6F4D4F2F4D4F4F0EECAE8E8E8E6E6E6E6E4E6E6E4E6E6E6E6E8",
      INIT_1E => X"C2C2C0E2040424246464646484848484C2C4E4E6E6C6E8E8EAEAECECEEEEEEEE",
      INIT_1F => X"466666644462626462626264848484A6A6A6A6A6A6A6A4A4C4C4C4C4C4A2C2C2",
      INIT_20 => X"00000000000000000000000002220000022286C8A84424464668686668464644",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"4222222222222202022222426262644242422200224242422220000022000202",
      INIT_23 => X"44422242222086A8864442202264666466664442222202000200204264646444",
      INIT_24 => X"4042424242422222424220202222222220222020202020000000000000202000",
      INIT_25 => X"F8F6D4F2AE6C4A282A2A2C704E0AC8C6EAC8C6A6826262624042424264646242",
      INIT_26 => X"64624264644242424242624262626262828284A6A6E80A0A0A4C4A6AD0F4F4F6",
      INIT_27 => X"868666446464424266666464EAD971E80C73C862624264866442428686646464",
      INIT_28 => X"62A6ECA884422244446688664264866464424444424488CC66424084B70E8888",
      INIT_29 => X"0CECC8A686A8A684E80A4E50C6842ED9B592D77382828484C870EA70952E8462",
      INIT_2A => X"0C0C0C0C0C2C2C2C0E2F0F0F0F2F2F2F0CA80F0F0F0FEF0F0FEDECECECECEAEA",
      INIT_2B => X"E8E8E8E8EAEAE8C8EAEAE8EA0A0AEAEA0A0A0A0A0A0A2C2C6E92B5B7730C0C0C",
      INIT_2C => X"E608060808E6E80A08E808E8E8E8E8E8E6E6E6E8E8E8E8E8E8E8E8E8E8E8E8E8",
      INIT_2D => X"040404040404040404040406060606060606E6E6E6E6E6E6E6E4E6E608E6E8E8",
      INIT_2E => X"C6C4C4A4A4848484846464646446464646464646464846264422242404242404",
      INIT_2F => X"FEFEFEFEFEFEFEFEDEFEFEFCFCFAFAF8F8F6F4F2F2F0EEEEECEAEAE8C8C6C6C6",
      INIT_30 => X"E6E6E6E6E6E6E6E6E6E8E8EAEAEAECCCECECECEEEEEEF0F0F2F4F4F6F8F8FAFC",
      INIT_31 => X"E8E8E8EACEF8F8D6F4F4F6F8F8F8F6F4F0EEEEECECEAEAEAE8E8E6E6E6E6E6E6",
      INIT_32 => X"8282A2C4C4C4C4E4E4E4E4E4040404040222224240426464A2A4C6C6C6C6C6C8",
      INIT_33 => X"68686868444242426262646464646486A6A6A8A6A8A8A684A6A4A4A4A482A2A2",
      INIT_34 => X"00000000000000000000000000000002000064A6A86622244466688888686868",
      INIT_35 => X"2222020202020202222222220202020202020000000000000000000000000002",
      INIT_36 => X"6644002222222002222264868686868666644222224242424422000022020202",
      INIT_37 => X"44242402000044884622000024666664466666442222222220202062A6A6A666",
      INIT_38 => X"8442426242222020222020202022220000002020202220000000000000202000",
      INIT_39 => X"FFFFFBD2AEAE4A28E6080A0808E6C6A4C6C88484848484626242424262626286",
      INIT_3A => X"64646442424242424242626262626262A484C6C6C6E8E808E62A6C8CB0D4FAFD",
      INIT_3B => X"664444426664424266866262EA5150C882A42E0E848486646462A89550846464",
      INIT_3C => X"A66442868664424286A8646464866664644444442244868644424264CAEC8888",
      INIT_3D => X"EA0C0CCAA6868662C6EA2E73A684CAEAC895932E84628464840A2E2EC8A686C8",
      INIT_3E => X"0AEAEAEA0AEA0A0A0A0C0C0C0C0C0C0C0CC80C0E0E0F0E0F0D0D0DECECECECEA",
      INIT_3F => X"C8C8E8C6C6C8C6C8E8EAEAE8EA0AEAEAEAEAC8C8EAEAEAEA08E80A4E4E0A0A0A",
      INIT_40 => X"0808060608E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6C6C6E6E8E6C6C6C6C6C6C6",
      INIT_41 => X"242424242424242404040426262626240606060606060604E4E4E40606060606",
      INIT_42 => X"F0EEECEAEAE8E6E4C6C4A4A4A4A4848486646666666666444444444444444424",
      INIT_43 => X"F0F2F4F4F6F8FAFAFCFCFEFEFEFEFEFEFEFEFEFEFEFEFCFCFAFAF8F8F6F4F2F2",
      INIT_44 => X"ECEAEAEAE8E8E6E6E6E6E6E6E6E6E6E7E8E8E8EAEBEAEAEAEAEAEAECECEEEEEE",
      INIT_45 => X"848486868AFAFCFAF4D0F2F4F6FAFBD4EEEEEEEEF0F0F0F0F0F0F0F0EEEEECEC",
      INIT_46 => X"82A2A4C4C4C4C4C4C4C4C4C4C4C4C4C4C2C2C2C2E2E204242424466664646464",
      INIT_47 => X"686888AA66424244424444646464648688868686A8A88684868486A6A6848484",
      INIT_48 => X"0202000002020202000000000202220202004286A88822022202244444444446",
      INIT_49 => X"2222222222222222222222222222222222222222222222222222222222020222",
      INIT_4A => X"A844000022220002224266A8A8A8888866442222222222222222220022220202",
      INIT_4B => X"8A6868464668688A684624444668686666686846244422422200004486A8A8A8",
      INIT_4C => X"C864624242422022202020202020422000202020204222200000000000000000",
      INIT_4D => X"FFFFFDF5CE8C4A080808080AE8C48282828282C6A6846262626242626082EAEC",
      INIT_4E => X"6464424242424242424262626262628482A4E8E6E6084C2A284A8CAEB2D8FFDF",
      INIT_4F => X"864442426462646464444264626464628475950E844264646486A6EA0CC86264",
      INIT_50 => X"A886644444644242846464848664444464424264424264444242426286A8A886",
      INIT_51 => X"0CEA0C0CCAA8C8A6A8EAA684A40AC80A840C50EA8462846484A6C8EAEACAA6A6",
      INIT_52 => X"E8E8C8C8E8E8E8EAEA0A0AEAEA0A0A0A2C0A0A0C0C0C0C0C2C2C0C0C0C0C0C0C",
      INIT_53 => X"E6C6C6C6A4A4A6C6E8C8C8E8C8C8E8E8A8A6A6A6C6C8E8C8E8E8E8C6C6C8C8C8",
      INIT_54 => X"06060606E6E606E6E6E6E6E6E4C4C4C6E6C6C6C6E6E6E6E6E6C6E6E6C6C6C6C6",
      INIT_55 => X"444444442424262424242626262626262626260606262604E4E4040606060606",
      INIT_56 => X"FCFCFAFAF8F6F4F2EEEEECEAEAE8E6E6C6C6C6A6A6A4A4844464644444444444",
      INIT_57 => X"EAEAECECECECECEEF0F0F2F4F6F6F8FAFAFCFCFEFEFEFEFEFEFEFEFEFEFEFEFE",
      INIT_58 => X"F2F2F2F2F2F2F0F0F0EEEEEEEEECECECEBEBEBEBE9E9E7E6E8E8E9EBEBEBEBEC",
      INIT_59 => X"2626466448B6D9F9F4D0F2F4F9FDF9ACC8C8C8C8C8EAEAEAECECEEEEEEF0F0F2",
      INIT_5A => X"C6C6C6C6C6C6C6C6A6A6C6C6C6C4C4C4C4C4C4C4C4C4C4E6E4E4062626262626",
      INIT_5B => X"244446664442444442446464646464886868888888A884A4A6A6A6A6A6A6A6A6",
      INIT_5C => X"222222222222222222222222222222222222226688A864022222020202020222",
      INIT_5D => X"2222222222222202222222222222222222222222222222222222222222222222",
      INIT_5E => X"8846220222442202224264A8C8A8888866442202220200000002222222220202",
      INIT_5F => X"ABAD8AAAACACAC8C8A8AAA8A8A8B8A8AAAAA8A8A8A8A888A886644668888AAAA",
      INIT_60 => X"2C84422222222220402020222020222000002020202220000000000000000000",
      INIT_61 => X"FDFFFFF7CE8A48280808E80AE8C6C4A4A2A2A4A4A482A4A48484640C86845050",
      INIT_62 => X"62646242424242426464624262626282A482A4A4E6E608E6064A8A8CD2FAFFDF",
      INIT_63 => X"86424244426264646442428686644264A8EACA846462646462A8864262844244",
      INIT_64 => X"648664644442424242646464444242448664444444446464424264646486A886",
      INIT_65 => X"2C0C0C0C0C0AEAEACAECEC0EEA4E4EB52EE8E8A6628284648484A684C80CA664",
      INIT_66 => X"C8C8C8C6C6C6C6C6C6C6C8E8E8E8E8E82C2CE8E8EA0A0A0A0A0A0A2C2C0C2C2C",
      INIT_67 => X"E6E6E6C4A4A4A4E8C8A4A4A4A6A6A6C8A6848484A6C8C8C8C8C8C8C8C8C8C6A6",
      INIT_68 => X"0606060604060606060606E6E4E4E4E4C4E6E6E4E6E6E6E6E6E6E6E6E6E6E6E6",
      INIT_69 => X"6464646666444646464646464646464646262646262624240404042626262626",
      INIT_6A => X"FEFEFEFEFEFEFEFEFEFCFAF8F8F6F4F2F0EEECECEAE8E6E6C4C4C4C4A4A48484",
      INIT_6B => X"E9E9E9E9E9E9E8E8E8E8E8EAECECECECEEF0F0F2F2F4F6F6F8F8FAFCFCFEFEDE",
      INIT_6C => X"E8E8EAEAECECEEEEEEF0F0F2F2F2F2F2F2F2F2F2F0F0EEECECECEAEAEAEAE9E9",
      INIT_6D => X"0604060606284A6C8EB0D4D6FBFB6E486868688888A8A8A8C6C6C6C6C6C6E8E8",
      INIT_6E => X"C6C6C8C8E8E8E8E8E8E8E8E8E8E8E8E6E6E6E6E6E6E6E6C6C4E4E60606060606",
      INIT_6F => X"424222424242444442644264646466868888A8A8A8A88684A6A6A6C6C6C6C6C6",
      INIT_70 => X"222222222222222222222222222222222222224486A886424242444222222424",
      INIT_71 => X"2222222222222222222222222222222222222222222222222222222222222222",
      INIT_72 => X"8A8A8A68686846444466668888A8A88866442222222222222220224422020202",
      INIT_73 => X"AAACACACACACACACADADADADADADADADADADADADADADADADADADADADADACACAC",
      INIT_74 => X"0C64422222222020204244422222422020202020202020000000000000000000",
      INIT_75 => X"FFFFFBF5CE8A4A28E6E6E6E6C6E8E8A4A4A4A484C60A2C0AC6E8502E73EAE84E",
      INIT_76 => X"6242424264644242646462424262628284C6C6A4C4E6E6E606486A8CD0D6FDFF",
      INIT_77 => X"8642424264626464424242426464646464646464646464646464846464644264",
      INIT_78 => X"846464646686644222646466666666444464644444648664444262646486A888",
      INIT_79 => X"EAEAEA0A2C2C2C0C0CEAEA0C0C0C72D7D7B7E884828284646484C8A884868484",
      INIT_7A => X"A6A6A6A4A4A4A6A6A4A6A6E8E8EAE8E82C0AC8E8E8C8C6C6A4A4C80CC6A6C8E8",
      INIT_7B => X"E6E6E6C4C4C4A4E8C8A4A4A4A6A686CAA6848484A6C8C8C8C8C8C8C8C8C8C6C6",
      INIT_7C => X"26262626040406060604040404040606060606E6E4E4E4E6E6E6E4E6E6E6E6E6",
      INIT_7D => X"C6C4C4C6A4A48484848484646466666646464646464646442424244626262626",
      INIT_7E => X"F6F6F8FAFAFCFCFEFEFEFEFEFEFEFEFEFCFCFAF8F8F6F4F2F0EEECEAE8E8E6E6",
      INIT_7F => X"EEEEEEECECEAEAEAE8E8E8E8E8E8E8E8E8E8E8E8EAEAECECECECEEEEEEF0F2F2",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(38),
      ENBWREN => enb_array(38),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(38)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(38)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized55\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized55\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized55\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 39 to 39 );
  signal enb_array : STD_LOGIC_VECTOR ( 39 to 39 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"000000000000901003F3E0000000000000000000000004FFFF0007AF00000000",
      INITP_02 => X"000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INITP_03 => X"00000000000001FFFF00277C0000000000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0000000000000000004400000000000",
      INITP_05 => X"00000000000000000000000000000000000000000000007FFFFFFFFFFFFFFFFF",
      INITP_06 => X"E100000000000800000140000000000000000000000001FFFE00380000000000",
      INITP_07 => X"000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"00000000000001FFFC0018000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000003E00000000000000000",
      INITP_0A => X"00000000000000000000000000000000000000000000000007FFFFFFFFFFFFFF",
      INITP_0B => X"FFFF000000000200000000000000000000000000000005E3F800000000000000",
      INITP_0C => X"0000000000000000035FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"0000000000000703700000000000000000000000000000000000000000000000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDF00000010003000000000000000",
      INITP_0F => X"00000000000000000000000000000000000000000000000000001FFFFFFFFFFF",
      INIT_00 => X"C4A4C4C4C4C4C4C4C4C6C6C8E8EAEAEAECEEEEF0F2F2F4F4F4F4F4F6F4F4F2F2",
      INIT_01 => X"060606062628284A4A8CB0D7F970084A4A4A48484868686868688888A8A6A6A6",
      INIT_02 => X"C6C6C6C8E8E8E8E8E8E8E8E8E808080808080808080808080606080806060606",
      INIT_03 => X"424242444242444442424262646464868686A8A8A88886A4A6A6A6C6C6C6C6C6",
      INIT_04 => X"22222222222222222422222224242424222224448686A6844264864422224424",
      INIT_05 => X"2222222222220202020202020202020222222222222222022222222222222222",
      INIT_06 => X"ADADCDADADACACACAAACAAAAAAAAACAAAA680000248888666666666644242222",
      INIT_07 => X"AAACADADADADADADAAADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_08 => X"EA64422222222022426464422022222222202020202020000000200000000000",
      INIT_09 => X"FFFDF9D08C4A2A06C4C4C6C6A4A48484A6C6A4A6EA0C72932CE82EC873735073",
      INIT_0A => X"42424242646442424242424242426284A4C6E8C6E808E6E6286A6A8CD0F2F6FB",
      INIT_0B => X"6642424242424242424244646464644264644242646464646464846462428684",
      INIT_0C => X"A664626464888644424266A8A88888AA66224244424466664442446464668888",
      INIT_0D => X"C6C8C8C8E8EA0A0C0C0C0C0CEAEA0C0C2E930AA662828464646486A664846486",
      INIT_0E => X"A6A6A4A6A6A4A6A6A6A6A6E8EAEAEAEA0AEAEA0AEAC8A6A6A4A4A60AA684A6C6",
      INIT_0F => X"E6E6E6C4C4A4A4E8E6C4C4C4A4A4A6E8A6848484A6C8C8C8C8C8C8C8C8C8C8C6",
      INIT_10 => X"26464646262426260606060604062404260606062626060606060604E4E6E6E6",
      INIT_11 => X"EEEEECEAEAE8E6E6C4C4A4A4A4A4A4A484848466666646464444466646464868",
      INIT_12 => X"EAECECEEEEF0F0F2F4F4F6F8FAFAFCFEFEFEFEFEFEFEFEFEFCFCFAF8F6F6F4F2",
      INIT_13 => X"F6F6F6F6F6F6F4F4F2F4F2F2F0F0EEEEECECECEAEAE8E8E9E8E8E8EAEAEAEAEA",
      INIT_14 => X"6666646464848686A4A4A6C6C6C6C6C6C6C6E6E6E8E8E8E8E8EAECEEF0D2F2F4",
      INIT_15 => X"0828082828484A4A6A4A4C6E4C282A2A2A2A2A28282828282828484868666866",
      INIT_16 => X"C6C6C6C6C6C8E8E8E8E8E8E8E8E8E8E808080808080808080808282828280828",
      INIT_17 => X"222242444242446442424244644464868686A68688868686A6A6A6A6A6C6C6C6",
      INIT_18 => X"22222222222222222222222222222222222222446486A6864244664422424422",
      INIT_19 => X"8A8A8A8A88886868664646464444242444442424242424242222222222222222",
      INIT_1A => X"ADADADADADADADCDADCDADADADADADADAC8A442446ADCDCDCCCCCDCDACAAAAAA",
      INIT_1B => X"ADADADADADADADADAAADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1C => X"6242222020222220422022202022200020202020202020000020200000000000",
      INIT_1D => X"D2F4D2CE6A4A2806E6E6C4A4A4826284C8EA0CE8C82E9350EA0C50302E0EA884",
      INIT_1E => X"42424262424242424242426262626484A4A6C6C6E8E6E6082848688AAEF0F0D0",
      INIT_1F => X"6642424242424242424244444442424262626484644264644264844242426464",
      INIT_20 => X"8686646464646666444242648688A8AA66222244424242424242646444668888",
      INIT_21 => X"A6C6A6A6C6A6C6C8E8EAEAECEA0CEAEAE82CE884628284646686868664646466",
      INIT_22 => X"C6A6A6A6A6A6A6A6A6A4A6E8EAC8C8C8C8C8C8EAEAC8A6A6A4A4A4C6E8A4A6A6",
      INIT_23 => X"0606E6E4C2C2C4E8E8A4A4A4C4C4C6E8A6A4A4A4C8C8C8E8C8C8C8C8C8C8C8C6",
      INIT_24 => X"6868686848464848462626242626260424262626262626262606264828260606",
      INIT_25 => X"FEFCFAFAF8F6F4F2F0EEEEECEAEAE8E8E6E6C6C4C4C6A4A4A484848686666666",
      INIT_26 => X"E8E8E8E8E8E8E8EAEAEAEAECECEEF0F0F2F4F6F8FAFAFCFCFEFEFEFEFEFEFEFE",
      INIT_27 => X"CACAECECEEEEF0F0F2F4F4F6F6F6F6F8F8F8F6F6F4F4D2D0EEEEECECEAEAEAE8",
      INIT_28 => X"2806060404244646464646666666868686A6A6A6C6C6C6C6C4C4C4E4E4E4E6E6",
      INIT_29 => X"08280828284A4A2A484A2C2C2A4C4C2A2A2A2A2A2A2A2A2A2A28282848282828",
      INIT_2A => X"A6A6A6A6A6C6C6C6C6C6C8C8C8C8C8E8E8E8E8E8E8E8E8E8E808080808080808",
      INIT_2B => X"422242444242646464644444444444668686868686868686A686868686A6A6A6",
      INIT_2C => X"66464444444424222222222222220000000002224486A6A66422222222224222",
      INIT_2D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCDADADACACACACAAAA8A8A88686866",
      INIT_2E => X"ADADADADADADADADADADADADADADADADADCFADACADADADADADADADCDCFCFCFCF",
      INIT_2F => X"AB8BADADADABADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_30 => X"2022222222222020222020202022202000000020000000000000000000000000",
      INIT_31 => X"ACCCAC8A482826E4C4A4A4A4A4A484A4EAC82C2E0AEAEAA484EAEC8486846420",
      INIT_32 => X"42424242424242424242426264648484A4C6C6C6E6C4E606282626486A8C8A8C",
      INIT_33 => X"64424242424242424242424244424242624286A8866484624242424242444242",
      INIT_34 => X"8686646688886666444442224466866664422242424242424264646462668886",
      INIT_35 => X"A6A6A6A6C6C6A68486A68686A8A8CA0CC80CEA84628484446464646464646486",
      INIT_36 => X"C6A6A6C6A6A6A6A6A6A6A6EAEAC8A6A66464A6EA0AC6E8E8C8C8C6C6EAC6C6C6",
      INIT_37 => X"262606E4E2E2E408E6E6C6C4C6C4C6E884848484C8E8E8E8E8E8EAE8E8E8C8C6",
      INIT_38 => X"C6C6A4A6A6848686886666666646462646262626264626264646262626262626",
      INIT_39 => X"FCFEFEFEFEFEFEDEFEFEFCFAFAF8F6F6F4F2F2F0EEECEAEAE8E8C6C8C6C6C6C6",
      INIT_3A => X"F2F2F0F0EEECECECEAEAEAEAEAE8E8E8EAEAEAECECEEEEF0F2F2F4F6F8FAFAFC",
      INIT_3B => X"E4E4E4E4E4E4E4E4E6E6E8EAEAEACCEEF0F2F2F4F6F6F8F8F8F6F6F6F6F6F4F4",
      INIT_3C => X"482826262626262626262626484846484846666666686666648484A4C4C4C4C4",
      INIT_3D => X"0808080808282A282A2C2C2C4C4C2C4C4C4C4C4C4C4C4A4A4A4A4A4C4A4A4A4A",
      INIT_3E => X"8686868686A6A6A6A6A6A6A6A6A6C6C6C6C6C6C6C8C8E8E8E6E8E8E808080608",
      INIT_3F => X"4442424444426444444444444442424442646464646464868686868684848686",
      INIT_40 => X"CFCFCDCDCDACACAAAA8A88686644442222222200226686888644444444224444",
      INIT_41 => X"ADADADAFCFCFCFCFCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFEFEF",
      INIT_42 => X"ADADADADADADADADADADADADADADADCDADADCDCDADADADCDCFADADADCDCFCDCD",
      INIT_43 => X"8A8A8BADAB8AABADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_44 => X"4242422222222020202022202022202020000000000000000000000000000000",
      INIT_45 => X"6A6A6A4A0806E6C6C4C4A4A4C68482A4C8EAC80A0AA462626220204020404242",
      INIT_46 => X"4242424242424242424242626262628284C6C6C4C6E6E6060806282828282848",
      INIT_47 => X"6442424242424242424242424242424242424242426464424244A6A886444242",
      INIT_48 => X"446444666666868686666444444444646664424266644242626464624286A886",
      INIT_49 => X"84A6C8C8C6C6A68464866444646486A6A6A66464628464446464646464646464",
      INIT_4A => X"C6A6C8C8A6A6A6A6A6A6A6EAEAA6A6846264A6EAEAC60A2C0C0A0AC8C8E8A6C6",
      INIT_4B => X"46462624040406482606E6E4E4E4E6C884848484C6C8C8C8E8E8EAE8E8E8C8C6",
      INIT_4C => X"ECECEAEAEAC8C8C8E6C6C6C6A686866688886666464666664646464646464826",
      INIT_4D => X"D0F2F4F6F8F8FAFCFCFCFEFEFEFEFEFEFEFEFEFCFCFAFAF8F6F6F4F2F2F0EEEE",
      INIT_4E => X"F6F6F6F6F6F6F6F6F6F6F4F4F4F2F2F0F0EEEEECECECECECEAEAECECECEEEEEE",
      INIT_4F => X"848484A4A4A4A4A4C4C4C4E4E4E4E4E4E4E6E6E8E8EAEAEAECEEEEF0F2F2F4F4",
      INIT_50 => X"6A4A484848484848484848484848484848484846464646464444244446666666",
      INIT_51 => X"E6E6E6E6E6082A2A2C2D2D2D2C2C2C2C2C2C4C4C4C4C4C4A4C4C4C4A4A484A4A",
      INIT_52 => X"6686868686868686868686A6A6A6A6A6A6A6A6A6A6A6C6C6A6C6C6C6C6C6C6E6",
      INIT_53 => X"6664646442424464444444444444444442424242424242424242646464648486",
      INIT_54 => X"CFCFCFCFEFEFCFCFEFEFCFCFCFCFCFCFCCACAA88888A8886A8A8886866666866",
      INIT_55 => X"ADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_56 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADCF",
      INIT_57 => X"8C8C8B8B8B8A8AABABADAD8D8D8DADADADADADADADADADADADADADADADADADAD",
      INIT_58 => X"4242424222222020202020002022222020200000000000000000000000000000",
      INIT_59 => X"2828482806E4C4C4A4C4A2A4A482826284C6C6A6A68462626262404042646242",
      INIT_5A => X"42424242424242424242626262626262A6A4A4A4E62AE606060608E6E4E60608",
      INIT_5B => X"6442424242424242424242424242424244444242646442424262CAC884846442",
      INIT_5C => X"666666A88686868664644444446664644244646686644242426262626486A888",
      INIT_5D => X"84C8EAEAA684A684868664644464646486866444628464646444646464868686",
      INIT_5E => X"C6A6C8C8A6A6A6A6A6A6A6E8EAA686866262A6EAEAC60AE8A6C8A6A684EAC8C6",
      INIT_5F => X"4646462424242648484866688A6A2806C4A4A2A4C6C6C6C6C8C8C8E8E8E8C8C8",
      INIT_60 => X"FAFAFAF8F8F6F4F4F0F0EEECEAE8E8E8C8C8C8AAAC8CACCCD08C686666664648",
      INIT_61 => X"EEEEEEEEECECECECEEF0F2F2F4F6F8F8FAFAFCFCFEFEFEDEFEFEFEFEFEFEFCFC",
      INIT_62 => X"E6E8EAECECEEEEF0F2F2F2F4F6F6F8F8F8F8F8F8F8F8F8F6F6F6F6F4F4F2F2F0",
      INIT_63 => X"6666666464646464646284A6A6A6A4A2C2C2C4E4E4E4E4E4E4E4E4E6E4C4E6E6",
      INIT_64 => X"4A2A28282828484A4A4A4A4A4A6A6A6A4C4A4A4A4A4A48484646464666666646",
      INIT_65 => X"A4A4A6A4C6EA0A0CEC0CEC0C0C0A0C0C0A0C0C2C2C2A2A2A2A2A2A2A28284A4A",
      INIT_66 => X"6666668686868686868686868686A6A686868686A6A6A6A6A6A6A6A6A6A4A4A4",
      INIT_67 => X"AAAAAA8866446464444424222222444466666444424242424244446464646464",
      INIT_68 => X"AFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFEFEFEFCFEFAC88A8EDEFCFCDADCDAC",
      INIT_69 => X"ADADCFCDCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6B => X"8A8A8A8B8A8B8D8D8B8B8B8A8A8D8D8DABADADADADADADADADADADADADADADAD",
      INIT_6C => X"4240424220222020000022202022202020200000000000000000000000000000",
      INIT_6D => X"E6060606E4C4A4A4C482828262626262628284A4848262424242424242424242",
      INIT_6E => X"42424242424242424242626262626262A4A4A4A4E6280606E6E6E6E4E4E40606",
      INIT_6F => X"644262424242424242424242424242424242646464644242426264A6A4C86442",
      INIT_70 => X"6464646464646464646464444242648664226466666444424242646444668886",
      INIT_71 => X"84C60C0CA684A6866464644444444464646464446262A6646444646466666466",
      INIT_72 => X"C6A6A6C8A6A6A6A6A6A6C6EAEAA6A6868462C80AEAA6EAC8A6A686A862C8EAA6",
      INIT_73 => X"8C8C8C8A8A8C8CAEB2F6F8D8FCFCD68E2806E60628080808C8C6C6C8E8C8C6C6",
      INIT_74 => X"FEFEFEFEFEFEFEFEFEFEFCFAFAF8F6F4F2F0F2F6FADAD8F6F6F4F2CECCCCCCAC",
      INIT_75 => X"FAF8F8F6F6F4F4F4F2F2F0F0F0F0F0F0F0F0F0F2F2F2F4F4F6F6F8FAFAFCFCFC",
      INIT_76 => X"E4E4E4E4E6E6E6E6E4E6E6E6E8E8EAEAECECEEEEEEF0F0F2F2F4F4F6F6F8F8FA",
      INIT_77 => X"486868686868686868466666686866646264648686A6A4A4A2A2C4C4C4C4C4E4",
      INIT_78 => X"0A2A2A2A2A2A2A4A2A2A28284A4A4A4A4A6A6A4A4A6A4A48486A686868686A6A",
      INIT_79 => X"A4848262A6EACACAEAEACACAEAEAEAEAEAEAEA0A0A0A0A0A0A2A0A08082A2A2A",
      INIT_7A => X"6464646464646686868686868686868686868686868686A68684848484A6A6A6",
      INIT_7B => X"EFEFEFCFCCCCCCCCAA88886866668688A8A88886646464666666666686666666",
      INIT_7C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFCCAA86CAEFCFCFCFCFEF",
      INIT_7D => X"ADADADADADCDCDCDCDCFCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7F => X"8BABAB8A8A8A8C8CAD8B8B8D8D8D8D8DABABABADADADADADADADAD8DADADADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(39),
      ENBWREN => enb_array(39),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(39)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(39)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized56\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized56\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized56\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 40 to 40 );
  signal enb_array : STD_LOGIC_VECTOR ( 40 to 40 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFE000181200200000000000000000000000000004008040000000000000",
      INITP_01 => X"0000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"0000000200000400006000000000000000000000000000000000000000000000",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00181A002000000000000000",
      INITP_04 => X"000000000000000000000000000000000000000000000000000000000000FFFF",
      INITP_05 => X"FFFFCFFC00183A00200000000000000000000006000000000000000000000000",
      INITP_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"009FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF82800193A023000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"FFFFFFC0001F1E00700000000000000000000000000000000000000000000000",
      INITP_0B => X"00000000000000000000000000000000001800FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFF80001F36007000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000C3E000000000000000",
      INITP_0F => X"FFFFF800003F37C2700000000000000003800000000000000000000000000000",
      INIT_00 => X"4242424220424062222022222022222020000000000000000020202000222220",
      INIT_01 => X"06E4E4E6C4E6C482840AC4A26062626262828484826262626240626242204242",
      INIT_02 => X"424242424242424242426262626282828484A4A4E608E6C4C4C4C4C4C4E4E4E6",
      INIT_03 => X"646242424242424242424242444242424242424242424242424286C884644222",
      INIT_04 => X"422266ACAC866484868686866442224466444464646442424242424244668886",
      INIT_05 => X"64C60CEA8686A6A6444466666464446486868884628484644464644444444442",
      INIT_06 => X"A6A4A6A6A4C6C6C6C6A6C80A0AA6A6846464C82CEAC60CC8A68686A864A6EAA6",
      INIT_07 => X"EEEEECECEEEEF0F2F2F2F0D0B4D8D8D48E6C6CB0B2B2B0B490702CE6C6C6A6A6",
      INIT_08 => X"F2F2F2F4F4F6F6F8DAFCFCFEFEFEFEFEFEFEFEFEFEFEFCFCF8F8F6F4F2F2F0EE",
      INIT_09 => X"CEF0F2F2F4F6F6F8F8F8F8F8F8F8F8F8F6F6F6F6F4F2F0F0EEEEEEEEEEEEF0F0",
      INIT_0A => X"64648484A4A4C4C4C4C4E6E6E6E6E6E6E6E6E6E6E6E6E8E8E8E8E8E8EAEAECEC",
      INIT_0B => X"68686A6A6868686A6A6866688888886666666668686666666464646464646484",
      INIT_0C => X"EAE8080808080808080808080828282828282828284A48282848484848684848",
      INIT_0D => X"A6A4A482A6CACACACACACACACACACACACACAEAEAEAEAE8EAE8E8E8E8E8E8E8E8",
      INIT_0E => X"8666666464646464646464646464646484848484848686868484848484848486",
      INIT_0F => X"CFCFCFEFEFEFEFCFEFEFEFEFEFEFEFCFCDCDCDCCCCCCAAAA8A8A88A8A8A8A8A8",
      INIT_10 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFCA8688EFEFCFCFCFCF",
      INIT_11 => X"ADADADADADADADADADADADADAFAFADADCDCDCDCDCDCDCFCFCDCFCFCFCFCFCFCF",
      INIT_12 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_13 => X"AB8A8AAD8B8B8B8D8B8B8B8D8D8D8DAD8D8BABADADADAD8DADADADADADADADAD",
      INIT_14 => X"42422242424240C8EA8440202222222200000000000000000200002000000000",
      INIT_15 => X"C4C4A4C4C4C4C482CCFD2C848262826262628462626262624262624240404040",
      INIT_16 => X"42424242424242424262624262626284A4A4A4A4E608C4A4A4A4A4A4C4C4C4C6",
      INIT_17 => X"6442424242424242424244444242644442424242424242424242A6C862A650A6",
      INIT_18 => X"4464888886868686868666868664422044644444646462424242424242668888",
      INIT_19 => X"64C80CEA8684A6A64444666666444466A88888646284A6644442444442446666",
      INIT_1A => X"A6A4A6A4A4C6C6C6C6C6E80A0AA6A6846462C82C0AC60CC8A6A686A684A6C8A8",
      INIT_1B => X"F8F6F4F0EEECEAEACAC8C6C6C6868868482A4A4A4A6C6C4C6E6E6C2A2A08C6C6",
      INIT_1C => X"F0F0EEEEECECECECECEEEEF2F4D4F6F8FAFAFAFCFCFEFEFEFEFEFEFEFCFCFAFA",
      INIT_1D => X"E8E9E8E8EAEAEAEAECECEEEEF0F0F0F2F2F4F6F6F8F8F8F8F8F8F6F6F4F2F2F2",
      INIT_1E => X"64646664646464646262648484848484A4A4A4A4A4C4C4C6C6C6C6C6E6E6E8E8",
      INIT_1F => X"4848484846464646486846466868686866666668686868666868688868666666",
      INIT_20 => X"E6E6E6E6E6E6E6E6E8E6E6E6E6E6E6E606060606060606040606282828282828",
      INIT_21 => X"64848484CAAAAACACACACACACACACACACACACACACAEAE8C8E8E8E8E8E8E8E8E8",
      INIT_22 => X"AAAAAAA8A8888686646464646464646464646464646484868464648464648484",
      INIT_23 => X"CFCFCFEFEFCFCFCFCFCFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCDCDCDCDCCCCAAAA",
      INIT_24 => X"CFCDCFCDCFCFCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFCC8886CAEFCFCFCFCF",
      INIT_25 => X"ADADADADADADADCDADADADADADADADADADADADADADADADADCDCFCFCFCFCFCFCF",
      INIT_26 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_27 => X"ADABAAABADABAB8BABADAD8D8D8D8D8D8D8BADADADADADADADADADADADADADAD",
      INIT_28 => X"4242424242422086C88440402222222000000020000000000202222200000000",
      INIT_29 => X"A4A484A4A4C4A48286EAA682626262828284626262826262424262404286A660",
      INIT_2A => X"424242424242424242626242426262848284A4A4C4C4A4A4A4A4A4A4A4C4C4C4",
      INIT_2B => X"6442424242424242444244444242424242424242424242426262A8A6A40A50A6",
      INIT_2C => X"CDAA888686868666868686668666644222646444626262624242424244868886",
      INIT_2D => X"84E82CEC8686A8A866644442446686A8A8A8A8866262C8CCA86688888AAAACCD",
      INIT_2E => X"C6A6C6C6C6C6C6C6C6C6E80A0AE8E8C8A4840A2C0AC80CC8A6A684A884C6EAC8",
      INIT_2F => X"FEFEFEFEFEFCFCFAF8F6F2F0EEECCAA86402E4E60A2A2A2C2A2A4E6E4C0AE8E8",
      INIT_30 => X"DAFAF8F8F6F2F0F0EAE8E6E6E8E8E8EAEAECEEEEF0F0F2F2D4F6F8F8FAFCFEFE",
      INIT_31 => X"A4C4C4C4C6E6E6E6E8E8E8EAEAEAEAEAEAEAEAEAECECEEEED0D2F4F4F6F8F8F8",
      INIT_32 => X"6868686868686868666666666666646444446464646464646262628282A2A4A4",
      INIT_33 => X"060606040404040426262426484A484846464646466666664848686868686868",
      INIT_34 => X"C6C6C6C6E6E6E6E6C6C6C6C6C6E6C6C6E6E6E6E6C6E6E4C4C4E6E6E6E6E6E6E6",
      INIT_35 => X"64646284CAAAAAAACACACACACACACACACACACACACAE8E8A6A4A4C6C8C6C8C6C6",
      INIT_36 => X"CDEFEFCDCCCCCACAAACAAAA8A8A8888686846464648484866464648464646464",
      INIT_37 => X"CFCFEFCFCFEFEFCFEFEFEFEFEFEFEFEFCFCFEFEFEFEFEFEFEFEFEFEFCFCFCDCD",
      INIT_38 => X"AD8ACDCFCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFAA86A8EFEFCFCFCF",
      INIT_39 => X"ADADADADADADADADADADADCDCDCDCDCDCDCDADCDCDCFCFCDCDCFCFCFCFCFCFCF",
      INIT_3A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3B => X"ABABABADABABABABADADADADADAD8D8DADADADADADADADADADADADADADADADAD",
      INIT_3C => X"6242424220422020202022202022222000000000000000002000000000000000",
      INIT_3D => X"A484848484A48484828080826262626282626262628262626242626242848440",
      INIT_3E => X"424242424262626262626262424262828284A4A4A4A48282A4A4A4A4A2A4A4A4",
      INIT_3F => X"6442424244444242424242424242424242424242424242428462EAC8C6C86242",
      INIT_40 => X"AD88668686866666868686868686644222426464426462624242424244868886",
      INIT_41 => X"84EA2C0CA6A6C8A86444446686A8A8AAAAA8A8866262A8EFEFCFEFCFCFF1CFCF",
      INIT_42 => X"E8E8E8C6C6C6C6C6C6C6E80A0AE8EA0AC8A40A2C0AE82CC8C8A686C884C60AC8",
      INIT_43 => X"F2F4F8FAFCFCFEFEFEFEFEFEFCFAF8F4EE8C682808E8C8C8E8E80AEA0AEAE8E8",
      INIT_44 => X"EEEEF0F2F2F0F0EEECEAC6C4C4C4A4C6E6E6E6E6E6E8E8E8E8E8EAEAECECEEF0",
      INIT_45 => X"6264648482828282A2A2A2A2C4C4C4C4C6E6E8E8E8E8E8E8E8EAEAEAECECECEE",
      INIT_46 => X"484848486868686868688A6A6868686888888868686666666664646464626262",
      INIT_47 => X"E6E6E6E4C2C2E2E406E4E4062828040404040404242426242626264848484848",
      INIT_48 => X"C6C6C6C6C6C6C6C6A4A2A4C6C6C6C6C6C4C6C6C6C6C6C4C2C2C4E4E4E6E6E6E6",
      INIT_49 => X"64848484A6A8A8A8A8A8A8A8A8C8C8C8C8C8C8C8C8C8C6A48484A6A6A6C6C6C6",
      INIT_4A => X"EFEFEFEFEFEFEFEFEFEFEFCDCDCDCCCCCACAA8A8A8A88686868686A686646442",
      INIT_4B => X"EFEFEFEFEFEFEFEFCFCFEFEFEFCFCFEFEFEFEFCFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_4C => X"AD88CDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCCA8A6CAEFCFCFCF",
      INIT_4D => X"ADADADADADADADADADADADADADCDCDCDADADADCDCFCFCFCFCFCFCFCFCFCDCDCF",
      INIT_4E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4F => X"ACADADAD8BADADADADADADADADADAD8DADADADADADADADADADADADADADADADAD",
      INIT_50 => X"6262424222222020000020002222202000000000002020202022220000202200",
      INIT_51 => X"A482828482828262828282828262628282626262848262606242606242424262",
      INIT_52 => X"4242424242626464626264646262828284A484A4A4A482828484848484828282",
      INIT_53 => X"64424242444242424042444442624242424242424242426484626262A6A64222",
      INIT_54 => X"8866668686866666668686868686644242424244444442424242424242868686",
      INIT_55 => X"840A2C0CA4A6C8A864446688A8AAAAAAA8A8A8846284A8AACDCFCFCDAD8AADAA",
      INIT_56 => X"E8E8E8C8C8C6C6C6C6C6E82A0A0A0A2CC884EA2C0A0A2CE8C8A686A884C8EAA8",
      INIT_57 => X"C6E6E8EAEAECEEF0F4F6F6F8D8F8F8D8F2F0F0F0D0B2B0700A0AE8E8EAEAE8C8",
      INIT_58 => X"E6E8E8C6A4A4C4C4A6846444444444648464848686A6A6A6C4C6C6C4C4C4E6E6",
      INIT_59 => X"888888888686868666666664868484848484848484A4A4A4C4C4C6E6E6C6E6E8",
      INIT_5A => X"2626262626464646464848484868686868688888888888886868686888888888",
      INIT_5B => X"E6E6E6C4C2C4C4E6E6E4E40808E6C2E2C2C2E2E2E2E2E4E40404040626262626",
      INIT_5C => X"C6C6C6C6C6C6C6A4A282A2C6C6C6C6C6C6C6C6C6C6C6C4A2A2C4C4C4E6E6E6E6",
      INIT_5D => X"A6A6A68686868686868686A6A6A6A6A6A8A8C8C8C8C6A4A48482A4A6A6C6C6C6",
      INIT_5E => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEDEDEDCDCACACACAA8A6",
      INIT_5F => X"EFEFCFCFCFCFEFEFCFCFCFCFCFCFCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_60 => X"ADADCDADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFEEAA86A8CFCFCFCF",
      INIT_61 => X"ADADADADADADADADADADADADADADADADADADADADADADADADCFCDCDCFCFCDCDCD",
      INIT_62 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_63 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_64 => X"4040424242222020222220202222200000000000002020000022222222200022",
      INIT_65 => X"A484828262848462626282628282A482A2828262826262626262628262424242",
      INIT_66 => X"42424242426264646284848484848482828484A4C6A482848282828284828282",
      INIT_67 => X"6462424262426284846242424242424242644442444242646262424286864222",
      INIT_68 => X"8686866666666664868686868664644242424242444444424242424242868686",
      INIT_69 => X"840A2C0CA4A6C8C8646688A8A8AAAAA8A8AACA846284A8AAAAAACDEFCD664466",
      INIT_6A => X"C6C6C8C8E8C8E8C8C6C6E82C0A0A0A2CC8A40A0AE8084CE8C6C6A6A684C8EAA6",
      INIT_6B => X"A4A4A4C4C2C4C4E6E6E6E6E6E6E6E8EAEAEAE8A8282A6C8E2CE8E8E8E8E8E8E8",
      INIT_6C => X"C2C4E6A462644444424224242424244446464644444444446464646464848484",
      INIT_6D => X"AAAAAAAAAAAAAAAAA8A8AAAAAAAA8A88A8A8888886868686A6A6A4A4A4A4A4A4",
      INIT_6E => X"E4E4E4E40404060404062626262626262828284848484846686868686868888A",
      INIT_6F => X"C4C4C4C4C4E4C4C6C4C4E4E6E6C4C2E2C2C2C2C2C2C2C2C2C2C2C2E4E4E4E4E4",
      INIT_70 => X"C6C6C6C6C6C6A4A2A4A2A2C6C6C6C6C6C6C6C6C6C6C6C4A4A4A4C4C4C6E8C6C6",
      INIT_71 => X"0F0F0FEDEDEDCCCCCCCACACACAC8C8C8C8C8C8C8C8A68484A484A4C6C6C6C6C6",
      INIT_72 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0F0FEFEFEFEF0F0F",
      INIT_73 => X"CFCFCFCFCFCFCFEFCFCFCFCFCFCFCFCFCFEFEFEFCFCDEFEFEFEFEFEFEFEFEFEF",
      INIT_74 => X"CFCDCFAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFCC8686AAEFCFCF",
      INIT_75 => X"ADADADADADADADADADADADADADADADADADADADADADADADADCDADADADCFCDCDCD",
      INIT_76 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_77 => X"ABABABABADADADADADADADADADADADADADADADADADADADADCDADADADADADADAD",
      INIT_78 => X"6240424242222020202020202222202200002020200000002200002220404042",
      INIT_79 => X"82A484626284846262628482A2A2A2C4C4A48282626284A6846284A462424242",
      INIT_7A => X"4242424242426262628484828262628282828282E6C482628282828282828284",
      INIT_7B => X"6442424242620A4C2CA642424242422242424242424242426464644262624242",
      INIT_7C => X"8686868666646666866644848686644242444242424444424242424244868886",
      INIT_7D => X"A40C2C0CA4A6C8C8AAAAAACCCAAACACACACAAA846264A8AAAA8888A8CCAA8666",
      INIT_7E => X"C6A6C6C6C8C8E8E8E8E80A0C0A0A0A0CE8C60A0AE80A4E2C0A0AEAC684C80AA6",
      INIT_7F => X"24244646446464648484A4A4A4A4A4A4A4A6A66606C6C6A4C6C8C8C8C8C8C6C6",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(40),
      ENBWREN => enb_array(40),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(40)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(40)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized57\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized57\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized57\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 41 to 41 );
  signal enb_array : STD_LOGIC_VECTOR ( 41 to 41 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000FBFFE800000000000000000000007FFFFFFFFFFFFFFFFFFF",
      INITP_01 => X"0380000000000000000700000000000600000000000000000000000000000000",
      INITP_02 => X"0000000000000003FFFFFFFFFFFFFFFFFFFFF000001FB9C27000000000000000",
      INITP_03 => X"000000000000000000000000000000000000000000000000000FFFFFFF800000",
      INITP_04 => X"FFFC0000001BB802000000000000000003800000000000000007802000000006",
      INITP_05 => X"000000000000000000000E3FFFFFC000000000000000000003FFFFFFFFFFFFFF",
      INITP_06 => X"03800000000000000007807C0000000000000000000000000000000000000000",
      INITP_07 => X"000000000000000000010FFFFFFFFFFFFFF000000018B8020000000000000000",
      INITP_08 => X"00000000000000000000000000000000000000000000000000001CFFFFFFFFE0",
      INITP_09 => X"FFC00000003FB802000000000000000000000008000008000007803C00000000",
      INITP_0A => X"00000000000000000000FB3F6FFE79FFFFC00000000000000000000000003FFF",
      INITP_0B => X"0000000800000800000100380000000000000000000000000000000000000000",
      INITP_0C => X"3FFC000000000000000000000000000000000000003FB8000000000000000000",
      INITP_0D => X"00000000000000000000000000000000000000000000000000008407073CFFFF",
      INITP_0E => X"00000000001F3800000000000000000000000008000018000000003800000000",
      INITP_0F => X"0000000000000000000000003F0EEFCF3F3FFF60040000000000000000000000",
      INIT_00 => X"8888888868686646664644242424242424242404242424242426262424444444",
      INIT_01 => X"66868888888888888888888888AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_02 => X"C4C4C4C4C4E4E4E4E4E4E6E6E4E4E4E4E6060606042624042424242424264666",
      INIT_03 => X"C4C4A2A2C2C2A2A2A2A2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4C4C4C4C4",
      INIT_04 => X"C8C8C8C8C6C6A6A4A4A484A6A6A6A6A6C6C6C6C6C6C6C4A4A4A4A4A4A4C6C6C4",
      INIT_05 => X"0F0F0F0F0FEF0F110F0F0F0F0F0F0F0F0F0F0FED0DEDECECECEAEAEAEAEAEAC8",
      INIT_06 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_07 => X"CDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDEFEFEFEFEFEFEFEFEFEF",
      INIT_08 => X"CDCDCDCFADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCFCFCFCCA886A8EFCFCF",
      INIT_09 => X"ADCDCDADADADADADADADADADADADADADADADADADADADADADCDADADCFCFADCFCF",
      INIT_0A => X"ADCDCDCDCDADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0B => X"8AABABABABABABADABABADADADADADADADADADADADADABABADADADADADADADAD",
      INIT_0C => X"62404242422220424222202242420020202222222222202200000020400C4EE8",
      INIT_0D => X"8284626262628462626282A2C4064A28E6A48282828282848282A48262828462",
      INIT_0E => X"4242424242424262626282846262626282828482C6A482826262626262626484",
      INIT_0F => X"6442424242820A6C4CA642424242422242424242424242426262626284644222",
      INIT_10 => X"8686868664446666866442648686644242426442424264624242424244868686",
      INIT_11 => X"A60C0C0CA4A6C8A888AAAAAAAAAAAAAAAAAAAA846262AAACAAACAA8888AAAA8A",
      INIT_12 => X"A6A4A6C6C6C6C6C6C6C8EA0C0A0A0C0A2CEA0A2C0AE8E80A0A0AEAA484E80AA6",
      INIT_13 => X"0404042424262624262426262606062626062626E6C6C6C8C6C6C6C8C6C6C6C6",
      INIT_14 => X"8A8AAAAAAA8A8A8A8A8A688A6A6A686868484846264626242424242424242424",
      INIT_15 => X"04042626242424444446464646666666666668686868888888888888AAAA8A8A",
      INIT_16 => X"C4C4C4C4C4C4E4C4C4E4E4E4C4E4E4E4E4E4E4E4E4E4E4E4E2E4E4E2E2E20404",
      INIT_17 => X"A2A2A2A2A2A2A2A2A2C2C2C2C2C2C2C2C2C2C2C2C2C2A2A2C2C2A2C4C4C4C4C4",
      INIT_18 => X"0F0F0D0D0D0C0C0A0AEAEAE8E8E8C8C8C8C6C6C6C6C6A6A4A4A4A4A2A4A4A2A2",
      INIT_19 => X"EFEFEFEFEFEFEFEFEFEFEFEF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_1A => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_1B => X"ADCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFCFCFEFEFEFEFEFEF",
      INIT_1C => X"CDCFCDCDADCFCDCFCFCFCFCFCFCFCFCFCFAFAFCFCFCFCFCFCFEFCCA886CBEFCD",
      INIT_1D => X"ADCDCDCDCDCDCDCDCDCFCFCFCFCFCFCFCFCFCFADAFCFCFCFCFCDCFCFCFAFAFCF",
      INIT_1E => X"ADCDADADADADADADADADADADADADADADADADADADADADADADCDCDCDCDADCDCDCD",
      INIT_1F => X"8A8A8A8A8A8BABABADADADADADADADADACADADADAB8A8A8AAAABADABABADADAD",
      INIT_20 => X"62424222422222222222202244422020002222222222222200002222420C2CC6",
      INIT_21 => X"848282626242626282A282A4E693FDD728A4A4628282626282C80AE6E6E6E8A6",
      INIT_22 => X"422242424242424242626262626262628284A4A4C4A462626262626282826284",
      INIT_23 => X"6442424242622A6C4CA4424242424242424242424242424264628460E8C64222",
      INIT_24 => X"8686868844226666646422648686644242444442424242424242444244868886",
      INIT_25 => X"A6C8EAC8A6C6C8A866888888888888A8888888646284868686A8A8AAAA886666",
      INIT_26 => X"A6A4A4A6A6A6C6C6C6C6EA0A0AEA0A0A0AE80A2C0AC6A4648484A684A4E80AC8",
      INIT_27 => X"0404040404060606040606060606E6E6E6E6E6C6C6C6C6C6C6C6C6C6C8C6C6C6",
      INIT_28 => X"46466868686868686868686A6A6A6A8A8A8A8A6A6A6A68686848462626262424",
      INIT_29 => X"E4E4E4E4E4E40404040402040404042424242426242426464646464646464646",
      INIT_2A => X"C4C4C4C4C4E4C4C4C4C4E4E4E4E4E4E4C4C4C4C4E4E4E4C4C4E4E4E4E2E2E2E4",
      INIT_2B => X"A4A4A4A2A2A2A2A2A2A2A2C2C2C2C2C2A2A2A2A2C2A2A2C2C2C2C2C4C4C4C4C4",
      INIT_2C => X"0F0F0F0F0D0F0F0F0F0F0F0F0D0F0D0D0D0CEAEAEAEACACAC8C6C6A4A4A4A2A2",
      INIT_2D => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0F0F0FEFEFEF0F0F0F0F0F0F",
      INIT_2E => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_2F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFEFEFEFEFEFEFEF",
      INIT_30 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCCA886CDCF",
      INIT_31 => X"CDCDCDCFCFCFCFCDAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_32 => X"ABAAABABADABABADABADAD8A8A8A8A8AAAABABADADADADADADADCDCDCDADADCF",
      INIT_33 => X"8A8A8A8888AAABAAAAAAABABABADABAB8B8A8A8B8B8A8AAA8AABAB8A8BAD8DAD",
      INIT_34 => X"6242422222222020222220224422200020202220222222002222002220426422",
      INIT_35 => X"826262626262426282828284C899FFFD8EC4A48262626262A60C4E6E904CE8C6",
      INIT_36 => X"42222242424242424262626462626264848482A2E8C6A6A46262626262626262",
      INIT_37 => X"6442424242622C706EA4404242424242424242424242426464648460E8A64022",
      INIT_38 => X"CAAAAACACACAAA88AAA88688A888866444646464444242424242424244668686",
      INIT_39 => X"C8C8C8A8A8C8C8A8668686868686868688868664628484868686A8A8AAAAAAAA",
      INIT_3A => X"A6A6A4A6C6C6C6A6C6C6EA0A0AEAEAEA0AE80A2C0AC684646284A684A4E80AC8",
      INIT_3B => X"242424242406040406060606E6E6E6E6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_3C => X"0404060626060606262626262626262848484848484848484848484828262626",
      INIT_3D => X"E4E4E4E4E4E4E4E4E4E4E4E4E4E4E404E4E4E4E4040404040404040404040404",
      INIT_3E => X"C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C2C2C2C2C2E4",
      INIT_3F => X"E8E8E8C6C6C6C4C4A2C4C4A2A2A2C2C4A2A2A2A2A2A2A2A2C4C4C4C4C6C4C4C4",
      INIT_40 => X"0F0F0F0F0F0F0D0D0D0D0D0D0D0F0D0D0D0D0D0D0D0D0D0D0D0C0CEAEAEAE8E8",
      INIT_41 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0F0F0FEFEF0F0F0F0F0F0F0F0F",
      INIT_42 => X"EFEFEFEFEFEFCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_43 => X"CFCFCFEFCFCFEFCFCFCFCFCFCFCFCFEFCFEFEFEFEFEFCFEFCFEFEFEFEFEFEFEF",
      INIT_44 => X"CDCFCDADADCFCFCDCFCFCFCFCFCFCFCFCFCDCDADCDCDCFCFCDCDCDCAA886AACF",
      INIT_45 => X"CDADADADADADCDCDADADADCDCDCDCDCDCFCFCFCFCFCDCDCDADCDCFCFCFCFCFCF",
      INIT_46 => X"AA8AAAABABABABABABAA8A8A8A8A8A8AAAAAAAAAAAABADADADADADADADADADCD",
      INIT_47 => X"8A8A8A8A888AAAAA8AAAAAAAAAABAB8A8A8A8A8B8B8A8AABAAABAA8AABADAB8B",
      INIT_48 => X"6242422020222022202220224422000000222220224424220022222222002202",
      INIT_49 => X"6262626264644242626282A2C40A929028C4828282826262A6E82C4EB390C682",
      INIT_4A => X"22222222424242424262626262646262626484820AC8C8C88462626262626262",
      INIT_4B => X"64424242426284C6C8624242424242424242424242424264648484600AA64022",
      INIT_4C => X"66646666868686A8CCCCCACCAAAAAAAACAA888A8A8A886666664644264868666",
      INIT_4D => X"C8C8C8A8C8C6C8A8868464646464666664666462628484848486666444646464",
      INIT_4E => X"A6A6A4A6C6C6C6C6C6C60A0A0A0A0A0A0AE80A2C08C6C6A6A6A6A684A4E80AC8",
      INIT_4F => X"06040404040406060606E6E6E6E6E6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_50 => X"E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E60606060606060606060606060606",
      INIT_51 => X"C4E4E4E4E4E4E4E4C4E4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4",
      INIT_52 => X"C6C6C6C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4",
      INIT_53 => X"0D0D0D0C0A0A0A0A0808E8C6C4C4C4C4C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_54 => X"EF0F0FED0D0D0D0D0D0D0D0D0D0D0DEDED0D0D0D0DEDED0D0D0D0F0D0D0D0D0D",
      INIT_55 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0F0F0F0F0FEF0F0FEDED0F0D0D0F0F0F",
      INIT_56 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCDEF",
      INIT_57 => X"CDCDCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_58 => X"CDCDADADADCDCDCDCDCDCDCDCDCDCFCFCDCDCDADADCDCDCDADADCDCCCA8688CD",
      INIT_59 => X"CDADADADABADADADABABABADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADADAD",
      INIT_5A => X"AAAAAAAAAAABABABADAA8A8A8A8AAAABABABABABABAAAAABADADADCDCDCDCDAD",
      INIT_5B => X"8A8A8A8AAAAAAAAA8A8AAAAAAAABABAAAAAAAAABABAAABABABABAAAAABABABAA",
      INIT_5C => X"6242422222222022202020224422222222222222222444220224686622000000",
      INIT_5D => X"6262424242646242426282A4A4E6E606C4A28282A6A4628484A42A6E2AE8A482",
      INIT_5E => X"42424242426242426262624262846262628484C608A482626262626262626262",
      INIT_5F => X"644242424264424242424242424222224242424242424466846282820AA44042",
      INIT_60 => X"6464646464424264868888866666668886866686666464646464644244868686",
      INIT_61 => X"C8C8C8C8C8C8C8A6646666646464646464846462628484848686646444646464",
      INIT_62 => X"A6A6A4A4A6A6C6C6C6C60A0A0A0A0A2A08E82C2A08C6C6C8C8C6A684A4C8EAC8",
      INIT_63 => X"E6E6E6E4E4E6E6E6E6E6E6E6E6C6C6C6A4C6A6A6C6C6C6C6C6C6C6C6C6C6C6C6",
      INIT_64 => X"E4E4E4E4E4E4C4C4C4C4C4C4C4C4C4C4E4E4E4E4E4E4E6E6E6E4E4E4E4E4E6E6",
      INIT_65 => X"C4C4C4C4C4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4",
      INIT_66 => X"C8E8E6E6E6E6C6C4C4C6C6C6C6C6C6C6C4C4C4C4C4C6C6C6C6C4C6C4C4C4C4C4",
      INIT_67 => X"EDED0D0D0D0D0D0D0D0D0C0C0A0AEAEAEAEAEAE8E8E8E8E8E8E8E8E8C8E8E8C8",
      INIT_68 => X"EDEDEDEDED0D0D0DEDED0D0D0D0DEDED0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_69 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0FEFEDEFEF0FEFEDEDEDEDEDED0F0D0D",
      INIT_6A => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCDCD",
      INIT_6B => X"CDCDCDCDEDEFEFEFEFCFCFCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_6C => X"ADADADADADADADCDCDCDCDCDCDCDCDCDCDADADADADADADADADADCDCCCA8686CA",
      INIT_6D => X"ADADADADADADADAA8A8AAAABADCDCDCDCDCDADADADADCDCDCDCDCDADADADABAB",
      INIT_6E => X"AAAAAA8A8A8AAAABABAB8A8A8AABADADABABABADADABAAAAADADCDCDCDCDCDCD",
      INIT_6F => X"8A8A8A8A8A8A8A8A8A8AAAAAABABABABABAAAAAAAAAAABABABAAABABABABABAB",
      INIT_70 => X"4242422222222022222222224242202222202022442200000024462202664420",
      INIT_71 => X"4242424242646262426282A48282A2A28282848484A6A6C884A62A6E08A48262",
      INIT_72 => X"62424242624242646442446462828282A4848697D9E882626462626262624262",
      INIT_73 => X"444442424242424242424242424222224242424222424466866282E60A824242",
      INIT_74 => X"6464646464646464666664646464646664646464646464644464424244668666",
      INIT_75 => X"C6C6C8A8A8C8C8A8666666446464646464646462628464646464646464646486",
      INIT_76 => X"A4A4A4A4A6C6A6C6C6C6E80A0A0A0A0AE8E82C2A08C6E6E6C6C6A682A4E8EAC8",
      INIT_77 => X"C6C6C6C6E6E6C6C6E4C4C4C4C4C4C4A4C6C6A6A4A4A6C6C6A6C6C6C6C6C6C6A4",
      INIT_78 => X"E4E4E4E4E4C4C4C4C4C4C4C4C4C6C4C4C4C4C4C4C4C4C4C4C4C4E4E4C4C4C4C6",
      INIT_79 => X"C6C6C6C4C4C4C4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E6E6E6E4E6E6E6E4",
      INIT_7A => X"E8E8E8E8E808E8C4C6C6E8E8E8E8E8E8E8E8E6E6E6E6E6E6E6E6E6E6C4C6E6C4",
      INIT_7B => X"EDED0D0D0D0D0D0DEDED0D0C0C0C0C0C0C0C0C0C0A0A0A0AEA0A0AEAEAEAEAE8",
      INIT_7C => X"EDED0F0D0D0F0D0DEDEDEDED0D0D0DED0D0D0DED0D0D0D0D0D0DEDED0D0D0D0D",
      INIT_7D => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEDEFEFEFEFEDEFEFEFEFEDEFEDED",
      INIT_7E => X"EFEFCFCDCFEFEFEFEFEFEFEFCDCDEDEDEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_7F => X"CACDCDCDCDEDEDEDEFCDCDCDCDEFEFCDEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(41),
      ENBWREN => enb_array(41),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(41)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(41)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized58\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized58\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized58\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 42 to 42 );
  signal enb_array : STD_LOGIC_VECTOR ( 42 to 42 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000001000001800000000000000000000000000000000000000000000000000",
      INITP_01 => X"1BBFFDFE14000000000000000000000000000000001F30000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"00000000001F3000000000000000000000000000020030000001804000000000",
      INITP_04 => X"0000000000000000000000000000000000FF401B0403C0000000000000000000",
      INITP_05 => X"0000000002000000000080700000000000000000000000000000000000000000",
      INITP_06 => X"000000000000F000000000000000000000000000003F20000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"00000000001F2000000000000000000000000000000700000000004200000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000010000078000000001E019E0000000000000000000000000000000000000",
      INITP_0B => X"000000000000000000000000000006FF00000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"FFFCF9F0000000000000000000000000000000000003800000001FFB39E00000",
      INITP_0E => X"00000000000000000000000000000000000000000000000000080000000000FF",
      INITP_0F => X"0000000000000000000003FBFDF0000000000000000000000000000000000000",
      INIT_00 => X"ADADAB88888AADADCDCDCDCDCDCDCDCDADADADADADCDCDADCDAAABCACAA886A8",
      INIT_01 => X"ADADADADADADADADADABAAABABADCDCDCDCDADADABABABABCDCDCDCDADADADCD",
      INIT_02 => X"ABAAAAAAAAAAAAAAAA8A8A8A8A8AAAABABABAAABADADABAACDADADCDCDADCDCD",
      INIT_03 => X"8A8A8A8A8A8A8A8A8A88AAAAAAAAABCBAAAAAAAAAAAAABAAAAAAAAABAAAAABAB",
      INIT_04 => X"4242222222222222222222204242424222222222664424224422644400466622",
      INIT_05 => X"64424242424242626262828284828284C6A482626284A6E884C6E8C482828462",
      INIT_06 => X"62424242626264846442446262A2A2A2A2848675B7EAA4648484646262624262",
      INIT_07 => X"4442424242424242424242424222424222424242424444668684620AE8626242",
      INIT_08 => X"6464646464646464666464646464646464646464646464646464424264666664",
      INIT_09 => X"C8C8C8A8C8A6C8CAAC8A8A8888A8A8A888888662628486868686666686666464",
      INIT_0A => X"A4A4A4A4A4A4A4C6C6C6E80A0A0A0A2CE8E62A0AE8C6C6E6C8C6A482A4E8EAC8",
      INIT_0B => X"C6C6C6C6E6C6C6C6C6C6C6C6C4C4A4A4A6A6A4A4A4A6C6C6C6C6C6C6C6C6C6A4",
      INIT_0C => X"C6C6C4E4C6C4C4C4C4C4C4C4C4C4C6C4C4C4C6C6C6C6C6C6C6C6C6C6C4C4C6C6",
      INIT_0D => X"E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6C6C6C6C6C6E6E6E6E4E6E4E4E4",
      INIT_0E => X"EAEAEA0AEA0AE8C6C6E8E8EAE8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E6E6E6E6E6",
      INIT_0F => X"EDEDED0D0DED0D0D0DEA0D0D0A0A0A0A0C0A0A0C0A0AEA0A0A0A0A0A0A0A0AEA",
      INIT_10 => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_11 => X"EFEFEDEDEDEFEFEFEFEFEFEFEDEDEDEDEDEDEDEDCDEDEDEFEDEDEDEDEFEDEDED",
      INIT_12 => X"CDCDCDCDCDEFEFEDCDCDCDCDCDCDCDCDEDEDEDEDEDEDEDEDCDCDEDEDEDEDEFEF",
      INIT_13 => X"A8CACDCDCDCDCDEDEDCDCDCDEDEDEDCDCDEFEFEDEDEFEFEFEFEFEFEFEFEFCDEF",
      INIT_14 => X"ADADADAA8AAAADAAAACDCDCDCDCDCDCDCBCBCBCBCBCDCDCBAAAAAAAACACAA8A6",
      INIT_15 => X"CDCDADADADADADADADADADADADABADABADCDCDADADABABAACBCDCDCDCDCDCDCD",
      INIT_16 => X"ABAAAAAAABAAAAAAAAAA8A8A8A8AAAAAABAAAAAAABADCDCDCDADCDCDCDABCDCD",
      INIT_17 => X"8A8A8A8A8A8A8A8AAAAAA8AAAAAAAACBABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAB",
      INIT_18 => X"6262402220222222424242424242222022204244246688664464442200002222",
      INIT_19 => X"4242424264424062626284846464400EF9C68262626262A4E808E8A48284C8A4",
      INIT_1A => X"4242426284C80AC86242424282C4C4C4A4E60808E6A484426484868462424242",
      INIT_1B => X"444242424464424242424242224242424444424242646486868684E8A6626262",
      INIT_1C => X"A888868686666666646466666464646464646464444464646464424244666666",
      INIT_1D => X"C8C8C8A6C8A6C8A8888AACACAAAAAAAAAACCA8626286CACACACAAACACAAAA888",
      INIT_1E => X"A4A4A4A4A4A4C6C6C6C6EA0A0A0A0A0AE8C60A0AC6A6A6A486A68482A6E8EAC8",
      INIT_1F => X"C6C6C6C4C6C6C6C6C6C6C6C6C6C6A4A6A6A4A4A4A4A6C6C6C6C6C6C6C6C6A6A6",
      INIT_20 => X"C6C6C4C6C6C6C6C6C4C4C4C4C6C6C6C4C4C6C6C6C6C6C6C6C6C6C4C6C4C4C6C6",
      INIT_21 => X"E8E8E8E8E8E8E8E8E6E6E6E6E6E6E6E6E6E6E6E6E6E6C6C6E6C6C6C6C6E4E4E4",
      INIT_22 => X"EAEAEAEAEA0AE8C6C6E8EAEAEAEA0A0A0A0AEAE8E8E8E8E8E8E8E8E8E8E8E8E8",
      INIT_23 => X"ECECECEDEDEDECED0D0A0A0A0A0A0A0DEC0CECECEAEAEAEAEAEAEA0A0AEA0A0A",
      INIT_24 => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDECECEDEDEDECECEDEDEDED",
      INIT_25 => X"EDEDCDCDCDCDEDEDCDCDEDEDEDCBCBCDEDEDEDCDCDCDEDEDEDEDEDEDEDEDEDED",
      INIT_26 => X"CDCDCDCDCDCDEDEDCDCDCDCDCDCDCDCDEDEDEDEDEDCDCDCDCDCDEDEDEDCDCDCD",
      INIT_27 => X"A8CACACDCDCDCDCDCDEDEDEDEDEDEDEDCDCDCDCDCDCDEDEDCDCDCDCDCDCDEFEF",
      INIT_28 => X"ADADCDCDCDCDCDADACADCDCDCDCDCBCBCBCBCACACACACBCBCBCBCAAAAACACAC8",
      INIT_29 => X"CDCDADADADADABAAAAAAABCDCDCDCDABABABADCDCDCDABABABCBCDCDCDCDCDCD",
      INIT_2A => X"ABAAAAABABAAAAAAAAAA8A8A8A8A8AAAAAAAAAAAAAAAAAAAABABCDCDCDCDCDCD",
      INIT_2B => X"AAAA8A8A8A8A8A8AAAAAAAAA8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAABAAAAAA",
      INIT_2C => X"A684404242422222402020424242222220224422000022222200000000002222",
      INIT_2D => X"424242426462426262628284626282860AA48260626282A4E8080808EA84E8C6",
      INIT_2E => X"4464426282E82CC66242424282A280C2C4C4E6E8A66442426264846442624242",
      INIT_2F => X"4242424242424242424222222222424264646486646464A88684A68684424262",
      INIT_30 => X"AAAACACACCCCCAAAAACAAAAAAAAAA8A8A8A88888868686888664624264866664",
      INIT_31 => X"C8C8C8A8A8A6C8864488CDCDACACAAAAACEFA8626486ECCDCCAAAAAAAACCCCAA",
      INIT_32 => X"A4A4A4A4A4A4C6C6A6C60A0A0A0A0A0CE8E80AEA8464648466866482A6E8EAC8",
      INIT_33 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6C6A6A6A6A6A4A4A4C6C6C6C6C6C6C6C6C6A6A6",
      INIT_34 => X"E6E6E6E6E6C6C6C6C4C4C4C6C6C6C6C6C6C6C6C6C6C6C6C6C6C4C6C6C6C6C6C6",
      INIT_35 => X"E8E8E8E8E8E8E8E8E8E8E8E8E8E6E6E6E6E8E8E6E6E6E6E6E6E6E6E6E6E6E6E6",
      INIT_36 => X"EAEAEAEAEAEAE8C6C6E8EAEAEAEAEAE8080A0A0AEAE8E8EAE8E8E8E8E8E8E8E8",
      INIT_37 => X"EAEAEAECEDEAEAEAEAEAEAEAEAEACAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_38 => X"CBCBEDEDEDEDEDEDECECEDEDEDECEDEDEBEBEBEBEACAEAEAEAECEAECECEDEDEC",
      INIT_39 => X"CDCDCDCDCDCDCDCDCDCDCDEDCDCACACAEBCBCBCDCDCDCDEDECECEDEDEDCBCACB",
      INIT_3A => X"EDCDCDCDCDCDCDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADCDCDCDEDEDCDCDCD",
      INIT_3B => X"CACACACDCDCDCDCDCDEDEDEDCDCDEDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_3C => X"ABADCDCDCDCDCDADADADCDCDCDCBCBCBCBCBCDCDCDCDCDCDCBCACACCCBCBCACA",
      INIT_3D => X"CDCDABADADADABAAAACAAACACBCBCDCBADAAAACBCDCBCBCBABCDCDCDCDCDADAD",
      INIT_3E => X"ABABABABAAAAAAABAAAAAA8A8AAA8AAAABAAAAAAAAAAAAAAAAABABABCDCDCDCD",
      INIT_3F => X"AAAA8A8AAAAAAAAAAAAAAA8A8A8A8AAAAAAAAAAAAAAAAAABAAABAAAAABAAAAAA",
      INIT_40 => X"824242626242404082E8EA624222222222224422200000220000000000442466",
      INIT_41 => X"4242426462424242626264626262626260626240426262A4E80AC8A6C8A60CE8",
      INIT_42 => X"6464444262A8EA8462648460E28A6804A4846484A8A864646464644242644242",
      INIT_43 => X"42424242424242424242222242424242624264A8A86462EAA684A66442424264",
      INIT_44 => X"88666666868888A8AAA8A8A8AAAAAAAAAAAAAAAAAAAAAAA8A886646466666664",
      INIT_45 => X"C8A8A8A8A8A8C8CAAACCCCACCDCDCDCDCDCDA884A6A8AAAAACCDAACDCDACAAAA",
      INIT_46 => X"A4A4A4A4A4A6C6C6C6C6E80A0A0A0A0AC6E80AC88484848484848482A6C8EAC8",
      INIT_47 => X"C6C6C6C6C6C6C6C6C6C6C6C6C6A4A4A6A6A6A4A4A4C6C6C6C6C6C6C6C6C6A4A4",
      INIT_48 => X"C6E8E8E8E8E8E8E8E8E6E8E8E6E8E8E8E8E8E8E8E8E8E8E8E6E8C6E8C6E8E8C6",
      INIT_49 => X"E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E6E8E8E8E8E8E8E8E8E6E8",
      INIT_4A => X"E8E8C8C8C8C8C8C8C8E8EAEAEAEAEAEAE8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8",
      INIT_4B => X"EAEAEACACAEAEAEAEAC8C8E8EAEAEAEAEAEAEAE8C8E8EAEAE8E8E8E8E8E8EACA",
      INIT_4C => X"CAEAECEDEDEDEDEDEBEAEDEDECECEACAEAEAEAEAEAEACACAE8EAEAEAEAEAEAEA",
      INIT_4D => X"CBCBCACCEDEDEDEDEDEACDCDEDEDEDECCACACBCBCBCCECECEDECECECEDCACACA",
      INIT_4E => X"EDCDCDCDCDCDCDCDCDCDCDCDEDCDCDCDEDCDCDCDCDEDCBCACACACAEDEDEDEDED",
      INIT_4F => X"CDCDCDCDCDCDCDCDCDCDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDCDCDCDCDCDCD",
      INIT_50 => X"AAABABCDCDCDCDCDCDCDCBCBCDCDCDCDCDCDCDCDCDCDCDCDCDCBCBCDCDCBCBCB",
      INIT_51 => X"CBCDCBCBCBCBCBCBABABCBCBABABABADAAAAAACBCDCDADACAACBCDCDCDCDADAD",
      INIT_52 => X"CBABABABABABAAABABABAAAAABABAA8AAAAAAAAAAAAAAA8AAAABAAAACACDCBCB",
      INIT_53 => X"8A8A8A8A8A8A8AAAAAAAAAAA8AAAAAABAAAAAAAAABAAABABABABAAAAABABABAB",
      INIT_54 => X"6060A4282AA2802A4A6C2A6242424220224444422202222202002202228A2222",
      INIT_55 => X"44444464424242424262646462626262426282A2C4E4E62A2A6E08A2C6A4A684",
      INIT_56 => X"646464646444644262E8E8C4E28AD0AE2AC888A8CAA8888686A6846462646442",
      INIT_57 => X"44646442424242424242222242424264844262A88664840CA684C88442646464",
      INIT_58 => X"A866646464666486666464646444446466646666666686868664646466668666",
      INIT_59 => X"C8C8C8C8C8C8CAECEFCDCCACACCDCDAA8686A682A4A68688CDCDCCAA88AACCCC",
      INIT_5A => X"A4A4A4A4A4A6A6C6C6C6C6C6A6C6A6C6A4A6C6A68484848484848284A6C8E8C8",
      INIT_5B => X"E8EAEAE8EAE8E8E8E8E8E8C6C6C8A6A6A6C6C6C6C6C6C6C6C8C8C8C8C6C6A6A4",
      INIT_5C => X"E8C6E6E8E6C6E8E8E8E8E8E8E8E8E8EAE8E8EAEAEA0A0AEA0A0A0A0A0A0A0808",
      INIT_5D => X"E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8C6E8E6",
      INIT_5E => X"C8E8C8C8C8C8C8E8C8E8C8C8C8C8C8C8E8C8C8C8E8E8E8C8E8E8C8C8C8E8E8E8",
      INIT_5F => X"EAEACACACACACACAEAEAC8C8E8EAEAEAEAEAEAE8E8C8C8C8C8C8C8E8E8E8C8C8",
      INIT_60 => X"EBEDEAEAEDEBEBEDEBEAEAEAEAEAEAEACACAEAEAEAEACACAEAEACACAEAEAEAEA",
      INIT_61 => X"CDCDCACAEAEDEAEBEACACACBCDCBEBEDCACCEDCACACACAECEDEDEDECECCACACA",
      INIT_62 => X"EDCDCDCDCDCDCDCDCDCDCDCDEDEDEDECEDCDCDCDCDCDCDCBCACBCBCBCDEDEDCD",
      INIT_63 => X"CDCDCDCDCDCDCDEDEDCDEDEDCDCDEDEDCDCDEDCDCDCDCDCDCDEDEDEDCDEDCDCD",
      INIT_64 => X"AAABADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCBCBCB",
      INIT_65 => X"CDCDCDCBCBCBCBCBCDABABCBCDCDABABAAAAAACBCDCDCDAAAAABCDCBCDCDABAA",
      INIT_66 => X"ABABABABABABABABABABABABABABABAAAAAAAAAAAAAAAAAAAAABAAAACACACACB",
      INIT_67 => X"8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAAA8A8A8AAAABABABADABABAAAAAAABABAB",
      INIT_68 => X"C2C226CEF2E4A2D8D26826A44222222224442222000022444668686846440000",
      INIT_69 => X"88A886646262626242626464624262624262C64C8E6C6CD2D0F0AC6A48E40606",
      INIT_6A => X"644244444444444264A6A4C6C4C4080A0ACACACACACAAACAAAAA888644668888",
      INIT_6B => X"64646444424242424242424242424264C86462A6868482EAA684A68464668666",
      INIT_6C => X"CCCAAACCCCAAA8AAAAAAA8A88886866686666666666688886664644464868666",
      INIT_6D => X"C8C8C8C8C8A6C8ECCDCDCDCDCDEDCDAAA8A884A4E8C8CCCFCDCACCECA8A8A8CA",
      INIT_6E => X"C6C6C8C6A6A6A6A6A4A4A6A4A4A6A4A6A4A6C6A6A684A4A4A4846282A6C8C8C8",
      INIT_6F => X"0A0A0A0A0A0A0A0A0C0A0A0A0A0AEAEA0A0A0A0A0AEAEA0A0A0A0C0AEAE8E8C8",
      INIT_70 => X"E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8EAEAE8EAEAE8EAEA0A0A0A0A0A2A0A0A",
      INIT_71 => X"E8E8E8E8E8E8E8E8E8E8E8E808E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8E8",
      INIT_72 => X"E8E8C8C8C8C8C8C6C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8C8E8",
      INIT_73 => X"EAEAEACACACACACAEAEAEAEAE8E8EAEAEAEAEAEAEAE8C8C8C8C8C8C8C8C8C8C8",
      INIT_74 => X"EBEBEBCACACACAEAEAEAEAEAEAEAEAEACACACACACAECEACAEACAC8C8CAEAEAEA",
      INIT_75 => X"EDEDEDEAEAEDEDEBEDEDCBCBCBCACACACACACACACACACACACAEAEDEDEDEACACA",
      INIT_76 => X"CDCDCDCDCDCDCDCDCDCDCBCDEDEDECECEDEDEDCDCDCDCDCDCDEDEDCDCDCDCDCD",
      INIT_77 => X"CDCDCBCDCDCDEDEDEDCDCDEDEDEDEDCDCDCDCDCDCDCDCDCDEDEDEDEDEDEDCDCD",
      INIT_78 => X"AAADABABCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCBCBCDCDCDCDCDCDCDCDCDCDCD",
      INIT_79 => X"CBCBCBCDCDCDCDCDCDCDCBCBCDCDCDABABAAAACACBCBCBCBABCBCBCDADADADAD",
      INIT_7A => X"ABABABABABABABABABABABABABABABABAAABABAAAAAAAAAAAAAACACCCCCACACD",
      INIT_7B => X"8A8A8A8A8A8A8A8AAAAAAAAAAAAAAA8A8A8888AAAAAAAAABABABABAAAAABABAB",
      INIT_7C => X"8A8A8CF2F206E2D2F2F2F2064020222222222220002222242446664444442200",
      INIT_7D => X"ECECCAA8A8C8CACAC8A6A6866462626242628282A2E66CF5CED0D0AE4AC40648",
      INIT_7E => X"444444424244424284A6A4A6A68686CCCCACCCEAEAEACCCCCCCCCCECCACAECEC",
      INIT_7F => X"64644242424242424242222242424242846284A6846262E8A684C88462644264",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(42),
      ENBWREN => enb_array(42),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(42)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(42)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized59\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized59\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized59\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 43 to 43 );
  signal enb_array : STD_LOGIC_VECTOR ( 43 to 43 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000001F1BF07C600007FFFFFFFFFFF000700000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"FFFFFFFFFFFFFFFFF0000000000000000000100000001817FF8003F819E00000",
      INITP_03 => X"000000000000000000000000000000000000000000000000003FFFFBFFFEFC02",
      INITP_04 => X"0000110000000000007C01F23800000000000000000000000000000000000000",
      INITP_05 => X"000000000000000000BFFFFFFFFFFF01CFFFFFFFFFFFFFFFFFFF400000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"FFFFFFFFFFFFFFFFFFFFCBF8000000000000100099FFFFFF80FFFDC3F8000000",
      INITP_08 => X"00000000000000000100000000000000000000000000000003FFFFFFFFFFFFF7",
      INITP_09 => X"000000000DFFFFFFFFFFFFFFF9E0000000000000000000000000000000000000",
      INITP_0A => X"000000000000000067FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFFFE000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000100000000000000",
      INITP_0C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFE8000000000000FFFFFFFFFFFCFFFFFF00000",
      INITP_0D => X"000000000000000000000000000000000000000000000000FFFFFFFFFFFFFFFF",
      INITP_0E => X"000000001FFFFFFFC0001FFF7FE0000000000000000000000000000000000000",
      INITP_0F => X"FFC03FF0C0400007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0",
      INIT_00 => X"ACCCCCCCAA888888A8A8AAAAA8AAAAAAAAAAAAAAAAA8AAA8A8A8866466868686",
      INIT_01 => X"EAEACAC8C8A6A8CACCCCCCCDCCCDCDCDCCEFA6C6EAC8EECDAAAAAACCCCCAA8A8",
      INIT_02 => X"2C2C2E2C2C2C2C2C0C0A0A0AEAE8E8E8C6C8E8E8E8E8E8E8EA0C0C0AEAEAEAC8",
      INIT_03 => X"0A0A0A0A0A0A0A0C2C2C2C4E2E2C2C2C2C2C2C2C2C2C2C2C2C2E4E4E2E2E2E2C",
      INIT_04 => X"E80A0A0A0A0AEAE8E80A2CEAE8EAE8E8E8E8EAE8E8EAE8EAEAEAEAEAEA0A0A0A",
      INIT_05 => X"E8E8E8E8E8E8E8E8E8E8E8080A0A0808E8E8E80A0AE80A0A080A0A0AEAE8EAEA",
      INIT_06 => X"E8E8C8C8C8C8C8C6C8C8C8C8C8C8C8C8C6C6C8C8A6A6C6C6C6C6C6C6C6C6C6C6",
      INIT_07 => X"EAEAEACACACAEAEAE8EAEAEAE8E8E8E8EACACAE8C8C8C8C8C8C8C8C8C8C8E8E8",
      INIT_08 => X"EAEBEACACACACACAEAEAEAEAEAEAEAEACACACACACACAEAEAEAEACACAC8E8EAEA",
      INIT_09 => X"CACAEAEAEBEAEBEDEDEDEDCDCDCBCBCDCACAEAEAEAEACACACACACAEAEAEAEACA",
      INIT_0A => X"CDCDCDCDCDCBCBCACACDCDCDEDEDEDEDEDEDCDCDCDCDCDCBCDCDCDEDCDCDCDCD",
      INIT_0B => X"CDCDCDCDEDEDEDEDCDCDCDEDEDEDEDEDCDCDCDCDCDCDCDCDEDEDEDEDEDCDCDCD",
      INIT_0C => X"ADADADABABCBCDCDCDCDCDCDCDCDCDCACDCDCDCBCBCDCDCDCDCDCDCDCDCDCDCD",
      INIT_0D => X"ABABCDCDCDCDADADCDCDCDCDCBCBCBCBADABABCBCBCDCDCDCBABADADADADADCD",
      INIT_0E => X"ABABABABABABABABADABAAAAABCDABABABABABAAAAAAABCAAAAAAACACDCDCDCD",
      INIT_0F => X"8A8A8A8A8A8A8A8A8AAAAA8AAAAAAAAA8A8A8AAAAAAAAAAA8AABABADABABABAB",
      INIT_10 => X"80A2E6AE8CC28006286A8CC46042422022222220202222000000442222442200",
      INIT_11 => X"0C0C0C0C0A0A0C0C0DECEACAC8A684628484646464620AF7D3B2B08E2C848462",
      INIT_12 => X"646464422242424284C6A4A48486A8CDCCCCEC0C0CEACCCCCCEAEC0CEA0A0C0C",
      INIT_13 => X"846444424242424442422242424242648442A60C8662A6EA8684A66264624242",
      INIT_14 => X"AAAAAAAAA8A86664646464646464646466666666666688888686868486868686",
      INIT_15 => X"2E2E0C0CEAEAEAECCACACAECCCECEDCCCACAA6A4E8C8A8AACDCDCCCCCACCCACA",
      INIT_16 => X"6E7070707070707091907071707070910A2C706E4E4E6E6E5050514F4E4E2E2E",
      INIT_17 => X"0A0A0A0A0A0A0A0A0C0C0C2C2C2C2C2C2C2C0C2C2E4E4E4E4E4E4E6E70706E70",
      INIT_18 => X"0A0A0A2C0A0A0A0A0A2C2C2C0A0A0AE80A0A0A0A0A0AE8E8E8EAEAEAEAEA0AEA",
      INIT_19 => X"C6E8E8E8E8E8E8E8E8E80A0A080A0A0A0A0A0A2A2A080A0A2A2C2C4E08E82C2C",
      INIT_1A => X"E8E8E8C8C8C8C8C8C8C8C8C6C6C6C6C6C8C6A6A6A6A6A6A6C6C6C6C6C6C6C6C6",
      INIT_1B => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8E8",
      INIT_1C => X"EAEAEACACACAEACAEACAEAEAEAEAEAEAEAEAEACACACACAEAEAEAEAEACAE8EAEA",
      INIT_1D => X"CAEAEBEDEBCBEDEDEDEDEDEDCDCDCDCDCACAEAEAEAEACACACACACAEAEAEAEAEA",
      INIT_1E => X"CDCDCDCDCDCBCBCBCBCDCDCDCDEDEDEDEDEDEDEDEDEDEDEDCDCDEDEDEDEDCCCC",
      INIT_1F => X"CDCDCDCDCDEDEDEDEDEDEDEDEDEDEDEDCDCDEDEDCDCDCDCDEDEDEDEDEDCDCDCD",
      INIT_20 => X"CDCDADADCDCDCDCDCDCDCDCDCDEDEDCDCDCDCDCDCDCDCDADCDCDCDCDCDCDCDCD",
      INIT_21 => X"CDCDCDCDCDADABABCDCDCDCDCDCDCDCBCBCBCBCBCDCDCDABCBABADADADABADCD",
      INIT_22 => X"ABABABABABABABABABAAAAAAAAABABAB8A8AAAAAAAAACBCBABAAAAAAAACDCDCD",
      INIT_23 => X"8A8A8A8AAAAAAA8A8A8AAA8AAAAAAAAAAAAAAAAAAAAAAAAA8AAAABADABABABAB",
      INIT_24 => X"C6C808B08CA260A2E6E4C4846220422220202020202020202020002020222200",
      INIT_25 => X"EAEAEAEAEACACACAEA2E300E0C0CEAEAEAEAE8C8C8A4A60A2A2C0808C6A62CEA",
      INIT_26 => X"EAC8A6C6A684628484A6A4C6C6A4C8EAEAEAEAEAECEAEACCEAEAECEAC8CAEAEA",
      INIT_27 => X"64646444424242424242424242426284A662C82E8462E80A8684A8646484A6C8",
      INIT_28 => X"AAAACDAA8888A8A888A8A888A886868666666666646688886464646466868686",
      INIT_29 => X"71515151515151514F2E2F2F2F0F0F0FEF0FA8A4C6C6A8CAECECECEDAAA8CACC",
      INIT_2A => X"909090909090909090919191939391B32A6EB393909191919070707170717151",
      INIT_2B => X"0A0AEAEA0A0A0A0A0C0A0A0C2C2C0C0C0C0C2C2C2C2C4C4E6E706E7070707070",
      INIT_2C => X"2C2C2C2C2C2C2C2C4C4C4C4C4C4C6E4C2C2A2C6E92709270EAEAE8E8EAEAEA0A",
      INIT_2D => X"E6E8E8E8E8E8E8E808E80A0A080A0A2A0A2A2A082A2C082C2C2C4C4C2C4C0A2C",
      INIT_2E => X"C8C8C8C8C8C8C8C8C8C8C8C8C6C6C6C8C8C8A6A6C8C8A6C6C6C6C6C6C6C6C8C8",
      INIT_2F => X"EAEAEAEAEAEAEAEAEAEACACAEAEAEAEAEACAC8C8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_30 => X"EAEAEAEACACAEAEAEAEAEAEAEAEAEAEAEAEAEAEACACACAEAEAEAEAEAEAEAEAEA",
      INIT_31 => X"EBEDEDCBCACBEDEDEDEDEDEDCDCDCAAACBCACAEAEAEAEACACACACAEAECECECEA",
      INIT_32 => X"EDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDEDEDEDEDEDCDEDEDEDEDEDEDCA",
      INIT_33 => X"CDCDCDCDEDEDEDCCEDEDEDEDEDCDCDCDCDCDCDEDEDEDEDCDEDEDEDEDEDEDCDCD",
      INIT_34 => X"ADADABABCDCDCDCDEDEDCDCDCDCDEDEDCDCDCDCDCDCDCDCDCBCDCDCDCDCBCDCD",
      INIT_35 => X"CDCDCDCDCDCDADABCDCBCDCDCDCDCDCDCBCBCBCDCDCDCDADCDCDCDCDADABABCD",
      INIT_36 => X"ABABABABABABABABABABAAAAAAABABABABAAAAAAAAAACACBADABABAAAAABCBAB",
      INIT_37 => X"8A8A8AAAABABAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8AAAAA8A8AAAABAAABABAB",
      INIT_38 => X"2A2A488A48A26060C4C6A4846442422240402040202020202020202020202020",
      INIT_39 => X"0AEAEAEAEAEAC8A82EB5D7D7D7D7D7D7D5D5D5B5930AC80C0A08E8C8E8E82A2A",
      INIT_3A => X"08C6A4084CE8E84E2A6EB0B0B06C8E90704E4E2E2E2E2E2C2C2C2A2A0A0A0A0A",
      INIT_3B => X"426442424242424242424242424262648442C80C8462E8E88486A6848484A6E8",
      INIT_3C => X"EFEFEDECCCCACCAAAACAAAA8AAAAAAAAAAAAAAAAAAAAAAAAA8A8866486868686",
      INIT_3D => X"90919191919091706F91716E71514F513151C6C608EA2E2F0F0E0E0F0CECECEC",
      INIT_3E => X"7070707090909090B2B3929092B3B2B290B2D3B2B3B3B3B3B3B3B39392939391",
      INIT_3F => X"0A0A0C0A0C0A0A2C2C2C2C0C0C0C0C2C0C2C2E2E2E2C2C4E4E4E4E6E706E6E70",
      INIT_40 => X"2A2C4C4E4E4C4E6E6E706E4C2C6E906E70704C2C4E7090B42C2C2C0AE80A0A0A",
      INIT_41 => X"E8E8E8E8E8E80A0A0A0A0A0A0A2A2A4C4E4C4E0A2A6E0A706E0A4C4E6E924C0A",
      INIT_42 => X"C8C8C8C8C8C8C8C8C8C8C8C8C6C6A6A6C6A6A6A6A6A6A6C6C6A6A6C6C6C6C8E8",
      INIT_43 => X"EAEACACACACAEAEAEAEAEACAEAEAEAEAEAEAEAC8C8C8C8C8C8C8C8C8C8C8C8C8",
      INIT_44 => X"EAEAECEACACACAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEACAEAEAEAEAEAEAEAEAEA",
      INIT_45 => X"EDCDCDCBCAEDED0DEDEDEDEDECCDCAAACACACBEBCACACAECECECCACACAEAECED",
      INIT_46 => X"EDEDEDEDCDCDCDCDCDCDCBCBCDCBCBCBCBCDEDEDEDEDEDEDCDCDCBEBEBEDEDCD",
      INIT_47 => X"CDCBCDEDEDEDCAA8CBCDEDCDCDCDCDEDCDCDCDEDEDEDEDEDEDEDEDEDEDEDCDCD",
      INIT_48 => X"CDCDABABCBCDCDCDEDEDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDABCD",
      INIT_49 => X"ABCBCDCDCDCDCDCDCDCDCDCDADABCBCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCBCB",
      INIT_4A => X"ABABABABABABABABABABABABABABABABCDCDCDABABCBCBCBADADADABABABABAB",
      INIT_4B => X"68688888AAAAAAAAABAAAAAAAAAAAAAA8A8A8A8A8A8A8A8A8A8A8AAAAAABADAD",
      INIT_4C => X"D6D5D4D4B2C6A26E6C4C2AC482826220C8EA4040408484422020202040402020",
      INIT_4D => X"9090929070704E2E6E6E6C6C8C8E8E9090909092B570B2F7D7F9B5D3F5D5D7D7",
      INIT_4E => X"846282C60A08E82A2A4C6E6E8E4C4C729290B0B2B2B2B3B3B2B2B2B2B2B09090",
      INIT_4F => X"646444444242424242424242424262848442C8EA6484EAE8A484848486846284",
      INIT_50 => X"2F2F0F0F0F0F0FEDEDCCCACAAAA8A8A8A8A888868688888888A8866666868686",
      INIT_51 => X"D4B2D3B3B2D3D3D3D3D2D2B2B2B3B2909371C4E42A2C70514F51514F4F312F2F",
      INIT_52 => X"704E4E7070707090B2929090929292B2B2B2D2B2B2B2D4D5D3D3D3D5D5D5D3D3",
      INIT_53 => X"4E70D5D7D5707092D4F7D5904C2C0A0C2C2C2C2E2E2E4E4E4E4E4E6E6E6E6E70",
      INIT_54 => X"2C2A2C6E906E70907092B2706E92929092D7D74C4E9070B27070B5702C4E7070",
      INIT_55 => X"E80A0AE8EA0A0A2A2A0A0A0A2C2C2C4C4E4E6E902C0A2C2E4E2C2C4C706E7070",
      INIT_56 => X"C8C8C8C8C8C8C8C8C8C8C6C6C8C8C8A8A6A6A6C8C8C8C8A6C6A6C6C8C8E8E8E8",
      INIT_57 => X"EAEAEAEACACACAEAEAEAEAEACACAEAEAEAEAEAEAEACAC8C8C8C8C8E8E8EACAC8",
      INIT_58 => X"EDECECEACACAEAEBEAEAEAEAEAEAEDEDECEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_59 => X"CDCDCDCDCDCBED0BEDECECEAECEACACACACACBCBCBCACAECECECECECEAEAEDED",
      INIT_5A => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCBCBCBCBCDEDEDEDEDEDEDCDCDCBEBEDCDCDCD",
      INIT_5B => X"CDCDCDCDCDEDEDECCDEDEDCDCDCDCDCDEDCDCDCDCDCDCDEDEDCDCDEDEDEDCDCD",
      INIT_5C => X"CDCDCDABCBCACACACDCDCDCDCDCDABCDCDEDEDCDCDCDCDCDCDCDCDCDCDCDADAB",
      INIT_5D => X"ABCBCBCBCBCDCDCDCDCDCDCDCDABABCBCDCDCDCDCDCBCDCDCDCDCDCDCDCDCDCB",
      INIT_5E => X"ABABABABAAAAAAAAAAAAAAAAAAAAABABCBCBCBABABADADADAAAAAAAAADAAAAAA",
      INIT_5F => X"6A6868888AAAAAAAABAA8AAAAAABAAAA8A8A8AAAAA8A8A8A8A8A8AAAAAAAAAAB",
      INIT_60 => X"2A4CB0D2D59297FFFDFFDB088062422062624062428484402020202040402020",
      INIT_61 => X"2C0A2C2C2C4E4E6E7070709290707070724EE8C82C4E8EB0B0B2906E6E6E4C2A",
      INIT_62 => X"644262E82C2A4C8E6E8E6E6E6E2A4A6C6E6E6C4A4A6C6C4C4C4C6E8EB0B0906C",
      INIT_63 => X"42644242424242644242422242448486A640C8C86284E8E884646462C6A4A684",
      INIT_64 => X"7090919171719393512F2F310F0F0EEC0CECEACACACACAA88686648686A6A686",
      INIT_65 => X"D5F5F7F7F6F4F5F7F6F6F6F6F9F9F7D4F5D22A6E4A8ED2B2B2B2B29091909090",
      INIT_66 => X"7070709090909090929292929292B2B2B2B2B2B2B2B2B4B4D5D2D4D5D4D4F4F4",
      INIT_67 => X"90B2B2B4F7F7F9D6D4D6F6F7D7B4906E4E4E4E4E4E4E4E4E4E6E6E7070707070",
      INIT_68 => X"70926E4E909290B4D4B2B2B292B4F9927092D6B26E704E4E92B4B2D4D4D79290",
      INIT_69 => X"0A2A2A0A0A2A2C2A0A0A2C2C2C2C2C2C2C4E7092906E4E2A4C4C4C6E6E709292",
      INIT_6A => X"E8C8C8C8C8C8C8E8E8E8C8C8C8C8C8C8C8C8C8C8C6C8C6C6C8C6C8E8E8E8E8E8",
      INIT_6B => X"EAEAEAEAEAEAEAEAEAEAEAEAEACACAEAEAEAEAEAEAEAEAC8C8E8EAEAE8C8E8E8",
      INIT_6C => X"EDEDEDEDEDEDEAEAECEDEDEDECEAEAEAEDECEDEDECECEDECEDEDEDECEAEAEAEA",
      INIT_6D => X"EDCDCDCDEDECEAEAEDEDEDEDEDEDEDEDECECEAEAECECECECEDEDEDEDEDEDEDED",
      INIT_6E => X"CDCDCDCDCDCDCDCDEDEDEDEDEDEDCDCDCDCDCDEDEDEDEDEDEDEDEDCDCDCDCDCD",
      INIT_6F => X"CBCBCDCDEDCDEDEDEDEDEDEDCDCDCDCDEDCDCDCDCDEDCDCDEDCDCDEDEDEDEDCD",
      INIT_70 => X"CDCDCDCDCDCDCDCDCBCDCBAACACDCDABCDCDEDEDEDEDCDCDCDCDCDCDCDCDCDCB",
      INIT_71 => X"ABABCBCBCBCDCDCDCDCDCDCDCDCDADCDCDCDCDCDCDCBCBCBCDCDCDCDCDCDCDCD",
      INIT_72 => X"ADADADADAB8A8AAAAAABCBCBCBABAAAAAAABABABABAAABCBCDCBCBCDCDAAAAAA",
      INIT_73 => X"8A8A888A8A8A8A8AAAAA8A8A8A8A8AAAABAAAAAAAAAAAAAA8AAAAAAAAAAAAAAB",
      INIT_74 => X"E6064A28082C95D992D995E86262624020424220000000000000202222202020",
      INIT_75 => X"2A08E8C8C6A8A8A8C8C8C8EAEAEAEAEAEAE8E82C6E90B0B0B2B08E8E6E6C4C2A",
      INIT_76 => X"4262A40A4C2A6E9090B0B0B0B06E6E6E6E6C6EB0B0D0AEAEB0B0D0D0F0F2D08E",
      INIT_77 => X"A8A6A6A6A6A6C8EA86424244646284868462A6A66464A6A664644462A8A6A686",
      INIT_78 => X"D4F5F5F4F4F4F4F4B0B0939393939370707171717070707170514E2EAA86A6CA",
      INIT_79 => X"D4D4D4F6F7F7F9F7F7F8F8F8F8F8F8F8F7F6D6F890B0F6F4F4F4F4F4F5D5F5F5",
      INIT_7A => X"909090909292929292B2B2B2B2B2B2B2B4D4D4D4D4D4D4D4D4D4D4D4F4F4F4F4",
      INIT_7B => X"D5B4D4B4B4D7F7F7D7D6D6F9FBFBFBFBD9704E4E6E92D7B9B592706E70909070",
      INIT_7C => X"B4D4B29092B290D4D6D4B4D4B4B2D6D4B2D2B2D7D7B4B2B090B2D6B4B2B2B4D7",
      INIT_7D => X"0A2A2C2C2A2C2C2C2C2C2C2C4E4E4E4E4E4E6E9092B2904C6E70709090709092",
      INIT_7E => X"0A0AEAEAEAEAEAEAEA0AEAEAEAEAEAE8EAE8E8E8E8E8E8E8E8E8E8EAEA0A0A0A",
      INIT_7F => X"0C0C0C0C0C0C0C0D0C0CECECEAEAEAECEAEA0C0C0C0A0C0C0A0A0A0AEAEAEAEA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(43),
      ENBWREN => enb_array(43),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(43)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__60\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(43)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^ena\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  ENA <= \^ena\;
  ENB <= \^enb\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9BFFFDC7CFB55783658C5722EFF2BF8F",
      INIT_01 => X"FFFFFFFFFFFFFFDFFFD319AA6292014CFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"E1FFFDD0DD6B570476F0E367FB3DFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_03 => X"FFFFF1FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF10195CDDBE007D4",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFDEED735076B73877F777B6FFFFF",
      INIT_06 => X"FFFFFFFFFFFFFFFFF090004138001360FFEFA7FDFFFDFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFBFFDFDF13F64279D0B585FFF07FF3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_08 => X"FFEFFEFDFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE88248AD2000280",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFDF99608854B57BAE8EEF33FFD5F",
      INIT_0B => X"FFFFFFFFFFFFFFFFFE044125780003E07FEFFFFDFBDBFFFFF7FF3FFFFFFFFFFF",
      INIT_0C => X"FF97FCF6E0E241B882F5A9FCF2DFFEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0D => X"3FEF7DFCFFDBFFBFF3FA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF7E358E10000012",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD5FEFF59A677AC639CA2FBECDEF4FD",
      INIT_10 => X"FFFFFFFFFFFFFFFFFF7F4C200000306BBFFFC3FCEFF9FFBFFFFDFFFFFFFFFFFF",
      INIT_11 => X"FFCD3EFFCB964B386AA6CFF3E13EF5BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_12 => X"FFFF55FCE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE7562608001824",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE66FFD7D25D748A4ED5D5F72FD9FF",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFF1F513CE08FE0DFFF5FFCF3FFFFFFFFFBFFFFFFFFFFFF",
      INIT_16 => X"FFFBD46FC89BF4FA8836BDDDEAEFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_17 => X"DFBE5C6DDFE5FDFFFFF37FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF38000000B75BA4",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF9FB3FF82265CA25FEC9CB7BCFF7FF",
      INIT_1A => X"FFFFFFFFFFFFFFFFFF7D400061032300CFFE0263DFE7FDFFCFF7FFFFFFFFFFFF",
      INIT_1B => X"FFFFFB7FF7507CA9700FBBE374FFA7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1C => X"BBDE24A3FFE6FDFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEFE00000BB8180",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF4EE77FF1D66DA8073FEA9EFF2FFF",
      INIT_1F => X"FFFFFFFFFFFFFFFFFFF7000000F840D08CDDACE6FFA7DDFFDFFFFFFFFFFFFFFF",
      INIT_20 => X"FFFFA789F36BB32E16F2E7C3F9FE5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_21 => X"E49C2E6E77930BF3BFD9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_22 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000023E6C4FF",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFDC7B703D3F0BF3FFC777EEBBFF",
      INIT_24 => X"FFFFFFFFFFFFFFFFFFFE000012B26468F01C839A6F8182F37F99FFFFFFFFFFFF",
      INIT_25 => X"FFFFE7E85589FFAC7E5A77C6FADEBBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_26 => X"FC3CA9A6BFC587F3DF3BFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_27 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000010482F5",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1EF34515CE24A7A6FFAEC1EF3FF",
      INIT_29 => X"FFFFFFFFFFFFFFFFFFFFF000208190C9FE9D26A61DCDBBE2B6B9FBFFFFFFFFFD",
      INIT_2A => X"FFFFFAD39DD69C3BE13AD7E3F85CC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2B => X"F399311E5D6D57F936FB33FFFFFFFFFCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000300A",
      INIT_2D => X"FFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC477E6345AD8FBF07BE5D9FF87FF",
      INIT_2E => X"FFFFFFFFFFFFFFFFFFFFFE00040006D7E5BF4E75750DCFF876DEFBDFFFFFFFFD",
      INIT_2F => X"FFFFFE45FFEC013E7B7963C3EFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_30 => X"8481029059AFEEFDB593BFFFFFFFFFFEFBFFBFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_31 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF2001003414",
      INIT_32 => X"F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8C7D7C2127B2756206BFFF9FFF",
      INIT_33 => X"FFFFFFFFFFFFFFFFFFFFFF20006C4737CC59CB529C9F0CFCFDBBE6FFFFFFFFFF",
      INIT_34 => X"FFFFFFF60E13FA7AF9E977D51F763FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_35 => X"FE5BC8178DDE3CE5BC45E47FFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_36 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8080086731",
      INIT_37 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFBFFFFFFFDFFF18ADFFD3272EFFF68BDE77FFF",
      INIT_38 => X"FFFFFFFFFFFFFFFFFFFFFFC000727B849EFAC504D77C5CCBBDC5D57FFFFFFFFF",
      INIT_39 => X"FFFCFBCE7CF83EBD5B9EFDDFFFFEFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3A => X"679380D979405FC03CC9C5FFFFFFFFFFFFFF7FFFFFFFFFFFFFFFFFFFFFFBFFFF",
      INIT_3B => X"FFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC00C14BBBB",
      INIT_3C => X"FFFF7FFFFFFFFFFFFFFFFFFBFFF3FCFFFFFE9BE77FFB3F2A495EFA75FFC8F7FF",
      INIT_3D => X"FFFFFFFFFFFFFFFFFFFFFFF000326040E6738311742919C0B9ABD9FFFFFFFFFF",
      INIT_3E => X"FFFFA37CBE97975F68BE7DD2FEF937FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_3F => X"0E51A52666C904D6BBFBFFFFFFFFFFFF7FFF7FFFFFFFFFFFFFFFFFF92FFA6CDF",
      INIT_40 => X"DCFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFE0527B40",
      INIT_41 => X"73FFFFFFFFFFFFFFFFFFFFFA2FFC64FBFFFFD1FF4DD263FB4917FF05FE7B37FF",
      INIT_42 => X"FFFFFFFFFFFFFFFFFFFFFFF1254E39A014AEABFF4C0C2D315B51E7FFFFFFFFFF",
      INIT_43 => X"FFFB0CFFEE7E36743E73FA63FDA767FFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_44 => X"5327F1878089DD1D3F5BF7FFFFFFFFFD7FFF7FFFFFFFFFFFFFFFFFEC7DFD60F3",
      INIT_45 => X"BFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF212C29C38",
      INIT_46 => X"7FBFFFFFFFFFFFFFFFFFFF827FEC31932F798701F0976D3B5FE7647FFF3EC7FF",
      INIT_47 => X"FFFFFFFFFFFFFFFFFFFFFFD9932C1598E3533648D860F223E316D7FFFFFFFFFE",
      INIT_48 => X"3FF3850E80C6A65B401F4AB4FFFFABFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_49 => X"E017F4134290B294D250CBFDFFFFFFFE7FBFFFFFFFFFFFFFFFFFFEDBDE643D93",
      INIT_4A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF996EEA7708",
      INIT_4B => X"3FFFFDFFFFFFFFFFFFFF7F8E5E650D137FD680A2CED4D44CCFB2FB57FDEF27BD",
      INIT_4C => X"FFFFFFFFFFFFFFFFFFFFFFE87E155908D5298427404E768A92319B7FFFFFFFFF",
      INIT_4D => X"BFE8090F4ACD98E40CE1F6ABFCFFEE3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4E => X"E651D7B3BCC836011C690FF7FFFFFFFF3FFFFDFFFFFFFFFFFFFF3FB617242D04",
      INIT_4F => X"FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF99D6E2ECD0",
      INIT_50 => X"FFFFF9FFFFFFFFFFFFFF9F8D97C44BBD37F62FFD65C627F4AB2CFB7F7BFDC0CF",
      INIT_51 => X"FFFFFFFFFFFFFFFFFFFFFFBA50A5D580035420B331ED68004EEF7FE7FFFFFFFE",
      INIT_52 => X"94EAEDCD519A29F57BECE77FFDE7C51FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_53 => X"CFEFD2B3E245EB2DCE8F7FFFFFFFFDFEFFFFF9FFFFFFFFFFFFFE3BA447807F23",
      INIT_54 => X"E3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD08193B00",
      INIT_55 => X"FFFFFBFFFFFFFDFFFFFC15F75781598085ECCDC4F9D435E019466FBFFF8FD2FF",
      INIT_56 => X"FFFFFFFFFFFFFFFFFFFFFFFA697BE900C37FACCBC5F500486B2BDFFFFFFFFEFF",
      INIT_57 => X"951F424BFA04BD17B905DCFFF33DD3FBC7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_58 => X"A746808229F022E509937FFFFFFFFE7EFFFFFBFFFFFFFF7FFFF6240C03B42866",
      INIT_59 => X"3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFD8C4C1C000",
      INIT_5A => X"FFFFF3FFFFFFFB7FFFF62669B7B1ED568687B7A810D6FB72066E9E7DFC7FCFFE",
      INIT_5B => X"FFFFFFFFFFFFFFFFFFFFF9BEE8878000D61E08020CEC024AE9321FBFFFFFFE7E",
      INIT_5C => X"C28F83ACBE105F701689BCFFFCDD9FF07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5D => X"6B0524F8F18BA2431B8A7F3FFFFFFF7EFFFFF3FFFFFFF97FFFF68511ADA6823B",
      INIT_5E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBDD13536070",
      INIT_5F => X"5FFFF7FFFFFFF93FFFFF2A8DEFAE20F74180D29DD66BBF79721B3FFFDDBB3F0F",
      INIT_60 => X"FFFFFFFFFFFFFFFFFFFFFE67BFF0107037B87D91FCD57336BC217E7FFFFFFFFE",
      INIT_61 => X"49EFC35EC0279131A77B7AFBCAF83F3FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"1994E37BC5D44F035732FE3FFFF2FFFE5DFFE7FFFFFFF43BFFFF4760128E31A6",
      INIT_63 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE14D490F180",
      INIT_64 => X"5DFFE7FFFFFFE6F3FFF77A32FF1DC1BF2BEFE99F91C8CBBBEE7BFFFFF6FC677F",
      INIT_65 => X"FFFFFFFFFFFFFFFFFFFFFF6408A3A6001039D4EBA12659C221908C3FFFF2FFFE",
      INIT_66 => X"94E0E8CC3309A7F77E3799FF973897FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_67 => X"10249003A00A9EE8328A3CFFFFF9F39F5DFFFFFFFFFFE233FCF11F8117873DD1",
      INIT_68 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFAF85C4C000",
      INIT_69 => X"4DFFFFFFFFFFC83FFDFF13F9F2DAA121E54132E7CD25E2FE7F7BC7FA70EEDCFF",
      INIT_6A => X"FFFFFFFFFFFFFFFFFFFFFFCC7ED5E00029231C3E14BAD8634A4E49BFFF7BE35E",
      INIT_6B => X"96E039FA80A3B2A523F7F7FC73E4F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_6C => X"3E927ECAC4B87514303EBBFFFE1BE75ECFFFE7FFFF7EC9FDF1FFA2CFC102C81C",
      INIT_6D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEC37AC4000",
      INIT_6E => X"DD7FEFFFFF3EF523F9FEB32F6FC3EB070956188C09E0D2EB61ABF44EC6A147FF",
      INIT_6F => X"FFFFFFFFFFFFFFFFFFFFFF7E9A5E000045F924FEA79A19F745473DEFFEC117FE",
      INIT_70 => X"2A080CF857E22A9EF9FFEFBBCB300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_71 => X"4EBF4E0EA733011C4DD9BCFCDFC06FFE1D7FFFFFFF3ED49B9BFFA13B4F984B30",
      INIT_72 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFA8354A0000",
      INIT_73 => X"3F7FFFFFFF3FCC571DFE62967AD382070BF1C2FB6609149E7BEEF7FB9331FFFF",
      INIT_74 => X"FFFFFFFFFFFFFFFFFFFFFFFE25C0000010B287A6C73D7D0D70AEABF59FF80FFE",
      INIT_75 => X"0D15C07E6DF0B55F736FF7E05C29FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_76 => X"503578EC577943D1455A4745DEF34FFE247FFFFFDF1FD4C335FB0DFC62B39C3B",
      INIT_77 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF083FFFFFFFFFFFFFFFFFFFFFFFB384A00000",
      INIT_78 => X"A6FFFFFFDFCF44F1E7F9B2A0BEF7FD7D255F784D45BE1B44F3FBC5EAED09FFFF",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFE324400000FC087D04537B728154D04F569BD14FF6",
      INIT_7A => X"96152B357F1B50CE7D6FDF91EF411FFFFFFFFFFFFFFFFFFFFFFFFFFFFFF0039F",
      INIT_7B => X"08934032A3F084D2847F42FE1F2C2DF626FFFFFFFFCF1551E1F950E7585FF659",
      INIT_7C => X"FFFFFFFFFFFFFFFFFFFFFFFFFF87FE3FFFFFFFFFFFFFFFFFFFFFFFDF7B800000",
      INIT_7D => X"BCFFEFFFF7B35065E9B98A5CC69FEFE43006A0B231FE892DEFF3FFD770507DFF",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFD5DADC00A0045F68F5CAF252DD993477EC3F4C7EFF",
      INIT_7F => X"209E8100D4FA7D74DFF3AFAC5D8FFDFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"824FA230ADFEC4E4AF2977E03F8D5AF9A6FFFFFFC7BF2D21E1BD180194DFBE89",
      INIT_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFFFFFFFFFFFFFFFFFFC3F66200C7",
      INIT_02 => X"61FFFFFCC7FFD9268B7C4E71A75E08B620079C76693369E1DFEBFFECC94FFFFF",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFCE490F000A0026B6F17D1948837E3F99E7BF7ED5FE",
      INIT_04 => X"C7BACB01E9AD3FE1FFEB9C45E439CFFFFFFFFFFFFFFFFFFFFFFFFFDFE3FFFFFF",
      INIT_05 => X"0C31089FF7171B21E8C577D08FA79FFD7477FFFCF2BC693400DF54415D7F0E02",
      INIT_06 => X"FFFFFFFFFFFFFFFFFFFFFFD70FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDDE0D0000",
      INIT_07 => X"71FBFFFF72BF355AA1D526CE35990AA59DAE95CD98A94430DFEFF013B60B7FFF",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFF28BF4000000B224681457FDF74D5737A707476BFA",
      INIT_09 => X"B5A7C8F9B02B4F007EEF667BF81163FFFFFFFFFFFFFFFFFFFFFFFFF67FFFFFFF",
      INIT_0A => X"804BD24CB798F7DEF69CDFDF6057D7E719F7FFE319AF02970DB49FFFF01B21CF",
      INIT_0B => X"FFFFFFFFFFFFFFFFFFFFFFB1FFFFFFFFFFFFFFFFFFFFFFFFFFFFF0A49B000000",
      INIT_0C => X"75F7FFE11FCF5FCA16FAA7F80B1B205B08D0F2C06D72A1594DEBDE67EC0CEFBF",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFF4A0EB800008E049BD5273D9C356EE434F3E657FC7E7",
      INIT_0E => X"684B3F7F8489A66ACFEB1BD7D89F3FBFFFFF7FFFFFFFFFFFFFFFFFBBFFFFFFFF",
      INIT_0F => X"F9352E922377136C7D490A7C4DFFD4FB35F7DFC3DD0FC3D156EC2001AB11F018",
      INIT_10 => X"FFFEFFFFFFFFFFFFFFFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF919803008",
      INIT_11 => X"99E7DFE7DB4FA7E52C11B824672B40DF164B94C0EA959026DFEB37C1BF13FFFF",
      INIT_12 => X"301FFFFFFFFFFFFFFFFF7BC452C03403FFBCE10EBC3A6611C725AD703AFE61F4",
      INIT_13 => X"214485DF59C317983FEC7BDEE187FDFFFFFFFFFFFFFFFFFFFFFFFFB7FFFFFFFF",
      INIT_14 => X"FFE0640C6AAA772F8FB9DE659DFE687989EFDFD7F34FE327DA73D9B0944ACEDC",
      INIT_15 => X"FFFFFFFFFFFFFFFFFFFFFFBFFFFFFFDF7C17FFFFFFFFFFFFFFFF3D8A9F61E003",
      INIT_16 => X"C9EFDFB5EB7FF53E9BF9FE575F72B40D6BB43C87EF7816B87FE017DF732FFCFF",
      INIT_17 => X"C7F7FFFFFFFFFFFFFFFF9D868DE12800FFF06B4EF412C413CAFF91ED13F471FE",
      INIT_18 => X"4CE760070A394A2E3BFF2FD9F7925DFFFFFFFFFFFFFFFFFFFFFFFFAFFFFFFF9F",
      INIT_19 => X"3FFFF54F6DF065750F39CF89E1E30BFFF0EFCFB9E5FFDB1CACF831E20FE11C80",
      INIT_1A => X"FFF3FFFFFFFFFFFFFFFFFFCFFFFFFFFFC7FFFFFFFFFFFFFFFFFFCD0684E10020",
      INIT_1B => X"5CEFCF3BAC9FCB86A3CAAB16197817ABC17C0858149E080FDFCF1FB7FC92B3F3",
      INIT_1C => X"87F7FFFFFFFFFFFFFFFFE5598960010003FFFF875418E6EEEBB23DD345735DDE",
      INIT_1D => X"0362066C8767E15DE1A86FEFFF807BF1FFFFFEFFFFFFFFFFFFFFFFCFFFFFFFFF",
      INIT_1E => X"003FFE761BD00DDE0DAD1CDFC82B6CFEFCCFCF7BE85FCBBFD4C988E4B5425D8D",
      INIT_1F => X"FF7FFEBFFFFFFFFFFFFFFFC7FFFFFFF707F7FFFFFFFFFFFFFFFFBF0382900300",
      INIT_20 => X"3CEFDFC7F9DFE17CD4F8FC38E319A39E79D4AD8E17FE95FF0E6F0F3E97306FF0",
      INIT_21 => X"0777FFFFFFFFFFFFFFFFF5733F300170000F7DB62AC79E9CA0DD383F88A396FE",
      INIT_22 => X"49DA2EA4C70C5196FF9F5F1CAB214F871CFFB43FFFFFFFFFFFFFFFD7FFFFFFF3",
      INIT_23 => X"00000D37FAA740D6B9B43AFF95C697FE5E8FDE5FFFDFF0762423D8CFCFEC0367",
      INIT_24 => X"03FF847FFFFFFFFFFFFFFFDFFFFFFFE10FF7FFFFFFFFFFFFFFFFF45C90000348",
      INIT_25 => X"81FFDC3FFC3FFAEF662A7C1F6AC495AEAED25696E87C527DFF287C1F86EE433E",
      INIT_26 => X"07F7FFFFFFFFFFFFFFFFFF7A59000033C0009D713DA8B0217C7E0ABF0FCFCBFF",
      INIT_27 => X"7933A40DA94FA2FDFF8BEAD6078EB6623FFB8C7FFFFFFFFFFFFFFF9FFFFFFFE1",
      INIT_28 => X"E400017366E82B821B089F378F8BFFFF619FDCD73DDFFDBF2B0177819539B0B2",
      INIT_29 => X"FF1EDDFFDFFFFFFFFFFFFF8FFFFFFFEF43F7FFFFFFFFFFFFFFFFFD7CEB002100",
      INIT_2A => X"75BFD8427E4FFCBFF9324F87BA37504713D22542592C00F8FFFFEF195D64533B",
      INIT_2B => X"C3F7FFFFFFFFFFFFFFFFFCFFAF100880585A5E0262078140D048C785772FDFFC",
      INIT_2C => X"AAE095C4D6648BF0FFF1D36B15A2BC4C7FAE0C7FDFFFFFFFFFFFFF8FFFFFFFFF",
      INIT_2D => X"3B94E6E3EA2490046D3E88994E3FDFFD65BFDA00F72FF4FC5C877EE36BACC8CA",
      INIT_2E => X"7FE72CFBC9FFFFFFFFFFFFCFFFFFFFFDC3F7FFFFFFFFFFFFFFFFFFFFBE90B640",
      INIT_2F => X"FF3FF750BF1FFFFD61FCB362092D498552B553B4E3F0AB90FFF285CFE3EFB41C",
      INIT_30 => X"C7F7FFFFFFFFFFFFFFFFFFFFE2A2A740156850F2EBE17F08C6D0C2BA1FFF9FFB",
      INIT_31 => X"30B83FDE65E118B2FFF1AD4109C31CAD7FCA70B7C1FFFFFFFFFFFFEFFFFFFFBD",
      INIT_32 => X"66BF06558CDA2D06D6C834C4CBFF9FE1F13F07A11F7FFCFD13FC60C127E5713F",
      INIT_33 => X"FFCE220FB18CFFFFFFFFFF6FFFFFFFBFC7FFFFFFFFFFFFFFFFFFFFFFF3BDBAC0",
      INIT_34 => X"7E7FA5E95FFFFCFDB605C0807BEF54BB803D6F073063E617E7E0C188B60347BC",
      INIT_35 => X"03FFFFFFFFFFFFFFFFFFFFFF95F4F1801B8D34692E212FF8F0E37070BFFF9FDC",
      INIT_36 => X"2B74FC366F67A27E8FE3D1842A9043161FD0DF0FD40477FFFFFFFF7FFFFFFFBF",
      INIT_37 => X"3D9E14AA490BF9D761DF764397FF9F9F717FDFF41FEFFC7FEBD34484EBCAF38D",
      INIT_38 => X"BF04D3803668F3FFFFFFFF3FFFFFFFBF8FEFFFFFFFFFFFFFFFFFFFFFFEF70080",
      INIT_39 => X"7CFFCFFC9FE7FD7F4B6A66A620FCC270992564C1973BE4F1CB7AFBE70804F161",
      INIT_3A => X"C7CFFFFFFFFFFFFFFFFFFFFFCEE6EC0006591B7864A7FC9602F2F69D33D79FBE",
      INIT_3B => X"DE6A5ADBB7BD7498385214C8080F50019F2EBE88BBC975FFFFFFFF3FFFFFFFBF",
      INIT_3C => X"07CF89C8AC739D2FC81FE0CFA79F9E7F79FFEFF9F7FF7CFB289B5291B3ACDBD5",
      INIT_3D => X"1FC588317CD866FFFFFFFF9FFFFFFFBF4FCFFFFFFFFFFFFFFFFFFFFFFE499D80",
      INIT_3E => X"F8FFAFFDF1F1FCE937E920D37853EB75F873C39F698D885560C716FA053752AD",
      INIT_3F => X"2FEFFFFFFFFFFFFFFFFFFFF3FFE70E000E3D1E0A39AFCE91B75CFC333E53FEFF",
      INIT_40 => X"C3B184C1FE2114614FCF08CE07509AF13DE5D91AB85EC6FFFFFFFF9FFFFFFFBF",
      INIT_41 => X"50F485161072EFDD82DC6C2F7920DDFF7EFFDFF98BF9FCF984D27AC7898BD55C",
      INIT_42 => X"BCFFD1A9C3450A7FFFFFFF9FFFFFFF3FE7CFFFFFFFFFFFFFFFFFFFFFCB820000",
      INIT_43 => X"BEFF97F9D6FBFEF556CE12E722E1031A7A9DD589DC25C6836AB7D020E0D846AB",
      INIT_44 => X"EFCFFFFFFFFFFFFFFFFFFFBFEB020000045AE47B7E51AED9F3A80DFEEE96DFFF",
      INIT_45 => X"23D7662C34857EAC4CF0455353CFE11A42FD4D8059F13C7FFFFFFFBFFFFFFF3F",
      INIT_46 => X"1090275B5572085DA82A3CFF76F6DFFF14FF8FF99F7DFCF2BEEA2E8E9D503CEA",
      INIT_47 => X"7D34FE9C4024DF7FFFFFFF3FFFFFFF3FCFCFFFFBFFFFFFFFFFFFFF7E70004000",
      INIT_48 => X"D0FFCFF62D5DFCB86EF395B8778FDFCDF11AACE6D8BD16CBF835195700453A28",
      INIT_49 => X"CDCBFFF8FFFFFFFFFFFFFFF35042E000D8EACFFADF7E1BBD39607DEF27223FFF",
      INIT_4A => X"8637CF10C0179763BA29829951452B01EE2CB5F35841F57FFFFFFF3FFFFFFF3F",
      INIT_4B => X"38094FA2AC04187540246B4FA7B31FFFF0FF1FF5A40DCD115E59004E129F5E7C",
      INIT_4C => X"F4E612513FBDFA3FFFFFFF1FFFFFB37EC0C1FF183FFFFFFFFFFFE809D0060000",
      INIT_4D => X"D3FBEBE74575E1E1FE61332CF8B27C45A02EF82DC24FE7224DDF05BA5F52345F",
      INIT_4E => X"C3C06F043FFFFFFFFFFFF91C30058040F8C247EF39B578CE3A8696DC70555FFF",
      INIT_4F => X"79597F35430EC71E5E5E43890614D26A3CE5692029C2393FFFFFFF1FFFFF33FC",
      INIT_50 => X"7B7AD9E713ED27CA536FEE7D85C53FFF47E398D684BCF9A7D74FA25E310E05AF",
      INIT_51 => X"A079E4299C50BA3FFFFFFF9FFFFF4BFFC7C0E6AAFFFFFFFFFFFFDC2203240078",
      INIT_52 => X"DB2B3B308C8FFF13BFAF51D534C284E51193BE3F485CA3079BF0040124711275",
      INIT_53 => X"C7C0209E3FFFFFFFFFFFFE8C003E0EE8B021D77A5FFCD30EB059CF9E7CD7FFFD",
      INIT_54 => X"14206FAE2015F1C69A910C5BDA434BE2E3FF5BD209BDB327FFFFFE9FFFFDDA7F",
      INIT_55 => X"701B926A9F9F5CBE03A1806EB885EFFD517BB0B5EBA35E011F1F5BF6347ECE85",
      INIT_56 => X"9BE9F5F1C09EC3ADFFFFFEDFFFB9987ECFE211E49FFFFFFFFFFFFF8800000A10",
      INIT_57 => X"7C24BFF469657C89177E4FCE6EA22BD7F0254F0E5FBFB24603F1F2E65731CB5D",
      INIT_58 => X"C3DA9BCC1FFFFFFFFFFFFFD060000840E7EFDF6AF3725B398571F957DA22E7FE",
      INIT_59 => X"E8F19E4F1EA1D3061E804533D1C2F1DCDA6F8F6D05DDE38EFFFFFE7FDF780E3F",
      INIT_5A => X"67FCEF7279F43FB98F47FE9FFEFC5FFEED6FBF3E77F987E6779D53C309BCA7D3",
      INIT_5B => X"8E7234052EF9248717FFFE7EDF3E043B72B8B4D41FFF0FFFFFFFEEFE10000240",
      INIT_5C => X"E94F68E79C82CAE90B3A27C5319153AF9A633FAE01B0891676317B67F81893FA",
      INIT_5D => X"73E41F080FFC07FFFFFFFBF140260220FFFEF1337CB908BCF9F47E5BE7D25FFD",
      INIT_5E => X"5B7B995A6F0887CEDFF651D3683A50657F718505828B80F41E1FFE76BD93E3BF",
      INIT_5F => X"7FFEF537C159003488B87F6F543367FB07AB41B97FE672501FEE4FC8931EA987",
      INIT_60 => X"B738C8F512661BA01F1FFF3E1C815268B09F36479E1803FFFFFFEC9C011A14C0",
      INIT_61 => X"068976588C4B6AE4E6D71FC6E9A0C7A7DF420667830091E62C3B088AF0088017",
      INIT_62 => X"A6FCED4EE6C121FFFFFFF33C0EC810807FFFFBB3DE5DEF3586D88EF81E7347FA",
      INIT_63 => X"B566BB86F7CCF3C5233297F7F9676FA60F3C2E81E255324E6F17FF3AB419A191",
      INIT_64 => X"7FFF14FB004D7671297AE7FD2AA737FA965E6BD36E428F03F35E3F9CD7EEB927",
      INIT_65 => X"7FBF227BB1015F509E36FF361D72C15FF2D2D970967C50FFFFFFFCAD8F781A00",
      INIT_66 => X"8CD608465ED97C6FB7FFF862E02BF52F56587F8E0276D3EB1284655EFCF89E96",
      INIT_67 => X"FE671C83C184621FFFFFFFCF05C001807FFFD7FCCC4AC3A04EF859FA3E9B4BF6",
      INIT_68 => X"20D38DA65D90CBEA31B0CBF3476025A53FCF2DB01015074621D22EB50C4D3998",
      INIT_69 => X"FFFF3A62C55E4BAB9472CBC87DDF9FF0A9145823E0BC4C33BE3C7EDF1A0BDF20",
      INIT_6A => X"DCA22B062FBB6F2D211207B3D453E5859A5CF998C20AE30FFFFFFE7E4D000200",
      INIT_6B => X"0EC65785103D2BF8567EECDBC640F6BAFEBA0E6AA909EBA6530E83BF0FCA8EBD",
      INIT_6C => X"DDC3B387039A038FFFFFE678FF003900E7FFF466DEB7DF6578FBFECF0416DFF2",
      INIT_6D => X"ABBADD6DE48EEB1E762247D2DC78D370A8CBE8F9A03C352F5C18F1B721DE159A",
      INIT_6E => X"DFFFF667C145190230E1B9EF8FEDEFFF7E372FA450479BB97FFEC8991E7456FB",
      INIT_6F => X"EAEF3E06183573B10F5C7E870655CE6681968D4BE1FAF0CFFFFFE1A4CC007A00",
      INIT_70 => X"16E4B784729881C383FA80A08744F47E7E2F34B55A2BEDBF93A3C09B9E7CC58F",
      INIT_71 => X"8DA0453B5B457C0FFFFFF8EC000781007FFFF9E7E1AB461B616CE27CFE76DBF2",
      INIT_72 => X"D266A4806F86F9BFC626603ACE663DD483E44F39B82B8A8F6704EADB8E99C01F",
      INIT_73 => X"FFFFC927C67A0718B5D7C4ADE210B7F5E728FB60F6E012F3AEF7CD75B647F8CA",
      INIT_74 => X"584C0437C04428E99D7B379AAC20BEBA856B2912DF124047FFFFD42028270000",
      INIT_75 => X"EFB6A55D8E1A90AE4FF58952FE3B995D372364DCF8B7F9B764793BF8FEEA1841",
      INIT_76 => X"834B248FE5274000FFFFEC48796440007FFFEAE48F7D9681A3959F72040638FD",
      INIT_77 => X"CE0F3F8148207BBFD6712FFF75FDF7ECE715E2B49191590F4386DDFA31C951EC",
      INIT_78 => X"7FFEE3307B7F063B4125D84B101B1861C63D299B3EF868374F0107C880EDFDFB",
      INIT_79 => X"5647840EC9C50A0C15986BA63B0055E28E8BA1E146DA898CFFFFF282C3A07040",
      INIT_7A => X"67F300A0E31A9DF4216376873ED47C634E19A0F8F4C831BFC5421FFF7BC7B310",
      INIT_7B => X"8E1F8A84791CD8E97FFFEB78024008009FFE88A27AFE26344DC3F9E3F7E8537B",
      INIT_7C => X"3F45E7E67DE1BDFFCF64DBFFFFEA97321A6BEAEFAE1F8DA9B37EFFBF29D8B0C8",
      INIT_7D => X"0FFE59B72AFF42B8305FFC48987CE7EA464F3FFE03FE2E5039FEFFF8CBF9763B",
      INIT_7E => X"626F2D61622BB6F6874A21B0418396C482D7B9A00CA1A88700006EF000021000",
      INIT_7F => X"00A43FA1860000000C0703B1EEF77F0197B9C3F136E1BDFFE1F00FFF9CDD00E4",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(18),
      I1 => addra(16),
      I2 => addra(17),
      O => \^ena\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(16),
      I2 => addrb(17),
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized60\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized60\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized60\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 44 to 44 );
  signal enb_array : STD_LOGIC_VECTOR ( 44 to 44 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000800003E7F27F",
      INITP_01 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1FF8000000FFFFFFFFE007FFFF1060000",
      INITP_02 => X"00000000000000000000000041FFFE7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFC00000001FFFFFFFFFFFF8CFFE0000000000000000000000000000000000",
      INITP_04 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1",
      INITP_05 => X"00000000000000000000000000000000000000000000000000000200C03C7F3F",
      INITP_06 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFE00000001FFFFFFFFFFFF9EFFFFC",
      INITP_07 => X"0000000000000000000002C00CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_08 => X"FFFFF000000007FFFFFFFFFFF9EFFFFF00000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3",
      INITP_0A => X"000000000000000000000000000000000000000000000000000030C7FFFFFFFF",
      INITP_0B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFEC000007FFFFFFFF9DFFFFF",
      INITP_0C => X"00000000000000001CFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_0D => X"FFFFFFFFFFFFF0007FFFFFFFF9DFFFFF00000000000000000000000000000000",
      INITP_0E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3",
      INITP_0F => X"0000000000000000000000000000000000000000001E30FEFFFFFFFF7DFFFFFF",
      INIT_00 => X"EDEDEDEDEDED0D0D0D0D0DEDED0D0D0D0D0D0D0DEDED0DEDED0D0D0D0C0C0C0C",
      INIT_01 => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED0DEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_02 => X"EDCDCDCDCDCDCDCDEDEDEDEDEDEDCDCDCDCDCDEDCDEDEDEDEDEDEDEDCDCDEDED",
      INIT_03 => X"CDCDCACACBCDCDEDEDEDEDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDEDEDEDCD",
      INIT_04 => X"CDCDCDCDCDCDCDCDCBCBCAAACACDCDABCBCDCDEDEDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_05 => X"ABABCBCBABCDCDCDCDCDCDCDCDCDADCDCDCDCDCDCDCDCDCDCDCBCDCDCDCDCDCD",
      INIT_06 => X"ABABAA8A8A8AAAABAAABABABABABAAAAAAAAABABABABABABADADCDCDCDABAAAA",
      INIT_07 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8AAAABAAAAAAAAAAAAAAAA",
      INIT_08 => X"4C4C4A08C482C40AE6E8C682C80C2CE8A6A68462844220200020002242422222",
      INIT_09 => X"D2B06C2C0A0A0AEAE8EAE8C8C8C8C8C8C62C90B0B0B0B2B0B0B0B0908E90906E",
      INIT_0A => X"6464A8EA0C0A2C2C2C2C2C2C2C0A0A0A0C0A2C6EB0D2D2F2F2F2F2F2F2F2F2F2",
      INIT_0B => X"7170707070704E4E0CEAC8A8A8C8C8EAEAA8A6646486868486886664A8A88686",
      INIT_0C => X"F9F9F6D4F4F4F4F4F3F3D2D2D2D3D3D2B0D2D3B2B2D2D4D2B2B39171CAA8C82E",
      INIT_0D => X"F6F6F6F6F6F7F9F9F9F9F9F9F8F8F8F8F8F8F8F8F8F6F8F9F8F6F6F6F8F8F6F6",
      INIT_0E => X"9090909090B2B2B292B2B2B2B2D2D4D5D5D5D5D4D4F5F5F5D5F7D5F7F7F6F6F6",
      INIT_0F => X"F9D6F9F9D7B4B2B4D4F7F6D8D9FBFBFDFDDB7250B7FDFFFFFDFDD9B592909090",
      INIT_10 => X"B2B4D4D6D6D4B4D4D7F9F7B4B4B4D4D6D4F7D7FBFBD6B4D4B2B4F9D7D6B4D6FB",
      INIT_11 => X"4E7090707070929070707070707090907070909092B2B2B2D4D4B2B2B2B2B2B2",
      INIT_12 => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4E4E4E4E4E",
      INIT_13 => X"0C0D0D0D0D0D0D0D0D0D0D0C0D0D0D0D0D0D0D0D0D0D2D2D0D2D2D2D0C2C2C0C",
      INIT_14 => X"ED0DEDEDEDEDED0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0DEDED0D0D0D0D0C0D0D",
      INIT_15 => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEFEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_16 => X"EDCDCDCDCDCDCDCDEDEDEDEDEDCDCDCDEDEDEDEDEDEDEDEDEDEDEDCDCDCDEDED",
      INIT_17 => X"CDCDAAAACBCDCDCDCDEDEDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDEDEDCD",
      INIT_18 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCACBCDCDEDCDCDCDADADADCDCDCDCDCD",
      INIT_19 => X"CBCBCDCDCBCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_1A => X"AAABAB8A8AAAAAADAAAAABABABABABABABAAABABAAAAADADADADADADADADADAD",
      INIT_1B => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AABABABABABABAAAAAA",
      INIT_1C => X"8E8E6E4C4CA462EA0A2CC6A49290906E6E4E4C2C4E2C0AE8C6EAEAEAA8868666",
      INIT_1D => X"AEB0B090908E8E8E6E6E4C4C4C2C2C2A4E92D2D2D2D0B2B0B0B0B0B0B0B09090",
      INIT_1E => X"AAAAAAAACACACAAACAAACAAACAEAEAEAEAE8E82A4C4C6E8E9090AEB0B0AEB0B0",
      INIT_1F => X"70909290B290704E4E4E4E2E0C0C0C0C2E0CCAA8A8A8A8AACACCCCCACACAAAAA",
      INIT_20 => X"DAFBF9D6F6F4F4F4F4F4F4D4B2B2D4F4D5F7D5B2B2D2D4D2D2B0B093ECCAC84E",
      INIT_21 => X"F6F6F6F6F6F7F9F9F9F9F9F9F9F9F8F6F6F8FBFAFAD9DBFDFBDBF9F8FBFAD8F8",
      INIT_22 => X"B4B4B4B2B2B2B2B2B2B2B2B2B2B2D4D4D4D4D4D4D4D4D4D6F7F7F6F6F7F6F6F6",
      INIT_23 => X"FBD9FBFBFBF9D7D7D7F9F9F9DBFBFDFDFFFFFFDDFFFFFFDFDFFFFFFDFBB7B4B5",
      INIT_24 => X"D4D4F7F7F7F7F7F7F9F9F9D7F9F7F7F7D9F9F9FBF9F9F9F9F9D7F9F9FBD9D9F9",
      INIT_25 => X"7070709290909393909292B29292B2B2B390B2B3B2B2B4D5D4D7D7D4D7F7D5D4",
      INIT_26 => X"2E2E2E2E2E2E4E4E2C2E2E2E2E2E2E2E2E4E4E4E4E4E2E2E4E4E4E4E4E4E4E70",
      INIT_27 => X"0D0D0D0D0D0D0D0D0D2F2F0D0D0D2D2D2F2D2D2D2F2F2F2F2F2F2F2F2F2F2F2F",
      INIT_28 => X"0F0FEFEDEDEDEDEDEDED0D0D0D0DEDEAED0D0D0D0D0D0D0DEDED0D0D0D0D0D0D",
      INIT_29 => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED0DEDEDEDEDEDEDEDEDED",
      INIT_2A => X"CDEDEDCDCDCDCDCDEDEDEDEDEDEDCDCDEDEDEDEDEDEDCDCDEDEDEDEDEDEDEDED",
      INIT_2B => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDEDEDCDCDCDCDCDCDCDEDEDCDCD",
      INIT_2C => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_2D => X"ABCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_2E => X"AAABADAAAAAAAAAAAAAAAAAAABABABABADAAAAAA88AAADADABABADABADCDADAD",
      INIT_2F => X"8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAA8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAAA",
      INIT_30 => X"B290909090C4824E50912AE6928E6E6E6E6E6E6E4E4E4E4C4E4E4E2C0C0CECEC",
      INIT_31 => X"4C4C6C6C6C8E6C8E6C6C6C6C6E8E90D2D4B2B0B2B0B2D2B0B0B0B0B0B0B09090",
      INIT_32 => X"AAAACAAACAAAAAAAA8A8AAA8A8C8C8C8C8C8C80A0A0A2C4C4C4C4C4C4C4C4C4C",
      INIT_33 => X"9090B2D4D59290926E4C4E4E2E0C2C0C0C2E0CECECECCACCCACCCCCCCCCCCCCC",
      INIT_34 => X"D8F8FBF9F8F6F4F4F6F6F6F6F6D6F6F6F7F7D4D4D4D2D2D2D4B0B091EACA0A92",
      INIT_35 => X"F9F9F9F9F9F9F9F9F9F9F9FBFBFBFBF9FBFBFBFDFDFDFDFDFFFDFDFBF8F8F6F6",
      INIT_36 => X"FDFDFBFBF9D9D9D9D7D7D7D7D7D7D7D7D7F7F7F7F7F7F7F7F7F7F7F7F9F9F9F9",
      INIT_37 => X"F9FBF9D9FBFBFBF9F9F9F9FBFBFBFBFDFDFDFFFFFFDFDFFFFFFFFFFFFFFFFDFF",
      INIT_38 => X"F7D6D6D6F7D6D6D6F9F7D7F7F7F7F9F9F9F9F9F9F9F9FBFBF9F9F7F9F9FBF9F9",
      INIT_39 => X"704E707070709090909090909292B292B292B2B2B2B2B4B4B4D4D4D4D4D4D4D7",
      INIT_3A => X"2C2E2E2C2C2C2C2C2C2E2C2C2C2C2C2C4C2C2C2C2C2C2C2C4C4C4C4E4E4E4E4E",
      INIT_3B => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D2C2C2D2D2D2D2D2D2D2D2C2C2C2C2E2E2E2E",
      INIT_3C => X"EDEDEDED0D0DEDED0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_3D => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED0DED0D0DEDEDEDEDEDED",
      INIT_3E => X"CDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_3F => X"CDCDCDCDCDCDCDCDCDCDCDEDCDCDCDEDCDEDEDEDEDEDEDEDEDEDCDCDEDCDCDCD",
      INIT_40 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCBCACDCDCDCDCDCDCDCD",
      INIT_41 => X"AAABABCDCDCDCDCACCCDCDCDCDCDCDCDCDCDCDCDCDCDCBCDCDCDCDCDCDCDCDCD",
      INIT_42 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAABCDCDACAA",
      INIT_43 => X"8A8A8A888868888A8A8A8A888AAAAA8A8A8A8A8A8A8AAAAA8A8AAAAAAAAAAAAA",
      INIT_44 => X"B0B0B0B090C4829090B008E6908E6E6E6E4E4E6E6E6E4E4C4C2C4E4C2C2C0C0C",
      INIT_45 => X"2A2A2A4A2A4A4A4C4C4A6C8EB2D2D2D4F4D2B0B2B2D2D2B2B0B0B0B0B0B0B0B0",
      INIT_46 => X"CCCCCCCACACACACACAA8CACACACACACACAECEAEAEA0A0A0A080A0A0A0A0A2A2A",
      INIT_47 => X"D2D4D4B2B2D2D5B2904C2A2C2C2C2C2C0C0C0C0CECECECCACACACACCCCCCECCA",
      INIT_48 => X"F9F9FBFBF8F8F6F6F6F6F6F6F6F6F6F6F4F6F4F6F6F4D2D2D2B0B090EAEA0A92",
      INIT_49 => X"FDFDFDFDFDFDFDFDFBFDFBFBFBFBFBFBDBFDDDFDFDFDFDFDFFFFFDFBF8F6F8F8",
      INIT_4A => X"FFFFFFFFFFFFFDFDFDFDFDFDFDFDFFFDFDFDFDFDFFFDFDFDFDFDFDFDFDFDFDFD",
      INIT_4B => X"FBF9FBFBFBFBFBFBFBFBFDFDFDFDFDFDFDDDFDFFFFFFFFDFFFFFFFFFDFFFFFFF",
      INIT_4C => X"D7F7F7F7F9F7F9F9F7F9F9F9F9F9F9F9F9F9F9F9F9D9F9FBFBFBFBF9FBFBFBFB",
      INIT_4D => X"7070707070909090909292929292B2B392B2B4B4B4B4B4B4D5D4D5D7D6D7D7D6",
      INIT_4E => X"2F2F2F2E2E2E2E2C2C2E2E2E2E2E2E2E2C2C2C2C2C2C2E2E2C4E4E4E4E4E4E70",
      INIT_4F => X"0D0D0D0D0D0D0D0D0D0D0D0D2D2F2F2D2D2D2D2D2D2D2D2D2F2C2C2E2E2E2E2E",
      INIT_50 => X"0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_51 => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED0D0DEDEDEDED0D0DEDEDED0D0D0D",
      INIT_52 => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_53 => X"CDCDEDCDCDCDEDEDEDEDEDEDCDCDCDEDCDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_54 => X"CDCDCDCDCDCDCDCDCDCDCDCDEDCDCDCDCDCDCDCDCDCDCDCDEDEDEDEDEDCDCDCD",
      INIT_55 => X"ACACABCDCDCDCCCACCCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_56 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAACACACBCAAAAA",
      INIT_57 => X"8A8A8A888888888A8A8A8A8AAAAAAAAA8A8A8AAAAAAAAAAA8AAAAAAAAAAAAAAA",
      INIT_58 => X"9090B090B0E4A09090B0E60890706E706E6E6E6E6E6E6E4E4E4E4E4E4E4C2C2C",
      INIT_59 => X"E80808286CB0D2D4D4D2D2D4F4F4F2F2D2F2D2D2D2D2B2D2B2B2B2B2B0B0B290",
      INIT_5A => X"0C0C0C0C0C0C0CEC0C0CEAEAEAEAECECCCCAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_5B => X"D2B2D2D4D4D4D4D2B2B2906E6E6E6E6E4E4E4E4E4E4E4E2E2C2C2E2E2E0E2E2C",
      INIT_5C => X"FDFDFDFDFDFDFBDBFBFBFBFBF8F8F8F8F8F8F8F8F8F6F6D6F6D4D492ECEA0AB2",
      INIT_5D => X"FFFFFFFFFFFFFFFFFFFFFDFDFFFFFFFFFFFFFFFFFDFDFFFDFDFFFFFFFDFDFDFD",
      INIT_5E => X"FFFFDFDFFFFFFFFFFFDFFFFFDFDFDFDFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFF",
      INIT_5F => X"FBFBFBFBFBFDFDFDFDFDFDFDFDFDFDFFFFFDFDFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_60 => X"D7D7D7D7D7D7F7F7F9F9F9F9F9F9F9F9F9F9FBF9F9F9F9FBFBFBFBFBFBFBFBFB",
      INIT_61 => X"4E4E4E70707070707070709090929292939292B3B3B5B5B5B5D5D5D5B5D5D7D5",
      INIT_62 => X"2F2F2F2F2F2D2C2C2D2D2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4E4E4E4E4E",
      INIT_63 => X"0D0D0D2D0D0D0D2D2D2D0D2D2F2F2D2D2D2F2F2F2F2F2D2D2D2D2F2F2F2F2F2F",
      INIT_64 => X"0D0F0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_65 => X"EDEDED0D0D0DEDED0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_66 => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_67 => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_68 => X"CDCDCDCDCDCDCDCDCDEDEDEDEDEDEDCDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_69 => X"CDCDCDCDCDCDCDCDCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDCDCDCDCDCDCDCDCD",
      INIT_6A => X"AAAAAAAAAAAAAAACAAAAAAAAAAACCDAACCCDACCCCDCDCDCDCDCDCDCDCCCDCCAC",
      INIT_6B => X"8A8A8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6C => X"B0B0B0B0B3C4827090B1E60A906E70706E6E706E6E4E6E6E6E6E6E6E4E4E4E4E",
      INIT_6D => X"E870B2B2F4F6F7F7F6F7F7D4D4F4F4F4D4D4D2D2D2D3D2D2D2D2B2B2D2B0B0B2",
      INIT_6E => X"6E6E4E4E4E4E4E4C2C2E2C2C2C2C2C2A0A0C0C0AEAEAEAEAEAEAEAEAEAEAEAE8",
      INIT_6F => X"F9F6F6F8F6F6F6F6F7F7F7F7F6F4F4F4D4D4D4D2B2B2B2B2B2B0909090706E6E",
      INIT_70 => X"FFFFFDFDFDFDFDFDFDFDFDFDFDFBFDFBFBFBFBFBFBFBFBFBF9F9FBB7EAC82AF7",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFDFFFFFFFFFFF",
      INIT_72 => X"FDFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"F9F9F9F9F9F9F9F9F9FBF9FBFBFBFBFBFBFBFBFBFBFBFDFDFDFDFDFDFDFDFDFD",
      INIT_74 => X"9090909292929292B292B4B5B2B4B4B4B4B4B4D4D4D4D7D5D7D7D7D7D7F7F7F7",
      INIT_75 => X"2C2C2C2C2C2C2C2C4C4C4C4C4E4C4E4E4E4E4E4E4E4E6E6E7070707070709070",
      INIT_76 => X"0C0C0C0C0C0C0C0C0C0C0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A2A2C2C",
      INIT_77 => X"0C0C0C0C0C0A0A0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C0C",
      INIT_78 => X"ED0D0D0D0D0DED0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0C0C0C0C0C0C",
      INIT_79 => X"0F0F0D0D0D0F0F0F0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D0D",
      INIT_7A => X"EDEFEDEDEDEDEDEDEDEDED0F0F0F0FEDEFEF0F0FEFEDEFEF0F0F0F0F0F0F0FED",
      INIT_7B => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEFEFEFEDEDEFEFEFEFEDEDEFEFEDEDEF",
      INIT_7C => X"CDCDCDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_7D => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_7E => X"ACCCCCAAAAAAAAAACCCCCCACACCDCDCACDCDCDCDCDCCCCCDCDCDCDACCCCDCDAC",
      INIT_7F => X"8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(44),
      ENBWREN => enb_array(44),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(44)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__68\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(44)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized61\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized61\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized61\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 45 to 45 );
  signal enb_array : STD_LOGIC_VECTOR ( 45 to 45 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFFFFFFFFFFFFFFFFFF9DFFFFF",
      INITP_01 => X"0000000000000006FF1FFEFFFFC2A0FEF0000187FF3FFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFEFFFFFFFFFFFFFFFFFFF9DFFFFF00000000000000000000000000000000",
      INITP_03 => X"B080F0801FFF1FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1",
      INITP_04 => X"0000000000000000000000000000000000000000100000C7FF3FE07CFFFFFC3E",
      INITP_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFCF67E1801CFFEFFFFFFFFFFFFFFFFFF9DFFFFF",
      INITP_06 => X"00000000000647FFF8FF8000F0FFFD3FF8FFFFFFFFFC3FFFFFFFFFFFFFFFFFFF",
      INITP_07 => X"FFBE030301FFFBF7FFFFFFFFF9DFFFFF00000000000000000000000000000000",
      INITP_08 => X"FF87FFFFFFE0FFFFFFFFFFFFFFFFFFFFC1FF0FFE3FFFFFFCEBFFFC00020001E1",
      INITP_09 => X"000000000000000000000000000000000000000000000000000000000001000F",
      INITP_0A => X"000002E0007FF80C7F18FE00000005A0FD1E800801980067FFFFFFFFFFFFFFFC",
      INITP_0B => X"000000000000000000000000000000026407FFFFFFFFFFFFFFFFF7FFFBFFFFFC",
      INITP_0C => X"7E080060D9C00003FFFFFFFFFFFFFF6000000000000000000000000000000000",
      INITP_0D => X"01FFFFFFFFFFFFFFFFFB00FFF1FFFC08000003000007E000FBFF0E3980000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000102",
      INITP_0F => X"0000040000000F8061CF3C1FA00000001F000020F8000003FFFFFFFFFFFF8000",
      INIT_00 => X"B2B0B290B3C4827090B1C42A907070706E7070706E6E6E6E6E6E4E4E4E4E4E4E",
      INIT_01 => X"92F7F8F6F6F4F2F2F4F7F4F4F6F7F4F5F4F4F4F4D2D2D2D2D2D2D2B2B2B2B2B0",
      INIT_02 => X"B2B2B090906E707070714E2C2C4E4E4C4E4C2C4E4E4E2C2C2C2C0C0C0A2A080A",
      INIT_03 => X"F9F8F8F8F6F6F6F6F5B2B3B090B2D492D6F7D2D2D2B04C4C90D2D2D2D2B2B2B0",
      INIT_04 => X"FDFDFDFDFDFDFDFDFDFDDBFDFDFBFDFBFBFBD9D9FBFBD9FBF9F9FBB5E8C60AF9",
      INIT_05 => X"FDFDFDFDFDFDFBFBFBFBFBFDFDFDFDFDFDFDDBFDFDFDFDFDFDFBFBFDFBFBDBFB",
      INIT_06 => X"F9F9FBF9F9FBFBFBFBFBFBFBFBFBFBFBF9D9F9F9FBFBFBFDFBFBFDFBFBFBFDFD",
      INIT_07 => X"9292929292929292929292B2B4B4B4B4B4B4D4B4B4D6D7D7D7D7F9F9F9F9F9F9",
      INIT_08 => X"4E4E6E6E70706E707070704E6E70707070707070707070709070707070909292",
      INIT_09 => X"2A2A2A2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C4C4C4C2C2E2E4E4E4E4E4E4E4E4E",
      INIT_0A => X"0A0A0A0A0A0A0A0AEAEA0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A2A2A",
      INIT_0B => X"0A0A0A0AEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA0A0AEAEAEAEA0A0A0A",
      INIT_0C => X"0D0D0D0D0D0D0D0C0C0CECECECEC0CEC0DEC0DECECECECEC0C0C0A0A0A0C0CEA",
      INIT_0D => X"0D0D0D0D0D0D0D0DEDEDED0D0D0D0D0D0D0D0D0D0D0D0DED0D0D0D0D0D0D0C0D",
      INIT_0E => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED0D0DED",
      INIT_0F => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_10 => X"CDCDCDCDCDEDEDCDCDCDCDCDCDCDEDEDCDCDEDEDCDCDCDCDCDCDCDCDCDEDEDED",
      INIT_11 => X"CDCDADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_12 => X"AAACACAAAAAAAAAAAAAAAAABADACACACABABADCCCCCCCDCDADACACACACCCCDCD",
      INIT_13 => X"8A8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAACAAAAAAACAAAA",
      INIT_14 => X"B0B2B0B3B1E4A29090B1E42A9090909090906E70706E706E6E6E6E6E6E4E4E4E",
      INIT_15 => X"F8F8F8F9F9F7D4B2B2B09090B2D4D2D5D5D5D3D3D3D3D2D2D2B2B3B3B090B2D2",
      INIT_16 => X"929290707070717050502E2C2C2C4E4E4E92704E93B5B2B4D5B5924E92B26EB2",
      INIT_17 => X"714E4E71704E4E712E0C0C0C2C0C0C0C4E716E4E4E4E0CEA2C4E7093B3704C4E",
      INIT_18 => X"FBD9FBFBD97495D9D9955073D9D9B7B5B5724E4E92F9F7F9F9B5732EC8C6EAB5",
      INIT_19 => X"F9F9FBFBF9F9F9F9F9F9F9F9F9FBF9FBF9F9FBD9D9FBF9D7F9F9F9F9FBD77092",
      INIT_1A => X"B5B5B5D5D5D4D4D4D7D7D5D7D7D7D6D6D4D4D4D4D4D4D6F6F6F6F6F6F7F9F9F9",
      INIT_1B => X"4C2C2C2C2C2C2C4E4E4C4C4C4E6E70704E707090909090909090909092B2B5B5",
      INIT_1C => X"2E2E2E2E2C2C2C2E2C2C2C0A0A2C0C2C2C2C2C2C2C0A2C2C2C2C2C2C2C2C4C4C",
      INIT_1D => X"2A0A0A2A2A2A2A2A2A2A2C2A2A2A2C2C2C2C4C4C2C4C4C2C2C4C4E4E4E4E4E4E",
      INIT_1E => X"EAEAEA0A0A0A0A0A0A0A0A0A0A0A0A0AEAEAEA0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_1F => X"0AEA0A0AEAEAEAEA0AEAEAEAEAEAEAEA0A0A0A0AEAEAEAEA0AEAEAEAEAEAEAEA",
      INIT_20 => X"0D0C0D0D0C0C0C0C0C0C0C0C0C0D0C0C0A0A0C0C0C0CEAEAEAEA0A0A0A0A0AEA",
      INIT_21 => X"0D0D0D0D0D0D0D0DECED0D0D0D0D0D0D0D0D0DEDEDEDEDEDED0D0D0D0D0CECEA",
      INIT_22 => X"EDEDED0DEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED0D0DEDEDED0D0D0D",
      INIT_23 => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_24 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEDEDEDEDCDCDCDCCCCCDEDEDEDEDED",
      INIT_25 => X"ADCDACAAAACCCCCACACACDCDCDCDCDCDCDCDCCCDCDCDCDCDCDCDCDCCCDCDCDCD",
      INIT_26 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACCAAAAACACACAAAACCCC",
      INIT_27 => X"8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_28 => X"B392B3B3B3E68292D5B2C42C929290909090706E70707070706E70704E4E4E4E",
      INIT_29 => X"F6D6D7B592707070704E4E2C4E4E70706E6E707171707070714E4E4F4E4E70B5",
      INIT_2A => X"2E2E2E0C2E2F2F0C2E4F51514E51714E4E514F2F2C2C4E6E9170714E4EB4F9F6",
      INIT_2B => X"0FEDEDEDECECCCEDECEDED0F2F0FECEC0F312F0F0C0F31310F0F0CEC0C0F0F0C",
      INIT_2C => X"313151512F0C0D2F0F0FEDEC0F2F0D0DED0F0FECEC2E5195952F0DED88A8C82E",
      INIT_2D => X"B5B59350507292B5D6D4F7D7D4D5B4B4B5939350719551312E51515353310F2F",
      INIT_2E => X"312E2E50707090929292B2B2B4B4B4D4D4B4D5B5B5B5B5B5D4D5D5B393929293",
      INIT_2F => X"4C2C2C2E0E0C0C2E4E2C2C2C4E4E4E4E312F2E5171706E705070707070512F0E",
      INIT_30 => X"2C2C2C2C2C2A2A0C0A0A0A0A0A2C2C2C2C2C2C0C0A0A0C0C2C2C2C2C2C2C2C2C",
      INIT_31 => X"2A2A2C2C2A2A2C2C2A2C2C2A2A2A2A2A2C2C2C2C2C2C2C2A2C2C2C2C2C2C2C2C",
      INIT_32 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0AEAEAEAEA0A0A0A0A0A0A0A0A0A0A0A0A2A2A",
      INIT_33 => X"0C0A0A0A0AEAEAEA0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0C",
      INIT_34 => X"0C0C0C0CECEAEAEC0A0A0C0C0C0C0A0A0C0A0A0A0A0AEA0AEAEA0A0C0A0A0C0C",
      INIT_35 => X"0D0D0D0D0DEDEDED0D0D0D0D0D0D0D0D0DECECECECECECECECEAECEDEAEAEAEA",
      INIT_36 => X"ECEDEDEDEDEDEDEDEDEDEDEDED0D0DEDED0DEDEDED0D0D0D0D0D0D0D0D0D0D0D",
      INIT_37 => X"EFEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_38 => X"CDCDCDEDCDCDCDCDCDCDCDCDCDCDCDCDEDEDEDEDECEDEDEDECEDEDEDEDEDEDED",
      INIT_39 => X"CACCCCAACACCCCCACACACDCDCDCDCDCDCCCCCCCCCCCDCDCDCDCDCDCDCDCDCDED",
      INIT_3A => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACACAAAAACCAACACACACA",
      INIT_3B => X"8A8A8AAAAA8A888AAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3C => X"4E4E93714EE8C670B571C60A507050504E514E2E2E2E2E2F2F2F2F2F2E0E0E0E",
      INIT_3D => X"D5B2B371505050707351514E4E7373714E5151512F2F2F2F2F0F0F2F2F0E0C2E",
      INIT_3E => X"EFEFEFEFECECEF0F0C0C0C0F0F2F2F2E2E0F2F2F0DEA0C2E0A2C512FEA2CD7F7",
      INIT_3F => X"2F2F312F2F0F0D0F0FEF0F2F2F310FEDEFECCCECECEC0F0FEFEDCCCCCCED0F0F",
      INIT_40 => X"EFEFEFEFEFEF0FF1EFEFCDCDECEFEFEFEFEFCDCDCDCCEC2F2F0F0FCD8888AA0F",
      INIT_41 => X"0F2F0FEF0FEF0E31510E51510F0E0F0F310F0F0F1111EFEFEDEFEDEFEDEDEFEF",
      INIT_42 => X"EFEF0F0F110F0F2F4F5171717171719193937373533131315153512F0F0FEDEC",
      INIT_43 => X"0E0EEFEDEDEFEF0F2F0F0F0F2F0F0F0FEFEDCCEE0F11313131313131310F11EF",
      INIT_44 => X"4C4C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C0C2C2C2C2C2C2C2C0C",
      INIT_45 => X"0A0A0A0A0A0A2C2A2C0C0C2C2C2C2C2C2C2C2C2C0C2C2C2C2C2C2C2C2C2C2C2C",
      INIT_46 => X"0A0C0C0C0C0C0C0C0C0A0AEAEAEAEAEA0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A0A",
      INIT_47 => X"0C2C0C0A0C0C0C0C0CECEAEAEA0C0C0C0C0C0C0C0C0C0C0C0A0A0A2A2C0C0C0C",
      INIT_48 => X"EAEACAEAEAEAEAEAEAEAEAEAEAEAEA0AEAEAEAEAEAEAEAEAEAEAEAEA0A0A0A0A",
      INIT_49 => X"EDECECECECECECECECECEAEAEAEAECECECEAEAEAEAEAEAECEAEAEAEACAC8C8EA",
      INIT_4A => X"CACCCACAECECCACAECECECECECECECECEAECECECECECEDEDECECECECECECECEC",
      INIT_4B => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDCCCCCCCCCCCACACA",
      INIT_4C => X"EDEDEDEDCDCDCDCDCDCDCDCDCDCDCDCDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDED",
      INIT_4D => X"CCCCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCCCCCCCCCCCDCDCDCCCDCDCCCCCCCCED",
      INIT_4E => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACACCCCCACCCCCCCCCCCCCA",
      INIT_4F => X"666668888866666666666668886888888A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_50 => X"2C2F2F2F2F2F2E2E2E4F2F2F2F2F2F2F2F2F2F0F0F0F0F0F0F0F0F0F0F0FEFEF",
      INIT_51 => X"9393937171735151512E4E5150515051937371512F51512F2F2F2E2E312E2E2E",
      INIT_52 => X"CCCCEDEFECCCEC0F0FEFEF0F0FEDECEDECECCACCCACAECECEA0C0CEAEA0A90B2",
      INIT_53 => X"0F313131310FEF0FEDEDEF0F2F0F0FEF0FEFCDCCEFEFEFCCCCEDECEF0FEFEDEC",
      INIT_54 => X"EFEDEDEFEFEFEFF1EFCDCDCDCDEDEFEFEFEFEFEFED0FEF0F0FEF11CD8686AAEC",
      INIT_55 => X"EF0F11110F11110FEFEFEF110FEFEFEF0F0F0F0F0F110FEFEFEFEFEDEDEDEDEF",
      INIT_56 => X"EFEFEFEFEFEFEFEFEF0F0F0F0F1111115131311111EFEFEFEFEFEFEF1111EFEF",
      INIT_57 => X"CACACCADCDEFEFEFEFEFEFEFEFEFEFCDCDCDEFEFEFEF11F10F1111EFEFEFEFEF",
      INIT_58 => X"4C2C2C0F0FED0D2C2C2C2C2C2C2C2C2C2C2C2C2C2C0C0C0C0A0A0A0A0A0CEAEA",
      INIT_59 => X"0A0A0A0A0A0A0A0A0A0A0A0A0A0A0C0C0F0D0D0FEF0F0F0F2F0C2C2C2C2C4C4C",
      INIT_5A => X"2C2C2C0C0C0C0C0C2C2C0C0C0C0C2C0C2A2C2A2A2A0C0C0C0A2A0A0A0A0C0C2C",
      INIT_5B => X"EA0A0AEAEA0AEAEAEAEAEAEAEA0C0C0A0C0C0C0C0C0C0C0C0A0A2C2C2C2C0C0C",
      INIT_5C => X"CACAC8CAEAEAEAEAEACACACACAEAEAEAEACAEAEAEAEAEAEAEAEAEAEAEAEA0AEA",
      INIT_5D => X"CACACACACACACACACACACACACACACACACACACAEAEACAEAEACACACAEAC8C8C8CA",
      INIT_5E => X"CACACACACACACACACACACACCCCCACACACACACACACACACACAEACACACACACACACA",
      INIT_5F => X"EDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDEDCCCACACACACACACACA",
      INIT_60 => X"CCCCCCCCCCCDCDCCCDCDCDCDCDCDCDCDCDCDEDCDCDCDCDCDEDEDEDEDEDEDEDED",
      INIT_61 => X"CCCCCCCCCCCCCCCCCCCCCDCCCCCCCDCCCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_62 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACACACCCCCCCCCCCCCCCCCCCCCC",
      INIT_63 => X"66666666686666666666686868686888888888888888888888A8AAAAAAAAAAAA",
      INIT_64 => X"2F2F512F2F0C0C2F2F2F512F2F2F2F0F0F0F0F0F0F0F0F0FEF0F0FEDEFEFEDED",
      INIT_65 => X"9373714E51512F2F0E2E2E512E0E0E5175535151515151312F2F2E2E2F514F4F",
      INIT_66 => X"0F0FEF0F0FEFED0F0F0FEFEFCDCCCACACAAACACACACAEAEACACAEACAEAEA5092",
      INIT_67 => X"ED0F31310F0F0FEFCCCCCDEE0EEFCCCCCDEFCDAACCCDCCEDEC0F0FEDEDEFEDEC",
      INIT_68 => X"0FEFEFEFEFEFCFCFEFCDCDCCCCECEDEDCDEDEFEFEDEFEFEFCDCDEDCACAAAA8EC",
      INIT_69 => X"110F0F110FEF0F110F0F0F0F0F0F0F0FEFEFEFEF0F0F0FEFEFEF110F0FEFEF0F",
      INIT_6A => X"EDEDEDEFEFEFEFEFEFEFEDEDEF0F1111111111EFEFF1F1EFEFEFEFCDEFEFEFEF",
      INIT_6B => X"CACACDEFEFEFEDEDEDEFEFEFEFEFCDCDEFEFEFEFEFEF1111EFEFEFEFEFEFEFED",
      INIT_6C => X"2D2D2F0FEFCDED0D2F2F2D2D2D0C0C0C0C0C0C0C0C0CEAEAEAEAEAEA0CECCAA8",
      INIT_6D => X"0C0C0C0C0C0C0A0A0A0A0A0A0AEA0C0FEFEDCDCDCDCDEFEF0F0D0D0D0C2D2F2F",
      INIT_6E => X"2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C2C0C0C0C0D0C0F0D0D0C2C2C2C",
      INIT_6F => X"EAEAEAEAEAEAEA0C0C0C0C0C0C0C0D0C0D0D0D0D2D2D2C2C2D2D2C2C2C2C2D2D",
      INIT_70 => X"CACACACACACACAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA0AEAEAECECEAEA0AEA",
      INIT_71 => X"CACACACACACACACACACAEAEAEACACACACACAEAEAEACACACAEAEAEAEACAEACACA",
      INIT_72 => X"CACACACACACACACACACACACACACACACCCACACACACACACACACACACACACACACACA",
      INIT_73 => X"CDCDEDEDEDEDEDCDCCECEDEDEDEDEDCCCDCDCDCDEDCDCCCCCCCCCCCCCCCACACA",
      INIT_74 => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_75 => X"CACACACCCCCCCCCCCACCCCCCCCCCCCCCCDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCC",
      INIT_76 => X"888A8A8A8A8AAAAAAAAAAAAAAAAAAAAACAAAAACCAAAAAAAACACACACACCCCCCCD",
      INIT_77 => X"6868666668686868688888888868688888888868686888886666888888888888",
      INIT_78 => X"4F2F2F510F2F0F2F3131312F0F0F0F0F0FEFEFEFEDEFEFEDEDEFEFEDEFEFEFED",
      INIT_79 => X"7170704E4E4E2E4F2E2E2E2E2C0C0C2F535151512F2F2F2F0F0F2F2F2F2F512F",
      INIT_7A => X"0F2F0F110FEFEDCCCCCCCCCAAAAAAACAAAAAAACACACACAEACACACACACAC80C50",
      INIT_7B => X"CCCCED0F0F31310FEFEDCDECEFEFCDCAEFEFEFEFEFEDCCEDEDED31EFCACDEDEF",
      INIT_7C => X"11EF0FEFEFEFCFCFCDCDCDCCCCCCCCEFCDEDEDEDEDCCCDCCCDCDCDCDAAAAAACD",
      INIT_7D => X"EF0F0FEFEFEFEF0F110FEFEF0F0F110FEFEF11110F0FEFEFCDEDED0F3111310F",
      INIT_7E => X"EFCDCDEFCFCFEFEFCFCFCDCDCDCDEFEFEFEFEFEF0F0F110F11EFEFEDEDEDEFEF",
      INIT_7F => X"ECCDEFEFEFEDCDEDCDCDCDEFEFEFEFEFEFEFEFEFF111F1EFEFEFCFADADCFCFCD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(45),
      ENBWREN => enb_array(45),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(45)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(45)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized62\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized62\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized62\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 46 to 46 );
  signal enb_array : STD_LOGIC_VECTOR ( 46 to 46 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000000000000007F3FFFFFFFF803F7F80007F0F8FEC8",
      INITP_01 => X"118DF00040000003FFFFFFFFFFF8000000000000000000000000000000000000",
      INITP_02 => X"0002071FFFFC000000E000000060F0088000DC000000003FFCFFD80020000C00",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"000C0C016008001FFFBFFF0004000000001F0000000000FFFFFFFCFFFF000000",
      INITP_05 => X"00000000000000000000000000000000000000002000000000000000007FE180",
      INITP_06 => X"00000000000007FFFFFE3CFFE000000000000000000000000000000000000000",
      INITP_07 => X"00000000000000000000000000FF000000000C00FE000003FF7C0F0000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000003F0000001F89F833C00000000000000000003FFFFFC7FFF00000000",
      INITP_0A => X"00000000000000000000000000000000010000000000000000000000007F0000",
      INITP_0B => X"000000000000F3FFFFF1FFE00000000000000000000000000000000000000000",
      INITP_0C => X"00000000074100000000000000000000000001EE01F0000101FF8FFFF7000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"000001FFE07FF003C3FF03FFC0000000000000000007FFFFFFFF9F2000000000",
      INITP_0F => X"0000000000000000000000000000000382000000030000004000000000E00000",
      INIT_00 => X"0F2F2F0FEFCDEDED0F2F0F0F0FEFEFEF0F0F0F0F0F0F0FEF0F0FECEC0EECAAA8",
      INIT_01 => X"0D0D0D0FED0D0D0D0D0D0D0D0DEDEFEFEFEFEDEDCDCDCDCDCDCDEDEDED0D0F0F",
      INIT_02 => X"2D2D2D2D2D2D0D0D0D0D2D2D2D2D0D0F2D0D0D0F0DEDEDCDCCCDEDCCECEC0A0A",
      INIT_03 => X"EAEAEAEAEAEAEAEAEA0A0C0D0D0D0D0DEDED0D0D0D2D2D2D2D2D0D0D0D2D2D2D",
      INIT_04 => X"EAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEAEA",
      INIT_05 => X"CACACACACACACACAEAEAEAEAEAECECECEAEAEAEAEAEAEAEAEAECECEAEAEAEACA",
      INIT_06 => X"CCCCCACACACACACACACACACACACACACACACACACACACACACACACACACACACACACA",
      INIT_07 => X"CCCCCCCCCCCDCDCCCCCCCCCCCCCCCCCCCDCDCCEDEDCCCCCCCCCCCCCCCCCCCCEC",
      INIT_08 => X"CCCCCCCCCCCCCCCACACACACACACACACACCCCCACACACCCCCCCCCCCCCACCCCCCCC",
      INIT_09 => X"AAAACACACAAACACCCAAACACAAAAACCAACAAACCCCCCCCCACCCCCCCACCCCCCCCCA",
      INIT_0A => X"8888888888888888888AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0B => X"8888666666666666666868688868688888888868686868886666888888888888",
      INIT_0C => X"2F2F2F2F0F0F0F0F0F0F0F0F0FEFEFEFEFEDEDEDEDEDEFEDEDEDEDEDCDCDCDCD",
      INIT_0D => X"6E6E70906E4E4E70706E6E6E6E4E70706E6E6E6E4E4F310F0F2F3131312F2F2F",
      INIT_0E => X"CC0FEFEFCCAACCAAAAAACAAACACAAACACAA8AAAAA8A8A8AAEAC8EACAEAEA0A4C",
      INIT_0F => X"CDCDEF0FEDEDED0F0FEDCDCC0F0FEF0F0F0F3111EFEDCCEDEFEFECCAAACACCCA",
      INIT_10 => X"EDEF0FEFEFEFEFCDCDCDCDCDCCCCEFEFCFCDEFEF0F0FEFCDCDCDCDCFACACCCCD",
      INIT_11 => X"110F0F0F0F0FEFEF0F0F0F0F0F0F0F110F0FEF0F0FEFEFEFCFCDCDCCEFEFEFEF",
      INIT_12 => X"CFCFCFCFCFCFEFEFEFEFEFEFEFCDCDCDCDCDCDEFEFEFEFF1EFEF0F0F0F0F1111",
      INIT_13 => X"11EFEFEFCFCDCDCDCDCCCCEFF1F1EFEF0F0FEF111111EFCFEFEDEDAAA8CACCCF",
      INIT_14 => X"EFEFEFEFEFEFEFEFEF0F0FEFEFEFEFF10F11110FEFEFF1F1EFEFEDEF0FEFCDEF",
      INIT_15 => X"EFEFEFEFCFCDEFEF0F0F0FEFEFEFCFCFEFEFEFEDCDCDCDCDCDCDCDCDCDCDEFCF",
      INIT_16 => X"2D2D2F0F0F0F0F0F0D0D0D0D0D0FEFEFECCAEDEFEDCDCDAAA8AAAAAAAACDCDEF",
      INIT_17 => X"CAEAEAEAEAEAEAEAEAEAEAEAECED0FEFEFCDCDEDED0D0D2DECECED0D0D0D0D2C",
      INIT_18 => X"EAEAEAEACACACAC8EAC8CACACACACACACACACACAEAEACACAEAEAEAEAEACACAEA",
      INIT_19 => X"CAEAEACACAEACACACACACACACCCCCACACACAEAEAEAEACACACACAEACACACACACA",
      INIT_1A => X"EDECECCCCCCCCCCACAECCACACACACCCACACACAEAEACACACCCACACACAEAEAEACA",
      INIT_1B => X"CCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCDCCCCECCCCCECEDECECECEDCCCCECED",
      INIT_1C => X"CAAAAACCCCCCCACAAAAACACACACACACACCCACACACACACACAAACAAACACACACCCC",
      INIT_1D => X"AAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAACACACAAAAAAACAAAAAAACACACC",
      INIT_1E => X"88888868688888888888888888AAAA88888888AAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1F => X"6888686666666868688888688888686888888868686888888888888888888888",
      INIT_20 => X"2F2F0F0F0F0F0F0FEFEFEFEFEFEFEFEFEFEDEDEDCDCDCDEFCFCDCDCDCDCDCDCD",
      INIT_21 => X"70706E6E6E4E4E4E4E4E4E4E4E4E4E6E4E4E4E6E702EECEF0F0F0F0F0F0F0F2F",
      INIT_22 => X"AACACDCAAAAAAAAAAAAAAAAAAAAAAAAAAA88AAAAA8A8C8EA4C4E6E6E6E6E6E70",
      INIT_23 => X"CDCDCFEFCFCCCCEFEFCDED0F0F0F3111EFCDCDAAAAAAAACACCCCAAAAAAAAAAAA",
      INIT_24 => X"CDCDEFEFEF11EFCFCDCDCDCDCCCCCCEFEFEFEFEFEFEFEFEFEFEFEFCFCDCDCDCD",
      INIT_25 => X"11111131311111110FEF0F11111111111111110F0F0F0F0FEFEFCDCDCDCDEDEF",
      INIT_26 => X"EF0F11EFEFEFEFEFCFEFEFEF0FEFEFEFEFCFCDCDCDEFEFEFEFEFEF1111110F0F",
      INIT_27 => X"EFEFEFCDCDCDCDCDCDCDCCCD1111EFEFF1F1EFEF1111EFEDCFCDCDAACACCCA0F",
      INIT_28 => X"EFCFCDCDCFEFEFEFEF0F11110F0F0F0F0F1111EFEFEFEF0F0FEFEFEFEFEFF1F1",
      INIT_29 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFCFCFCFCDCDAAAACDCFCFCFCFCFEFEFEF",
      INIT_2A => X"EFEF0FEFEFEFEFEFEDEDEFEFEFCFCFCFCDCDCDCDCDCDCFCDEDCAAACCCDCFEFEF",
      INIT_2B => X"CAC8C8CAEACACACAECEACACAEDEFEFCDEDCDCDCDCDCFEFEDEDCCCACCEDEDEDED",
      INIT_2C => X"CAAACACACACAC8A8C8C8CACACACACACACACACAC8CAEACACAEACACACACAEAEAEA",
      INIT_2D => X"CAAACACAA8A8AACACAA8A8AAAAA8A8CACACAC8C8CACACACAC8CACACACACACACA",
      INIT_2E => X"EDEDEDEDEDEDEDEDEDEDEDEDECECECCACACACACCCCCACACACACACACACACACACA",
      INIT_2F => X"CCCCCCCCCCCCCCCCEDEDEDCDCDEDCDCDEDEDEDEDECECEDEDEDEDEDEDEDEDEDED",
      INIT_30 => X"CCCCCACACCCDCCCCCACDCCCCCCCCCCCACCCCCCCCCCCCCCCCCCCCCACCCACACCCC",
      INIT_31 => X"AAAAAAAAAAAAAAAACAAAAAAAAACCCCCACCAAAAAAAAAAAAACCACCCCCACCCCCCCC",
      INIT_32 => X"888888888868688888888888888AAAAA8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_33 => X"6666666666686868686868686868686668686868888888888888888888888888",
      INIT_34 => X"0F0F0FEFEFEFEFEFEFEFEFEDEDEFEFEDEFEDEDEDCDCDCDEFCDCDCDCDCDCDCDCD",
      INIT_35 => X"6E6E4E4E4E4E4E4C2C2C2C2C2C0A0AE8EAE80A4E712FECED0F0F0F0F0F0F0F0F",
      INIT_36 => X"AAAAAAAAAAAAAAAAAAAAAAAAAA88AAAAAA88A8CAEA0C2E2E4E4E6E706E70704E",
      INIT_37 => X"CDCFEFCFCDCCCCCDCDCACCEDCCCACCCCCAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_38 => X"EDEDEFEFEFEFEFEFCDCDCDCDCCCCCCEDEFEFEFEDCDCCCCEDEFEFEFCDADADCDCD",
      INIT_39 => X"1111111111111111EF0F11111111EFEFEDEDEFEF0F0F1111EFEFEFEFEDCDEFEF",
      INIT_3A => X"11111111111111EFEFEFEFEFEFEFEFCFEFCFCDCFCFEFEFEFEFEFCFEFEFEF0F0F",
      INIT_3B => X"CDCDCDCDCDCDCDCDCDAAAACCCFEFCFEFEFEFEFEF1111F1EFEFCFCDCDCCCAAAEF",
      INIT_3C => X"EFEFCFCDCDCDCDCD1111111111111111EFEFEFEFEFCFEFEFEFEFEFEFEFEFEFCF",
      INIT_3D => X"EFEFEFEFEFEFEFEFCFCFCFCDCDCDCDCDCDCDCDCDEDCDCDCDEFEFEFEFEFEFEFEF",
      INIT_3E => X"EFEFEFEFCFCFEFEFEFCDCDEFEFEFEFCFEFCFEFEFEFEFEFEFCDEFEFEFF1F1EFEF",
      INIT_3F => X"EACAC8CACACACAECEDECCCEDEFEFCFCFCDCDCDCDCDCFEFEFEFCDCCCDEDEFEFEF",
      INIT_40 => X"A8A8A8A8AACACACACACACACACACACAEACACACACACACACACACACACACAAAA8CACA",
      INIT_41 => X"A8A8A8AAA888A8AAA8A8A8A8AAA8A8C8CAA8A8A8CACACACACAC8A8C8CACACACA",
      INIT_42 => X"EDEDEDEDEDEDEDEDEDEFEFEDEDEDEDEDEDEDECECECCCCCCACACACACACACACAAA",
      INIT_43 => X"CCCCCCCCCCCCCCCCCACCCCCCCCEDEDEDEDEDEDEDEDEDCDCDEDEDEDEDEFEDEDED",
      INIT_44 => X"CCCCCCCCCCCCCCCCCDCDCDCDCCCCCCCCCDCDCCCCCCCCCCCCCCCDCDCDCDCDCDCD",
      INIT_45 => X"CCCCACACCCCDAAAAAAAACACCCACACCCCCCCCCCCCCCCCACACCCCCCCCCCCCCCCCC",
      INIT_46 => X"8A8A8A8A8A8A8A8AAA8AAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAACACACAAAAAC",
      INIT_47 => X"66666666686868686868686868686666686868888888888888888888888A8AAA",
      INIT_48 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEDCDEFEFCDCDCFCDCDCFCFCDCDCDCDCDCDCD",
      INIT_49 => X"4E4E4E4E4E4E4E2C2C2C2E2C2C0AEAEAEC0C0C0F2F0F0F0F0F0F0F0F0F0F0F0F",
      INIT_4A => X"AAAAAAAAAAAAAAAAAAAAAAAAAAA88888CACAECECCAEA2C2E4E4E4E4E4E4E4E4C",
      INIT_4B => X"CDCDCDCACAAAAAAAAAAAAACCAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_4C => X"EFEF0F0F0F0FEFEFCDCDCDCDCDCDCCCDCFCDCDCDEFEFEFEFEFEFEFCFCDCDCFCD",
      INIT_4D => X"EFEFEFEFEFEFEF111111113111EFEFEF0FEFEF0F0F1111110FEFEFEFEFEF0F0F",
      INIT_4E => X"EFEFEFEFEFF1111111111111EFEFEFCFCDCDCDCDCDCFEFEFEFCFCDCDCDCDCDED",
      INIT_4F => X"CFEFCFCFCFCDCDCDCDAAAACDCDCFCDCDCDCDCDEFEFEFEFEFEFEFEFCFEFEFCDEF",
      INIT_50 => X"EFEFEFEFEFEFEFEFEF11111111111111F1EFEFEFCFCFCFEFEFEFEFEFEFEFEFCF",
      INIT_51 => X"EFEFEFEFEFEFEFCFCDCDCDCDCDCDCDCDCDCDCDCDEFEDEDEFEFCDADEFF1CDABCD",
      INIT_52 => X"EFEFCFCFEFEFEFEFEFEFEFEFEFEFEFEFEFF1F1EFEFEFEFCDCDEFEFEFEFEFEFEF",
      INIT_53 => X"EAEAEAEACACAED0FEFEFEFEFEFCFCFCFCFCDCDCDCDCDCDEFCFCDCDCDCDCDEFEF",
      INIT_54 => X"A8CACAAAAAAACACACACACACACACACACACACACCCCCACACACACACACACAAACACACA",
      INIT_55 => X"CAAAAAAAAAA8A8AACACAAACACACACACAAAAACACACACACAA8A8CACACACAAAA8A8",
      INIT_56 => X"EDEDEDEDEDEDEDEDEDEDEDEDEFEFEDEDEDEDEFEFEDEDEDEDEDEDECECEACACACA",
      INIT_57 => X"CDCDCDCDCCCCCCCCCCCCCCCCCCCCCCCCCBCDCDCDCDCDCDCDEDEDEDEDEDEDEDED",
      INIT_58 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_59 => X"ACACACACCDCDCCCCCCCCCCCDCDCCCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_5A => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAACAAACACACACACACACACACACAC",
      INIT_5B => X"6868686868686868686868686868686868688888888888888A8A8A8A8AAAAAAA",
      INIT_5C => X"EFEFEFEFEFEFEFEFEFEFEFEFEDEDEDCDCDCFCFCFCFCDCDCDCDCDCDCDCDCDCDCD",
      INIT_5D => X"2E4E2E2E2E2E2E2E2E2C2C0CECECEC0D0F0F110F0F0F0F0F0F0F0FEFEFEFEFEF",
      INIT_5E => X"A8AAAAAAAA8A8A8AA8A888A8CACAEAEC0C2E2E2EEAEA2C2E2E2E2E2C2E2C2C2C",
      INIT_5F => X"ABABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_60 => X"11110F0FEF0F1111F1EFCDCDEFEFCDCCACCDCDCCCDEFEFEDCDCDCDCDCDCDCDAD",
      INIT_61 => X"EFEFEFEFCDCDED0F11111111110F0F1111EFEFEF0F113131313131313131310F",
      INIT_62 => X"EFCFEFEFF1F1F1110F0F0F0FEFF1EFEFEFEFCFCDCDCDEDEFCFCFCDCDCFEFEF0F",
      INIT_63 => X"EFEFCFCFCFCFCFEFEFCFCDEDCDCDCDADADADCDCDCDEFEF11111111EF111111EF",
      INIT_64 => X"CDEDEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFCFCDCDEFEFEFEFEFEFCDEF",
      INIT_65 => X"EFEFEFEFCFCFCFCFCDCDCDCFCDCDCDCDCDCDCDCDCDCDCDCDCDAA6888CDCDAAAA",
      INIT_66 => X"CFCDCDEFEF111111F111F1EFEFEFEF11EFEFEFCDCDEFF1EFEFEFF1EFEFEFEFEF",
      INIT_67 => X"EAEAECECCCEDEFEFCFEFF1CFCFCFCFCFCFCFCFCDCFCFCFCFCFCFCFCFCDCDCDCF",
      INIT_68 => X"AACCCDCDCDCCCACCCDCDCCCCCACACACACACACACCCACACACACACACACCCCEDEDEC",
      INIT_69 => X"EDECCCCCCCCCCCCACCCCCCCACACACAAAAACACACACACACACACACCEDEDCDCCAAAA",
      INIT_6A => X"EFEFEDEDEDEDEDEDCFCDCDCDCFCFCDCDCDCDCFCDCCCCEDEDEDEDEDEDEDEDEFED",
      INIT_6B => X"CDCDCDCDCDCDCDCDCCCDCDCDCDEDEDEDCDEDCDCCCDCDCDEDEDEDEDEDEDEDEDED",
      INIT_6C => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_6D => X"CDCDCDCDCDCDCCCCCDCCCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_6E => X"ACAAAAACAAACACADACACACAAAAAAADADACACADCDACACCDACACACACADCDCDCDCD",
      INIT_6F => X"88888888888888888A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAACACAC",
      INIT_70 => X"EFEFEFEFEFEFEFEFEFEFEFEDEDEDEDEFCFCFCFCFCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_71 => X"2E2E2C0C2C0C0C0F0C0C0C0C0F0F0F0F0FEFEF0F0F0F0F0FEFEF0FEFEFEFEFEF",
      INIT_72 => X"8888A8AAAAAAAAAAAACAAACAEC0C2E2E2C2C2C2C0C0C0C0C2E2C2E2E0C2E2E2E",
      INIT_73 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A888888",
      INIT_74 => X"110FEFEDCDEFEFEFEFEFCDCCCCCCCCAACCCCCCACAAAACCACCACAAAAAACACAAAA",
      INIT_75 => X"110FEFEFEFEF0F0F0F11111111111111EFEFCFCDEDEF0F110F0F0F0F11111111",
      INIT_76 => X"111111F1EFEFEFCFEF0F1111111111110F0F0F0FEFEFEFEFEFEFEFCDEDEF0F11",
      INIT_77 => X"EFEFCDEFEFF1EFEFEFEFEFEFEFEFCFCFCDADADCDCCCDEF0F1111111111111111",
      INIT_78 => X"EFEFEFEFEFEFEFEF111111EFEFEFEFEFEFEFEFEFEFEFEFCFCDEFEFEFEFEFEFEF",
      INIT_79 => X"EF11EFEFCFCFCFCFCFCFCFCFCFCDCFCFCFCFCDCDCDCDCDCDEFEFCDACCDEFEFEF",
      INIT_7A => X"CFCDCDCDEFEF0F11EFEFEFEFEFEFEFEFEFCFCFCFCFCFEFF1F1EFEFEFEFCFEFEF",
      INIT_7B => X"0FEDEFEFEFEF0FEFEFEFCFEFEFEFEFEFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCD",
      INIT_7C => X"CFCFCDCDCDCDCDCFCFCDCDCDCDCCCCCACAAAAACCCDEDEDECEDEDEFEFEFEF0F0F",
      INIT_7D => X"EFEFEFEFEFEFEDEDEFEFEDEDECECECECCCCCCCCCCCCCCCCACDCDCDCDCDCDCFCD",
      INIT_7E => X"CDCDCDCDCDCDCFCFCDADADADCFCFCFCFADCDCDCDADCDEDEDEFEDEFEFEFEFEFEF",
      INIT_7F => X"CDCDCDCDEDCDCDCDCDADCDCDEDEFEDEDEDEDEDEDEDEDCDEDEDCDCDCDCDCDCDCD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(46),
      ENBWREN => enb_array(46),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(46)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__72\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(46)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized63\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized63\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized63\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 47 to 47 );
  signal enb_array : STD_LOGIC_VECTOR ( 47 to 47 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000003DFFFFFCFFF80000000000000000000000000000000000000000000",
      INITP_01 => X"8E0000000000000040000000007009006000003FE03FFFE3FFFF800000000000",
      INITP_02 => X"000000000000000000000000000000000000000000000000007C000000000000",
      INITP_03 => X"0001802FC00FFFFF3E43000000000000000000001FFFFF0003F8000000000000",
      INITP_04 => X"0000000000000000001000000000000181000000000000684000000003FE0FC0",
      INITP_05 => X"00000001FFFFFF00031800000000000000000000000000000000000000000000",
      INITP_06 => X"000000FF800000FF60060000001F066800007FAF0001FC9F0000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000003",
      INITP_08 => X"0000FFFFE000FFC000000000000000000000003FFFFFFF000000000000000000",
      INITP_09 => X"0000000000000000000000000000300E0000006F800000003FCFF8000007401F",
      INITP_0A => X"000003FFFFF82000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000003CE000000000719E00000180000000FFFFFF3F78000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000001F9C",
      INITP_0D => X"000000FFFF000000000000000000000000000FFFFFF800000000000000000000",
      INITP_0E => X"000000000000000000000000000000000000003FE60000000000000000000000",
      INITP_0F => X"0001FFFFFFFF8000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDCDED",
      INIT_01 => X"CDCDCDCCCDCDCCCDCDCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_02 => X"ACACACACACAAAAAAACACACAAAAAAADADACACADADACACADACAAAAAAAACDCDCDCD",
      INIT_03 => X"8A8A8A8A8A8A8A8A8AAAAAAAACACAAAAACAAAAAAAAAAAAAAACACACAAACACAAAA",
      INIT_04 => X"EFEFEFEFEFEFEFCFCDEDEFEFEFEFEFEFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_05 => X"0C0CEAEC0C0C0D0D0E0F0F0F0F0F0F0F0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_06 => X"8888AACACAEC0C0C0C0CEC0C2E4E2E2E4E2C2C2C2C2E2E2E0C0C0C0C0C0C0C0C",
      INIT_07 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA888A8888888888A8",
      INIT_08 => X"EDEDCDCCCCCDCCCCCDCDACAAAAAAACAACCAAAAAAAAAAACAAAAAAAAAAAAAAAAAA",
      INIT_09 => X"0F1111110F111131111111111111111111EFEFEFCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_0A => X"0F1111CFADADADADCDEF111111111111111111111111111111110FEFEFEF0F0F",
      INIT_0B => X"EF110FEFEFEFEFCDEDEFEDEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF0F0F0F0F1111",
      INIT_0C => X"EFEFCFCDEFEFEFEFF1111111F1EFEFEFEFEFEFF111F1F111EFEFEFEFF1EFEFEF",
      INIT_0D => X"EF11EFCFCFCFEFF1EFEFEFEFEFEFCFEFCFCFCFCFCDCDCFCFCDEFEFEFEFCFEFEF",
      INIT_0E => X"CFCFCFCFCFCFCFEFEFCDCDCDCDCDCDCBCDCDCDCDCFCFCDCFEFEFEFCFCFCDCDCD",
      INIT_0F => X"0FEFEFEF111111EFEFEFEFEFEFEFEFEFEFEFEFCFEFEFCFCFEFEFEFEFCFCFEFCF",
      INIT_10 => X"CFCFCDCDCDCDADADCDADABADCDCDCDCDCDADACADCDEFEFEFEFEFEFEFCFCFEFEF",
      INIT_11 => X"CDCDEDEFEFEFEFEFED0D0D0F0D0FEDEDEFEFEFEFEFEFEFEFCDCFCFCFCFCFCFCF",
      INIT_12 => X"ADADADCDCDCDADADADADADADADADADCDADADADADADCDCFCDCDCDEDEFEFEFCFCD",
      INIT_13 => X"CDCDCDCDCDCFCDCDADADADCDCDEDEDEDEDEDEDEFEFEFCDCDCDADACCDCDCDADAD",
      INIT_14 => X"CDCDADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDED",
      INIT_15 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_16 => X"AAAAAAAAAAAAAAAAAAACACACACACACACACACACADADADADAAADAAAAADCDCDCDCD",
      INIT_17 => X"8A8CAC8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAACADACAA",
      INIT_18 => X"EFEFEFEFEFCFCFCFEFEFEFEFEFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_19 => X"CACACAECECEC0F0F0F0F0F0F0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_1A => X"CAECEC0C0C2C2E2E2E0C0C0C2C4E2E2E2C2C0C0C0C0C0C0CECECEAEAEACAC8C8",
      INIT_1B => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8888888688A888888888A8A8CA",
      INIT_1C => X"CCCCCCACACACAAAAAAAAAAACAAAAAAAACACACACAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1D => X"EFEF0F0F111111EFEF11EFEFEFEF0F0FEDEDCDCDCDCDCDACACACCCCCCCACACCD",
      INIT_1E => X"1111EFEFCFCDCDCDADCDCFEF111111111111111111111111110F11111111110F",
      INIT_1F => X"EFEFEFEFCFCDCFCDCDCDCDCDCDCDEF110FEFEFEFEFF1F1EFEFEF0FEF0F111111",
      INIT_20 => X"EFCFCDCFEFF1111111111111111111EFEFEFEFF1111111111111F1F1F1EFEFEF",
      INIT_21 => X"F111EFCDCDCDEFEFF1F1F1EFEFEFEFEFEFEFEFEFCFEFEFCDCDCDCFEFEFEFEFCF",
      INIT_22 => X"EFEFCFCFCFCFCFCFEFEFCFCDCDCDAAAAAAADCDCDCDCFCDCDEF1111EF11F1EFEF",
      INIT_23 => X"11CDCDAACDEFF111EFEFEFEFEFEFEFF1F1EFEFEFF1F1F1F1F1F1F1F1EFEFEFEF",
      INIT_24 => X"ADCDCDCDCFCDCDCDCDCDEFEFCDCDCDCDCDCDCDADCDCDCDCDEFEFEFEFEFF1F111",
      INIT_25 => X"ADADCDCDEFEFEDEFEDEDED0FEDEFEDEFEFEFEFEFCFCDCDEFEFEFCFCFCFCDCDCD",
      INIT_26 => X"ABABADADADADADADADADADCFADADADCDADADADADADADADADCDCDCDEFCFCFCDCD",
      INIT_27 => X"CDCDCDCDCDCDADADADADADCDCDCDCFCFCDEDEFEFCFEFCFCDADAAAAADADADADAB",
      INIT_28 => X"CDADADADADCDCDCDADCDCDCDCDCDCDCDCDCDCDCDCDADADADCDCDCDCDCDCDCDCD",
      INIT_29 => X"CDCDACACADADADADCDCDADADADADADABACADCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_2A => X"AAACACAAAAACACAAAAAAACACACACACAAACAAAAAAADADACACADADADADACAAAAAA",
      INIT_2B => X"8A8A8A8A8AACACACADADACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAA",
      INIT_2C => X"EFEFEFEFEFEFCFCFEFCFCDCDCDCDCDCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_2D => X"C8CAECECCCEC0F0FEFEFEF0F0FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_2E => X"2C2E2E2E2E2E2E2E4E2E2E2E2E2E2E0E0C0C0C0C0C0C0C0CECEAEAEAEACACACA",
      INIT_2F => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA888888888664464AAAAAAAACAECEC0C",
      INIT_30 => X"CAAAACACACACAAAAAAAAAAAAAAAACAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_31 => X"EFCDCDCDEDCDCDCDCDCDCDCDCDCDCDCDCDCCCDCDCDCBCDCDCCCCCACACACACACA",
      INIT_32 => X"F1F1EFEFEFCDAAABCDCDCFCFCDCFEF11111111110F0FF1F10FEFEF0F11111111",
      INIT_33 => X"EFEFEFEFCFCFCFCDCDEFEFEFCFCDEFEFEF0F11111111111111EF11EF11111111",
      INIT_34 => X"CFEFEFEFEFEFEFEFF1EFEF1111111111F1F1F1F1F11111F1F11111F111F1F1F1",
      INIT_35 => X"F11111F1EFEFEDEDEFF1EFEFEF1111F1EFEFEFEFEFEFCDAAAACDEFF1F1EFEFEF",
      INIT_36 => X"11F1EFF1F1EFEFEFF1EFEFCFCFCDCDCDCFCFCDCFEFEFEFEF0F11111111111111",
      INIT_37 => X"CDAAAAA8AACDEFEFCFEFCFCFCDCDCFCFEFEFCFCFCFCFEFEF1111111111111111",
      INIT_38 => X"ADCDADCDEFEFCFEFEFCDEFEFEFCDAAAAEFCFCDCDCDCDCDCDCDEFEFEFEFF11111",
      INIT_39 => X"ADADADADCDEDEFEDEFEFEFEFEFEFCFCFEFEFCFEFEFCFCDCFCDEFCFCFCDCDCDCD",
      INIT_3A => X"ADADADADADADADADADADADCDADADCDCDADADADADADADADADADCDCDCFCFADADAD",
      INIT_3B => X"CFCFCFCFCFCFADADADADCFCDCFEFCFCFCFCFCFCFCDCFCFCDADADADADADADADAD",
      INIT_3C => X"CDADADADADADADADADADADADADADADADCDCDCDCFADADADAFCDCDCFCFCFCFCFCF",
      INIT_3D => X"8A8A8A8AADADADADCDAD8A8A8A8DABABADADCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_3E => X"AAACACAA8A8AAA888A8A8A8AAAAAAAA8888888888AAAAAAAAAACACAC8A8A8AAA",
      INIT_3F => X"6A6A8A8A8A8A8A8A8AAAACADADACAAAAAAAAAAAA8AAAAA8A8AAAAA8A8A8A8A8A",
      INIT_40 => X"CFEFCFEFEFCFCDCFEFEFCFCDCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_41 => X"CCCCEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_42 => X"2E2E2E2E2E2E2F2F2F2F2E2E2C0C0C0C2E2E2E2C2C0C0C0CECEACACACACACCCC",
      INIT_43 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A888888AAA8AACAEAEC0C0C0C0C2C2C",
      INIT_44 => X"AAACACAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAA",
      INIT_45 => X"CDCDCDCDCCCCCDCCCCACACCCCCCCCCCCCCCCCCCCCCCCCCACCACCCCCACCCACACA",
      INIT_46 => X"111111F1EFCFCDAAACEFEFCFCDCDCDED0F111111111111111111EFCFCDCDCFEF",
      INIT_47 => X"EFEFEFEFF1F1EFEFCFCFCFCDCDCDCDEF11111111111111111111111111111111",
      INIT_48 => X"CFCFCFCFCDCDCDCDCFCFCDEFEF11110FEF0FEFEFEFEFEFEFEFEFEF11110F1111",
      INIT_49 => X"F1F11111111111111111F1F111111111111111110FEFF1F1F1EFCFEFF1EFCFCF",
      INIT_4A => X"11F1EFF1F1EFEFEFF1EFCFCDCDCFEFCFCFEFEFEFEFEFEFEFEFEFEFCFCFCFEFEF",
      INIT_4B => X"EFEFEFEFEFEFEFCFCDCDCDCDCFCDCDCDEFCFCFCDCDCFCFCDEF1111F111111111",
      INIT_4C => X"CDADADCDCFEFF1EFEFEFF1F1F1F1EFEFEFF1110FEFEFEFEFEFEFEFEF0F1111F1",
      INIT_4D => X"ADCDCDCDCDCDEFEFEFEFEFEFCFCDCDCDCFCFCFCFCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_4E => X"CFCDCFCFCFCFCFCFADADADADADADADCDCDCDCDCDADADADADADADCDCFCFCDADAC",
      INIT_4F => X"CFCFCFCFAFAFCFCFCDCDCDCFEFEFCFCFCFCFCFCDADADCDCFCFCDCFCFCDADCDAD",
      INIT_50 => X"ADADADADADADADADADADADADADADADADADADADCDCFCFCDCDCDCDCFCFCFCFCFCF",
      INIT_51 => X"AAAA8AAAADADADADADAD8D8A8A8AAAABAAADADADADADADCDCDCDCDCDCDADADAD",
      INIT_52 => X"8A8AAAAA88888866886868888A8888886868888A8A8AABAD8C8A8BADAB8AAAAA",
      INIT_53 => X"686A68688A8A8A8A8A8A8AAACDCDCCCCAC8A8868666668888868888A8A8A8A8A",
      INIT_54 => X"EFEFEFEFEFCFCDCFCDCDCDEFEFCDCDCDCFCDCFCFCDCDADADCDCDCDCDCDCDCDCD",
      INIT_55 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_56 => X"2E2E2E2E2E2E2E2E2E2C0C0C0CECECECECEC0CECECECEAEAECCACAECECCCEDCD",
      INIT_57 => X"AAAAAAAAAAAA8A8AAA8A8A8A888888A8A8A8AACACAEC0C0C0C0C0E0E0C2C2E2E",
      INIT_58 => X"AAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_59 => X"CDCCCCCCCCCCCCCCACACACCCCCCCCCCCCCCCCCCCAACCCCACAAAAAACCCCAAAAAA",
      INIT_5A => X"1111111111111111EFF1111111111111EF11111111EFEFEFEFEFCDCDCDCCCCCC",
      INIT_5B => X"EFEFCFCFCFEFEFEFCFCDADADADADCDCD11111111111111111111111111111111",
      INIT_5C => X"CFCFCDCDCDCDCDCDCDCDCDCDCFEFEF0F11EFEFEFEFEFEFCFCFCFCFEFEFEFEFEF",
      INIT_5D => X"CFEFEFEFEFEFEFEFEF111111F1F1F11111F1F111111111F1F1F1EFCFCFCFCDCD",
      INIT_5E => X"111111F1F1F1F1F1EFEFEFEFEFEFF1F1EFEFCFCFCFCFCFCFEFCFCFCFCFCFCDCD",
      INIT_5F => X"EFF1F1EFF1F1EFCFCFCDCDCDEFEFEFCDCFCFCFCFCFCFCDEDCFEF11111111F1F1",
      INIT_60 => X"CDCDCDCDCFCFCFCFCDCFEFEFEFEFEFF1EFF1F1111111111111F1F1111111F1F1",
      INIT_61 => X"CFCFCFCFCFCFCFCFEFCFCFCDADABADADADADADADADABCDCDCDCDCDCDCDCDCDCD",
      INIT_62 => X"CFCFEFEFCFCFCFCFCFADADADADADADADCDCFCFCFCFCDCDADCFCFCFCFCFCFCFCF",
      INIT_63 => X"CFCFCFCFAFAFCFCFCDCDCDCFCFEFEFEFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_64 => X"ADADADADADADADADADADADADADADADCDCFCDADCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_65 => X"ACADADADADADADADADAD8D8D8D8BAAAA8AADADADADADADCFCFCFCFCFCFADADAD",
      INIT_66 => X"8A8A8AAA8A8A8A8A888A8AAAAA8AAAAAAA8AAAACACACADAD8A8A8A8BAB8A8A8A",
      INIT_67 => X"686A6868686A6A6A6A8A8AAAADCDCDCDACAA8A8A8A88888868688A8A8A8A8A8A",
      INIT_68 => X"EFEFEFEFEFEFEFEFCFCDCFEFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_69 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_6A => X"2E2E2E2E2E2E2E0E0C0C0C0C0CECECECCAEAECECCCCCCACCCCCCCCEDEFEFEFCF",
      INIT_6B => X"A8AAAA8A8A8A888A8A88888888A8AACAEAECECEC0C0C2E2E2F0E0E0E2E2E2E2E",
      INIT_6C => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAA",
      INIT_6D => X"CCCACCCCCACACCCCAAACACACCCCCCACCAAAACCCCAAAAACAAACACACACACACAAAA",
      INIT_6E => X"111111111111110FF1EFEFF1EFEFEFEFEFEFEFEFCFCDCDCDCDCDACACCCCCCCAA",
      INIT_6F => X"CFCFCFCFCDCDCDCFCFCDCDADADADCDCDEFEFEFEFF1F1F1EF0F11111111111111",
      INIT_70 => X"CDCDCDCDCDCDCDCDCDCDCDADCDCDEFEFEFEFEFEFEFEFEFEFCFCFCFCFCFCFEFCF",
      INIT_71 => X"CDCDCDEFEFEFEFEFEFEFEFEFEFF1EFF1EFCFCFEFEFF1F1F1F1F1F1EFCFCFCFCD",
      INIT_72 => X"111111F1F11111F1F1F1F1F1F1F1EFCFEFCFCFCDCFCFCFCFCDCDCDCFCDCDCDCD",
      INIT_73 => X"CFCFADADCFCFCFCFEFCFCDCDCDEFEFEFCFCFCFCFCFCDEDEDEFEF111111111111",
      INIT_74 => X"CFCDCFCFCDADADADADCDCDCDCDCDCFEFEFEFEFEFF1F1F1EFEFEFEFEFEFCFCFCF",
      INIT_75 => X"CFCFCFCFCFCFCFCFCFCFCFADADADADADADADADADADABAAADCDCDCDCDCDCDADCD",
      INIT_76 => X"CFCFEFEFCFCFCFCFCFADCDCFCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFEFF1EF",
      INIT_77 => X"EFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFEFEF",
      INIT_78 => X"ADADADADADADADADADAFCFCFCFADADADCFCFCFCFCFADCFCFCFADADCDCFCFCFCF",
      INIT_79 => X"ADADAFAFADADADADADADADADADADADADADADADADCDCFCFCFCFAFADADADADADAD",
      INIT_7A => X"8A8AAAAAAAAAACACADAD8D8C8A8AACADADADADADADADADADADADADADADADADAD",
      INIT_7B => X"6868686868686A6A6A8A8A8AABADADCDADADACACADADADADACADADAD8C8C8A8A",
      INIT_7C => X"EFCDEDEFEFCDCFCDCFCFCFEFCDCDCFCFCFCDCFCDCDCDCDCFCDCDCDCDCDCDCDCD",
      INIT_7D => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_7E => X"2F2F2F0F0F0F0F0C0E0E0C0C0C0E0E0E0CECCDCDADADACACCDCDCDCDEDEFEFEF",
      INIT_7F => X"A8AA8A8A8A8888AAAAAAAACACCECED0F0C0E0E0E0C0E2F2E0F0E0C0E0F2F2F2F",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(47),
      ENBWREN => enb_array(47),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(47)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__64\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(47)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized64\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized64\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized64\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 48 to 48 );
  signal enb_array : STD_LOGIC_VECTOR ( 48 to 48 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000007F0010000000000000000000000000001FF00000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"00000000000000000000000000000000003FFFFFFFEF80000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000100",
      INITP_04 => X"07FFFFFFFFFF0000000000000000000000000000000000000000000000000000",
      INITP_05 => X"00000000000000000000000000000000FF048000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"3EE600000000000000000000000000007FFFFFFFC00000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"FFFFFFFFC0000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000007000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"000000000000000000000000000000E07FFFFFE0000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000800000000000C00000000",
      INITP_0E => X"7FFFFC0000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000200000000000000400400000000000000000000000000000003FE0",
      INIT_00 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8AAAAA8A8A8AAA",
      INIT_01 => X"CCCCCCCCCCCCCCCCACACAAAACCCCCACAAAAACCCCAAAAAAAAAAAAAAAAACAAAAAA",
      INIT_02 => X"11111111F1EFEFEFCDCDCDCDCDCDCDCDCDCDCDADADADADCCCDCDACACCCCCCCAA",
      INIT_03 => X"CDCFEFCFCFCDCDEFCFCFCFCFCDCDCDCDEFEFEFEFEFEFCFCDCDEFEF1111111111",
      INIT_04 => X"CDCDADADCDCDCDCDADCDADADCDCDCDCFCDCDEFEFEFEFF1EFEFEFCFCFCFCFCFCF",
      INIT_05 => X"CDCDCDEDEFEFEFEFEFEFEFCFEFCFCFCDCDADADCDCFEFEFF1F1F1F1EFCFCFCFCF",
      INIT_06 => X"F1F1EFEFEFF1F1F1F1F1F111F1F1F1EFEFEFCFCFCFCFCFCFCDCDCDCDCDCDCFCD",
      INIT_07 => X"AFADADADADCDCDCDCFEFEFCDCDCDCDCFCFCFCFCDCDCDCDEDEF11111111111111",
      INIT_08 => X"CFCFADADADADADADADCDCDCDCDCDCDCDCFCFCFCFCFCFCFEFEFEFEFEFCFCFCDCD",
      INIT_09 => X"F1EFEFEFEFEFEFCFCFCFCFCFCFCFCFADCDADADADCDCDCDCDCDCDCDCFCFCFCFCF",
      INIT_0A => X"EFEFCFCFCFCFCFCDCDCDCDEFEFEFEFEFEFEFEFEFCFCFCFCFCFEFEFEFEFEFF1EF",
      INIT_0B => X"CFCFCFCFCFADADADCDCFCFCFADADADADADADADADADADADCFCDCDCDCDCDCFEFEF",
      INIT_0C => X"ADAFAFADADADADADADADADADADADADADADADADADADADADADADADADADCDCFCFCD",
      INIT_0D => X"CFCFCFAFADADADADADADADADADADADADCFADCFCFCFCFCFCFAFAFAFADADADAFAF",
      INIT_0E => X"ACAAACADADADADADADADAD8D8DADADADCFAFCFCFAFAFCFCFCFCFCFCFCFAFAFAF",
      INIT_0F => X"686868686868686A6A8A8A8AAAADCDCDADADAD8A8D8DADADADADADADADADADAD",
      INIT_10 => X"CFCDCDCDCDCFCFCDCDCDCFCFCFEFEFCFCDCFCFCFCFCDCDCDCDCDCDCDCDCDCDCD",
      INIT_11 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFEFEFEF",
      INIT_12 => X"0C0C0C0F0F0D0D0D0C0C0CEC0C0C0C0F0FEFCDADADABAAAAAACDCDCDEFEFEFEF",
      INIT_13 => X"88AAAAAAAACACAECECEC0C0C0C0C0C0C0E0E0E0E0E2F2F2F0F0F0F0F0F0F0F0F",
      INIT_14 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8AAA8A8A8A888A",
      INIT_15 => X"ACACACAAACACCCCCCCACAAAACCCCCCCAAAAACCACAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_16 => X"EFEFEFEFCDCDCDCDCDCDCDCDCDCDADADCDCDCDCDCCACACACCCCCACACACACAACC",
      INIT_17 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCDEFEFEFEFEFF1F1",
      INIT_18 => X"CDCDCDCDCDCDCDCDCDCDADADCDCDCDCFCDCDCDCFEFEFEF11F1EFCFCFCFCFCFEF",
      INIT_19 => X"CDCDCDCDEDEFEFEFEFEFEFCFCDCDCDCDCDCDCDADCDCDCDCFEFEFEFEFCFCFCDCD",
      INIT_1A => X"F1EFEFCFEFEFEFF1EFEFEFF1F1F1F1EFEFEFEFEFCFCFCFCFCFCFCFCFCDCDCDCD",
      INIT_1B => X"CFCFCFCFCDCDCDCDCDCFEFEFCDCDCDADCDCDCDCDCDCDCDCDEFEFEFEFEFEFEFEF",
      INIT_1C => X"CFCFCDCDCDCDADADCDCDCDCDCDCDCDCDCDCDADADADCDCDCDEDEDEFEFCFCFCFCF",
      INIT_1D => X"EFEFEFEFEFEFEFEFEFEFEFF1CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1E => X"CFCFCFCFCFCFCFCDCFCDCFEFEFEFF1F1EFEFF1EFEFEFCFCFEFEFEFF1F1EFF1F1",
      INIT_1F => X"ADADCFCFCFCFCFCDCDCFCFAFADAFADADADADADAFCFCFCFCFCDCDADADADCDCDCF",
      INIT_20 => X"CFCFCFAFADADADADADADADADADADADADADADADADADADADADADADADADADCDCDCD",
      INIT_21 => X"CFCFAFAFAFAFAFAFADADADADADADADADCFCFADCFCFCFCFCFAFAFCFCFCFCFCFCF",
      INIT_22 => X"ADADADADADADADADCDADADADADADADCDCFCDCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_23 => X"68686A6A6A68686A6A6A8A8A8AAAADCDCDADAA8A8B8A8A8BADADADADADADADAD",
      INIT_24 => X"CFCDCDCFCFCFCFCDCDCDCFCDCDEFEFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_25 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFEFCF",
      INIT_26 => X"0E0E0E0F0F0F2F2F0F0F0F0F0F0F0D0DECECCDADADAAAAAAAACDCDEFEFEFEFEF",
      INIT_27 => X"CCCCCCECEC0C0C0F2F2F2F0C2E2F2F2F2F2F2F2F2F2F2F2F0F0F0F0F0F0F0F0F",
      INIT_28 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A88AAAA8A8A8AAA",
      INIT_29 => X"ACACAAAAACACACCCAACCCCAACCCCCCCCCCAAACACAAAAAAAACAAAAAAAAAAAAAAA",
      INIT_2A => X"CDCDADADCDCDCDADCDCDCDCDCCCDCDACACACCCCCACACACCCCCAAACACACACAACC",
      INIT_2B => X"1111111111111111EFF1F1F1F111F1F111F1EFEFEFCFCFEFEFEFEFCFCDCDCFCF",
      INIT_2C => X"ADCFCFCFCFCFCDCDCDCDCDCDADADCDCDCDCDCDCDCDCDCDEFEFEFCFCDCDADCDCD",
      INIT_2D => X"CDCDCDCDCDCDCFCFCDCFEFEFEFCFCFCDCDCDCFCFCDCDCDCDCFCDCDCDCDCFCDCD",
      INIT_2E => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFCFCFCFCDCFCD",
      INIT_2F => X"CFCFEFEFCFCFCDCDCDCDCFCFCFCDCDADCDCDCDADCDCDCDCDEFEFCDEFEFEFEFEF",
      INIT_30 => X"CFCFCFCFCFCFCFCDCDCDCDCDCDCDCDCDCDADADADADADCDCDCDCDEFEFCFCFEFEF",
      INIT_31 => X"F1EFF1F1EFEFEFEFEFEFEFEFEFEFEFEFEFCFCFCFEFEFCFCFCFCFCFCFCFCFCFCF",
      INIT_32 => X"ADADCFCFCFCFCFCDCFCFCFCFEFEFEFEFEFEFF1F1EFEFEFEFEFEFEFEFEFEFF1F1",
      INIT_33 => X"ADCDCFCFCFCFCFCDAFAFCFCFCFCFAFAFADAFAFCFCFCFADADADADADADADADADAD",
      INIT_34 => X"CFCFAFADADAFADADADADADADADADADADCFCFCFCFCFCFCFADADADADADCDCDCDCF",
      INIT_35 => X"AFAFADADAFAFAFAFADCFCFCFCFAFAFAFCFCFCFADADCFCFCFAFCFCDCFCFCFCFCF",
      INIT_36 => X"8AADADADADADADADCDADADADADADADADADADCDCDCDCDCFCDCFCFCFCFCFCFCFAF",
      INIT_37 => X"6868686A6A6A6A8A6A8A8A8A8AAAACACADAAAA8A8A8A8A8A8A8A8AADADADABAB",
      INIT_38 => X"CDCDCFEFEFEFCFCDCDCFCFCDCDCFCFCFCFEFCFCFCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_39 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCDCDCD",
      INIT_3A => X"0C0CECECECEAEAEACACACACACACACACACACCADADABAAAAACAAAACDCDEFEFEFEF",
      INIT_3B => X"EC0F0F0F2F2F2F2F2E2F2F2F2F2F2F2F2F2F2F2F2F2F2F2E2E0C0C0C0C0C0C0C",
      INIT_3C => X"AAAAAAAAAAAAAAAAAA88888888AAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAACC",
      INIT_3D => X"AACCAAAAACCCACCCCACACAAAAAACACACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3E => X"CDCDCDCDADACACCDACCCCDCCCACCCCACAAAACACACCCCCCCCCCACCCCCACACAAAA",
      INIT_3F => X"CDEF1111111111F1111111F1F11111F1EFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_40 => X"CFCFCFCFCFCFCFEFEFEFCDCDCDCDCDCDCDCDCDADADADCDCDEFEFEFCFCFCDCDCD",
      INIT_41 => X"CDCDCDCDCDCDCFCFEFCFCFCFCFEFEFEFEFEFCFCFEFEFEFCFCFCFCDCDCDCDCFCF",
      INIT_42 => X"EFEFF1F1F1EFEFEFEFEFEFEFEFEFF1F1EFEFF1F1F1F1EFEFEFEFCFCFCFCFEFCF",
      INIT_43 => X"CDCDCFCFCFCDCDCDCDCDCFCFCFCFCFADCDCDCDCDADCDCDCDCDCDCDCDCDEFEFEF",
      INIT_44 => X"CFCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCDCDCDCDCDCDCDCDEFCFCFCFCFCF",
      INIT_45 => X"F1F1F1F1F1EFF1F1F1F1EFF1F1EFEFEFEFCFCFCFCFEFEFCFCFCFCFCFCFCFCFCF",
      INIT_46 => X"8DADADCFCFCFCFCFCDCDADADADADADCDEFEFEFEFEFEFEFEFEFEFEFF1F1F1F1F1",
      INIT_47 => X"CFCFCFCFCFCFEFCFCFCFAFADAFAFAFAFCFCFCFCFCFCFCDADADADADADADADADAD",
      INIT_48 => X"AFAFADADAFCFCFCFCFCFCFCFADADADADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_49 => X"ADADADADADADCDCDADADAFAFAFADADADADCFCFCFCFCFCFCFCFCDCDCDCDCFAFAD",
      INIT_4A => X"8A8A8BADADADADADADADADADADADADADADADADADADADADAD8B8BADCFCFCFCFAD",
      INIT_4B => X"6A6A6A6A6A68686868888A88888AACADACAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_4C => X"CDEFEFEFCDCDCDCDCDCDCDCFEFCFCDEFCDCDCDCFCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_4D => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCDEF",
      INIT_4E => X"0C0CEACACAC8C8A8A8A888888888A8A8CACDADAAABABAAACACADCDCDCDEFEFEF",
      INIT_4F => X"0C0C2E2F2F2F2E0E2F2F2F2F2F2F2F2F2F2E2E2E2E2E2E0C2E2E2E0C0C2C2E2E",
      INIT_50 => X"AAAAAAAAAAAAAAAA86668888888A888A8A8AAAAAAAAACACCCCECECCDCDACACCC",
      INIT_51 => X"CACAAAAACACAAACAAACAAAAAACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_52 => X"CDCDCCCCCDCCACCCACCCCCCCCCCCACACADCDCACACACCCCCAAAAAAAAAAACCAACA",
      INIT_53 => X"CDCDEFEFF1EFEFEFEFEFEFEFEFEFEFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDAD",
      INIT_54 => X"EFEFEFCFCFCFCFEFEFEFCDCDCFEFEFEFCDCFCFCDCDCDCDCDCFEFF1EFCFCFCFCD",
      INIT_55 => X"CFCFCFCDCDCDCFEFEFEFEFEFEFEFEFEFEFEFEFF1F1EFEFEFF1F1F1EFEFEFEFEF",
      INIT_56 => X"EFEFEFF1F1111111F1EFEFEFEFEFEFCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_57 => X"CDCDCDCFCDCDADCDCFCDCFCFCFCFCFCFCFCFCDCDCDCDCDCCCDCDCDCDCDCDEFEF",
      INIT_58 => X"CDADCDCFEFEFEFCFCFCFCFCFCFCFCFEFCFCFCFCDCDCFCFCFCDCDCFCFCFCFCFCD",
      INIT_59 => X"EFEFF1F1F1F1F1F1F1F1F1F1EFEFEFF1F1EFCFEFEFEFEFCFCFCFEFCFCFCFCFCF",
      INIT_5A => X"8DADADADADCFCFCDCFCFADADADABABADCDCDCFEFEFF1F1EFF1F1F1F1F1F1F1EF",
      INIT_5B => X"CFCFCFCFCFEFEFCFCFCFCFCFCFCFCFD1CFD1CFCFCFADADADADADADACACADADAD",
      INIT_5C => X"AFAFAFAFAFCFCFCFADADADADADAB8AADCDCFCFCDCDCDCFCFCFCFCFCFCFCFCFCF",
      INIT_5D => X"ADCDCFCFCDCDADADADADADAFAFAFAFADADADAFADADADADADADCFCFCFCFCFAFAF",
      INIT_5E => X"8A8A8A8BADADADAAADADADADADAD8D8D8D8DADADAD8D8B8A6A8A8AADADADADCD",
      INIT_5F => X"6A6A6A6A6A68686868888A88888AAAAAADACAA8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_60 => X"EFEFEFCFCDCFCFCFCDEFEFEFCFCDCDCFCDCFCDCDCDCDCDCDCDCDCDCDADCDCDCD",
      INIT_61 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFCFCFEFEDEFEFEFEFCFEFEFEF",
      INIT_62 => X"CACAAAA8A8AAAA8888888888A8CAECEDCDCDADADADABADCDCDCDCDCFCFCFEFEF",
      INIT_63 => X"EF0F0F0F0F2F2F0F0F2F2F2F2F2F2F2F2E2E0E2E2F2F2E2E2E2C0CEAEAEACACA",
      INIT_64 => X"AAAAAAAAAAAAAA886644646666688A8A8AAACACCECECECEC0C0F0FEDCDAAADCD",
      INIT_65 => X"AAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_66 => X"CCCCCCCCCCACACACAAAAACCCCCCCCCCCACCCACACACAAAACAAAAAAAAAAAAAAAAA",
      INIT_67 => X"CFCFCFCFEFF1EFCFCFCFCDCDCDCDCDCDADADCDCDCDADADADACADACACCDCCACAC",
      INIT_68 => X"EFEFEFF1F1EFEFAA66AAEFEFCFEFEFCDEFEFEFCFCFEFEFEFCDCDCDEFEFEFEFCD",
      INIT_69 => X"EFEFEFEFEFEFEFEFEFF1F1EFEFEFEFEFF1EFEFEFEFEFEFEFCFCFEFEF0F0FEFEF",
      INIT_6A => X"EFEFEFEFEFEFF1F1F1F1F1F111F1EFEFEFEFEFEFEFEFEFEFF1F1F1F1F1EFEFEF",
      INIT_6B => X"CDCDCDCFCFCFCFCFCFCFCFCFCFCFCDCFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCFEF",
      INIT_6C => X"CFEFCFCFCFEFEFEFCFCFCFEFEFCFCFCFCFCFCFCFCFCFCFCFEFCFCFCFCFCFCFCD",
      INIT_6D => X"ADADCFF1F1CFD1D1F1EFEFEFEFEFEFEFCFEFF1F1F1F1F1EFEFCFCFCFCFEFEFEF",
      INIT_6E => X"ADADADADADADCDCDCDCDCDCDAAAAAD8BABADADCFEFF1F1EFEFEFCFCFCFCFCFAD",
      INIT_6F => X"ADADCFCFCFCFCFCFCFCFCFCFAFAFAFCFADAFADADADADADADADADADAD8D8DADAD",
      INIT_70 => X"AFAFAFAFAFAFADADADAD8DADAD8A8AABADCDCDCDCDCFCFADCFCFCFCFAFCFADAD",
      INIT_71 => X"ADADADADADADADADADADADADADADADADADADADADABADADADADADCFCFAFAFCFCF",
      INIT_72 => X"8A6A8A8AADADADAAADADADADADAD8C8CADADADADAD8D8A6A6A8A8AABADADADAD",
      INIT_73 => X"888A8A8A8A8A6868688A8A8888888AAAAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_74 => X"EFEFEFCDCDCFCFCDEFCFCFCDCDCDCDCFCFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_75 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFCFCDCDEFEFEFEFCFCFCFEFEFEF",
      INIT_76 => X"868888A8A88888888688AACCECECECECCDCFCDCDCDCDCDCDEFEFCFCFCFEFEFEF",
      INIT_77 => X"EF0F2E2F2F2F4F2F2F2F4F4F2E2E2E2F2F2F2F0F0F0CECECEACAC8A888886666",
      INIT_78 => X"AAAAAAAAAAAAAA8A8888888888AAAACCECEC0C0D0F0F0C0C0F0F0FEFCDACADCD",
      INIT_79 => X"AAAAAAAAAAAAAACAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_7A => X"ACCCCCCCCCACACACCCAAACACACCCCCCCAAACACAAACACAACAAAAAAAAAACACAAAA",
      INIT_7B => X"EFEFEFEFEFEFCFCDCDCDCDCDCDCDCDCDADCDCDCDCDADADADACADACACCCCCACCC",
      INIT_7C => X"EFEFEFEFEF11EF6644AAEFEFEFEFCD88EF11EFEFEFEFEFEFEFEFCFEFEFEFEFEF",
      INIT_7D => X"F1EFEFEFEFEFEFEFEFEFF1F1EFEFEFF1F1F1F1EFEFEFEFCFCFADADCDEFEFEFEF",
      INIT_7E => X"EFEFEFEFEFCFEFEFEFF111F1F1F1F1F1EFEFEFEFEFEFEFEFEFEFEFF1F1F1F1F1",
      INIT_7F => X"CDCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCFCFCFCFCFCFCFCFCFCFEF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(48),
      ENBWREN => enb_array(48),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(48)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(48)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized65\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized65\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized65\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 49 to 49 );
  signal enb_array : STD_LOGIC_VECTOR ( 49 to 49 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000FFE0FFFB0000001E00000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"7FFFF000008F0000000000000000000000000000000000000000000000000000",
      INITP_04 => X"00000000000000000000000000000000000000000000000000000000000FFFE0",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"000000000000000000000000014FFFF03FFFFE80000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000001000000000000",
      INITP_08 => X"3FFFFE0000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"000000000020000000000000000000000000000000000000000000000FFFFFF0",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000003FFFFFF03FFFE000000000000000000000000000",
      INITP_0C => X"00000000000000000000000000000000000000000023F0000000000000000000",
      INITP_0D => X"3FFF800000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"000000002000F00008000000000000000000000000000000000000007EFFFFE0",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"EFEFEFEFEFEFEFEFCFCFEFEFEFCFCFCFCFCFCFCFCFEFCFCFEFCFCFCFCFCFCFCF",
      INIT_01 => X"ADADCDCFF1F1F1F1EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFCFEFEFEF",
      INIT_02 => X"ADADADADADADADADCDCDCDCDADAAAA8AAAABADADCDCFCFCFEFCFCFCFADADADAD",
      INIT_03 => X"CFCFCFCFCFCFCFCFCFCFAFADADADADADADADADADADADADADADAD8B8D8DADADAD",
      INIT_04 => X"AFAFADADADADAD8D8B8A8A8AAD8A8AADADADADADADADADCDADCFAFAFAFCFCFCD",
      INIT_05 => X"8DADADADADADADADADADADADAD8D8D8D8D8DADADADADADADADCFCFAFAFCFCFCF",
      INIT_06 => X"8A8A8A8A8BADADADADADADADADAD8C8C8DADADAD8D8D8D8D8A8BADADADADADAD",
      INIT_07 => X"88888A8A8A8A8A68888A686888888AAAAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_08 => X"EFEFEFCDCDCFCFCDCFCDCDCDCDCDCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_09 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFCDCFEFCFCFEFEFEFEFEFEFEFEFEFCFCFEFEFEF",
      INIT_0A => X"8888AAAAA8AACACCECECEF0F0C0F0FEDCDCDCDCDCFCDCDEFEFEFEFCFCFEFEFEF",
      INIT_0B => X"0F2F2E2F2F2E4F2F2F2E2E2E0CEC0C0CEACAC8A8A6A888888888888888888888",
      INIT_0C => X"AAAAAAAAAAAAAAAAAAAACACCECECECEC0C0C0C0D0F0F0F2F0F0F0FEFCFADADAD",
      INIT_0D => X"AAAAAAACACAAAAAAAAAAAAAACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0E => X"ACACACACACACACACCCACAAACACACACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0F => X"CFCFCFCDCDCDCDCDCDCDCDCDADCDCDCDACCCCDCDCCCCCCCDCDCCCCCCCCCCCCCC",
      INIT_10 => X"EFCFCDCDCDCFEFCDCDCFCFCDCDEFCDAACDEFF1F1F1EFEFCFCFCFCDCDCDCFCFCF",
      INIT_11 => X"EFEFEFEFEFEFEFEFEFEFEFEFCFCDCDCDEFF1F1EFEFF1F1F1EFCFCFCFCFCFEFEF",
      INIT_12 => X"EFEFEFEFEFEFCFCFCFCFEFEFF1F1F1EFEFEFEFEFEFEFEFEFEFEFEFEFEFF1F1F1",
      INIT_13 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFEFEFEFEFEFEFEFEFCFCFEFEFEFEFEFEF",
      INIT_14 => X"CFCFEFEFEFEFEFCFEFEFEFEFEFCFCFCFEFEFEFEFEFEFEFEFEFEFCFEFCFEFCFCF",
      INIT_15 => X"AAABADCFF1F1EFEFF1F1EFEFEFEFEFCFEFEFEFEFEFEFEFEFEFEFCFCFCFCFCFCF",
      INIT_16 => X"ADADADADADADADADADADCDCDADADADAD8AAAAAAAADADCFCFCDCDCDCDADAD8BAD",
      INIT_17 => X"CFCFCFCFCFCFCFCFCFCFCFADADADADADADADADADADADADABADAD8B8DADADADAD",
      INIT_18 => X"ADADAD8D8D8D8D8B8A8A8A8AADABABADADADADADADADADADADADADAFAFADCFCF",
      INIT_19 => X"8D8D8DADADADADADADADADAD8D8D8B8B8A8A8AADADADADADCFCFCFCFCFCFAFAD",
      INIT_1A => X"8A8A8A8A8A8A8DAD8A8B8DADADAD8D8D8D8B8B8B8B8B8B8A8A8A8BAD8D8D8B8D",
      INIT_1B => X"68888A8A8A8A8A8888886868888A8A8AAAAA8AABAD8A8A8A8A8A8A8A8A8A8A8A",
      INIT_1C => X"EFCFCFCDCFCFCDCDCDCDCDCFCDCDCDCDCDCDCDCDCDCDCDCDCFCDADCDADADADAD",
      INIT_1D => X"EFEFEFEFEFEFEFEFEFEFEFEFCDCDCDEFEFEFEFEFEFEFEFEFEFEFCFEFCFCDCDCF",
      INIT_1E => X"88888888AACCEDEF0DECECED0F0F0F0FCDADACADCFCDCDCFEFEFEFEFEFEFEFEF",
      INIT_1F => X"CD0F2F2F2F2F2F0F0F0E2E2F0F0E0C0C0E0C0C0CEAEACAA88888888888888888",
      INIT_20 => X"AAAAAAAAAACACACCCCECECEC0F0E0C0E0E0E0E0F0F0F0F2F0F0F0FEFEFCDCDAD",
      INIT_21 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A",
      INIT_22 => X"ACACACACACACACCCAAAAAAAAACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_23 => X"CDCDCDCDCDCDCDCDCDCDCDCDADADCDCDCCCCCCCCCCCCCCCCCCCCCCCCACACCCCC",
      INIT_24 => X"CDCDCDCDCDACADCFEFCFCDCDCDCDCDEFCDEFEFEFEFCDCDCDCDCDCDCDCDCDCDCD",
      INIT_25 => X"F1F1EFEFEFEFEFEFF1F1EFF1EFEFEFEFF1F1F1EFF1EFEFF1F1F1F1EFCFCFEFCF",
      INIT_26 => X"EFEFEFEFF1F1F1EFEFCDCDCDEFEFF1EFEFEFEFF1EFEFEFEFF1F1F1F1F1F1F1F1",
      INIT_27 => X"CFF1EFEFCFCFCFCFCFCFEFCFCFCFEFCFEFCFEFF1F1EFEFEFEFEFEFEFEFEFEFEF",
      INIT_28 => X"CFCFEFEFEFEFEFEFEFEFEFEFEFF1F1F1EFEFEFEFEFEFEFEFEFEFCFCFCFEFEFCF",
      INIT_29 => X"ACAAAAADCFEFEFF1EFEFEFEFEFEFEFEFCFCFEFCFCFCFEFEFCFEFEFEFEFEFCFCF",
      INIT_2A => X"ADADADADADADADADADADCDCDCDADADADADADADADADADADADADADADADCDCDADAD",
      INIT_2B => X"CFCFCFCFCFCFCFCFCFAFADADADADADADADADADADADADADADADADADADADAD8DAD",
      INIT_2C => X"8D8D8D8B8B8B8B8B8A8A8A8A8A8A8BADADADADADADADADADADADADADAFCFCFCF",
      INIT_2D => X"8D8DADADADADADADADADAD8D8D8D8D8D8D8D8DADADAFADADADADAFAFCFCFADAD",
      INIT_2E => X"8A8A8A8A8A8B8D8D8D8D8DADADAD8D8D8D8B8A8B8A8A8A8A8A8A8A8AADAD8B8A",
      INIT_2F => X"8A8A8A68888A8A8A888868688A8A8A8A8A8A8AADAD8B8A8A8A8A8A8A8A8D8D8D",
      INIT_30 => X"CDCDCDCFCFCDCDCDCDCDCDCDCDCDCDCDADCDCDCDADADADADADADADADADADADAD",
      INIT_31 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCDCDCD",
      INIT_32 => X"868888AACAEDEDCCCAAAAAAACACAAACCCDADADADADCDCFCFEFEFEFEFEFCFCFCF",
      INIT_33 => X"CDEF0F0F0F2F0C0F0C0E0C0E0E0E0E0C0E2E2E4E2E2E0EEC0CECCAA888888868",
      INIT_34 => X"AAAACACCECECEC0CEC0CECEC0F0F0F0F0F0F0F0F0F0F2F2F2F2F0F0FEFCDCDCD",
      INIT_35 => X"AAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8AAAAA",
      INIT_36 => X"ACACACAAAAAAAACCAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAA",
      INIT_37 => X"CDCDCDCDCDCDADCDADADADCDCDADCDCDCCCCCCCCCCCCCCCCCCACACACACACACAC",
      INIT_38 => X"CDCDCDCDCDCDCDADCDCDCDCDCDCDCDCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_39 => X"F1F1F1F1F1F1F1F1F1F1F1F1F1F1F111EFF1EFEFEFEFCFCFF1F1EFCDCDCDCDCD",
      INIT_3A => X"F1F1F1F1EFEFEFEFEFCFCFCFEFEFEFF1F1F1F1F1F1EFEFEFEFF1F1F1F1F1F1F1",
      INIT_3B => X"F1EFEFEFEFEFEFCFEFEFEFEFEFF1CFAB8888AAADCDCDCDCDCFEFEFEFEFEFEFEF",
      INIT_3C => X"EFEFCFCFCFEFEFEFEFEFEFF1F1F1EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_3D => X"CFCDADADCDCFCFEFEFEFEFEFEFF1F1EFEFEFCFCFCFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_3E => X"ADADADADAD8D8BADADADADCDCDCDADADADADAFCFADADADADADADADADCDCDCFCF",
      INIT_3F => X"CFCFCFCFADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8D",
      INIT_40 => X"ADAD8D8B8B8B8B8A8B8B8A8A8A8B8DADADADADADADADADADADADADCFCFCFCFCF",
      INIT_41 => X"ADADADADADADADADADADADADADADADADADADAFAFADADADADADADADADADADADAD",
      INIT_42 => X"ADADADAD8D8DADAD8D8DADADADAD8D8C8B8B8A8A8A8A8A8A8A8A8AAAADCDADAD",
      INIT_43 => X"8A8A8A68888A8A8A8A8A68688A8A8A8A8A8A8AADAD8D8A8A8B8A8A8A8A8B8D8B",
      INIT_44 => X"CDCDCDCDCDCDCDCDCDCDCDCDADCDCDADCDADADADADADADADADADADADADADADAD",
      INIT_45 => X"EDEDEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFEFEFEFEFCFCDCD",
      INIT_46 => X"CACCECEECCCCAA8888A88888888888ACADADADABAAADCDCFCFCFEFEFEFCFCDCD",
      INIT_47 => X"CDED0F0F0F512F2F2E2F4F2F2E0E2E2E2C2E2C2C0C0C0CEAECECCAAAAA88888A",
      INIT_48 => X"CCECECEC0C0C0C0C0C0C0C0F0F0F0F0F0F0F0F0F0F2F2F2F2F2F2F0FEFCDADAD",
      INIT_49 => X"CAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8AAAAAAACACA",
      INIT_4A => X"AAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACACAAAAAAAAAAAAAAAA",
      INIT_4B => X"CDCDCDCDCDCDACADCDCDCDCCACACCCCCCCCCCCCCCCCCCCCAACAAACACACACACAA",
      INIT_4C => X"CDACCDCDCDACCDCDADCDCDCDCDCDCDCDCDADCDCDCDCDCDACCDCDCDCDCDCDCDCD",
      INIT_4D => X"F1F1F1F1EFF1F1F1F1F1F1F1F1F1F1EFF1F1EFCFCDCDCDCDCFCDCDCDCDCDCDCD",
      INIT_4E => X"F1F1F1F1F1F1F1F1F1F111F1F1EFF1F1F1F1F1F1F1F1F1F1EFF1F1F1F1F1F1F1",
      INIT_4F => X"EFEFEFEFEFEFEFEFEFEFF1F1F1F1CFAD888888888A8A8AAAADCFEFEFEFEFEFF1",
      INIT_50 => X"EFF1F1CFCFCFCFEFCFCFCFEFF1EFEFEFEFEFEFEFF1F1F1F1F1EFF1F1F1EFEFEF",
      INIT_51 => X"CFCFCFCFCFCFCFCFEFEFEFEFF1F1F1F1F1F1CFCFEFEFEFF1F1F1EFEFEFEFEFEF",
      INIT_52 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADCDCDCFEF",
      INIT_53 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_54 => X"ADADAD8D8D8B8A8A8A8A8A8A8B8B8D8DADADADADADADADADAFADADAFAFADADAD",
      INIT_55 => X"AFAFADADADADAFAFCFCFCFAFAFAFAFCFAFADADAFAFAD8D8D8D8DADADADADADAD",
      INIT_56 => X"8DADADADADADAD8D8B8D8D8DADAD8D8A8A8A8A8A8A8A8A8A8A8A8A8AAACDCDCD",
      INIT_57 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8DAD8B8A8A8B8B8B8B",
      INIT_58 => X"CDCDCDCDCDCFCFCFCDCDCDADADADADADCDADADADADADADADADADADADADADAD8D",
      INIT_59 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFEFEFCDCFEFCDCDCFCFCD",
      INIT_5A => X"EFECCAAA8888A8A8A8AAA8A888888AACADADADADADADCDCFCFCFEFEFEFEFEFCF",
      INIT_5B => X"ADCD0F0F2F512F0C2E2F2F2F2F0E0C0C2C2C0CEACAA8A888888888888886A8EC",
      INIT_5C => X"ECEC0C0C0C0C0D0F0F0F0F0F0F0F0F0F2F2F2F2F2F2F2F2F2F2F310FEFCDADAD",
      INIT_5D => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAACACCECECEC",
      INIT_5E => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5F => X"CDCDCDCDCDCDADADACACACACCCCCCCCCCCCCACACACACCCCAAAAAAAACAAAAAAAA",
      INIT_60 => X"CDCDCDCDADCDCDCCCDADADCDADADADCDCDADCDCCCCCDCDCDADADADCDCDCDCDAD",
      INIT_61 => X"F1F1EFEFEFEFEFEFEFEFEFEFEFEFF1F1F1CFCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_62 => X"F1F1F1F1F1F1F1F1F1F111F1F1F1111111111111F1F1F1F1F1F1F1EFEFF1F1F1",
      INIT_63 => X"EFEFF1EFEFEFEFF1F1F1F1EFCFCFCFCDCDADAA8A8AAAAAAAAACDCFEFF1F1F1F1",
      INIT_64 => X"EFEFF1F1EFEFEFEFEFEFEFCFEFEFEFEFEFEFEFF1F1F1F1F1F1F1EFEFCFCFCFCF",
      INIT_65 => X"EFEFF1EFCFCFCFCFEFEFEFCFCFCFEFEFF1F1EFEFEFF1F1F1F1F1F1EFEFEFEFCF",
      INIT_66 => X"ADADADADADADADCDADCDCDADADADADADADADADADAFAFADADCFCFCFCFCFCFCFCF",
      INIT_67 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_68 => X"ADADADADADAD8D8D8D8D8D8D8D8DAD8D8D8DADADADADADADADADADADADADADAD",
      INIT_69 => X"ADADADADADADADAFADCFCFAFAFCFCFCFCFADADADAD8D8B8A8A8A8AADADADADAD",
      INIT_6A => X"8B8B8DADADAD8D8D8B8D8D8D8DAD8D8B8A8A8A8A8A8A8A8A8A8A8A8AAAAAADAD",
      INIT_6B => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8D8DADAD8D8D8D8D8B8B",
      INIT_6C => X"CDCDCDCDCDCDCDADADCDADADADADADADCDADADADADADAD8DADADADADADADAD8D",
      INIT_6D => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFCFCFEFCDCDCDCDCDCDCDCD",
      INIT_6E => X"88AAA8A8AAAACACCECCACACACCCCCCACACADADCDCFCFCDCDCFCFEFCFEFEFEFEF",
      INIT_6F => X"ADCD0F0F0F2F2F2F0F2F0C0C0E0E0C0C0CECCAA888888888868686A8CACAA8A8",
      INIT_70 => X"EC0C0D0D0F0F0FEF0D0D0F0F0F0F0F2F2F2F2F2F2F2F2F0F0F0F0FEFCDCDADAD",
      INIT_71 => X"AAAAAAAAAAA8888888AAAAAA88888AAAAAAAAAAAAAAAAACCCCCCECECECECECEC",
      INIT_72 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_73 => X"CCCCCCACADADACADACACACACCCCCCCCCACCCACACACAAAACCCACCCCCAAAAAAAAA",
      INIT_74 => X"CDCDADADADCDCDCDACCCCCCCACADCDADCDCDCCCCCCACCCCCADADACACADCDCDCD",
      INIT_75 => X"EFEFEFF111F1EFCFCFCDCDCDCDCDCFCFCFADADCDCDCDCDCDCDCDCDCDADADCDCD",
      INIT_76 => X"F1F111F1F1F1F1F1F1EFF1F1F1F1F1F111111111F1F1F1F1F1F1CFCFCFEFEFEF",
      INIT_77 => X"EFEFF1F1EFF1EFEFF1F1F1EFEFCFEFCFEFCFCDCDCDCDCDADCDCDCDEFEFF1F1F1",
      INIT_78 => X"EFCFCFCFF1F1F1EFF1EFEFCFCFCFCFCFEFEFEFEFF1F1F1F1F1EFEFF1CFCFCFCF",
      INIT_79 => X"CFCFEFEFEFEFCFCDCDCDCFCFCFCFCFCFCFCFEFEFEFEFEFF1F1F1EFEFEFEFF1F1",
      INIT_7A => X"ADADADADADADADADADCDCDCDADADADADADADADADADAFCFAFCDCFCDCDCDADADAD",
      INIT_7B => X"ADADADADADADCDCDADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7C => X"ADADADAFAFAFADADADADADAD8DAD8D8D8DAD8DADADADADADADADAD8C8DADADAD",
      INIT_7D => X"8AABADADAD8DADADADADADADADADADADADCDCDADAD8D8D8D8A8A8AAAADADADAD",
      INIT_7E => X"8B8A8A8B8D8D8DADADADAD8D8D8D8D8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_7F => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8DADAD8D8DADADADADAD8D8D8D8D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(49),
      ENBWREN => enb_array(49),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(49)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(49)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized66\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized66\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized66\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 50 to 50 );
  signal enb_array : STD_LOGIC_VECTOR ( 50 to 50 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00000000000000000000000010FFFFF01FF88000000000000800000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0FFF000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"00000000000000000000000000000000000000000000000000000003FFFFFFF8",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000FFFFFFFFF807FFFC00000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"07FFFF00000000C0000000000000000000000000000000000000000000000000",
      INITP_08 => X"000000000000000000000000000000000000000000000000000000FFFFFFFFF8",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000003E7FBDCFFF80FFFFC00000030400000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"07FEC00000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"000000000000000000000000000000000000000000000000000001010FC07FF8",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"000000000000000000003C600F80FFF003C00000000000000000000000000000",
      INIT_00 => X"CFCFADADADADCDADADADADADADADADADADADADADADCDCDADCDADADADADADADAD",
      INIT_01 => X"EFEFEFEF0FEFCDCDEFEFEFEFEFEFEFEFEFCFCFCFCDCDCFCDCDCDCDCDADADCDCD",
      INIT_02 => X"8688A8A8CACACACACAAACAAACACCCDCDADCDCDEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_03 => X"ADCDEF0F2F2F2E2F0E2F2F0E0CECEEEE0CEACACACACAAA8AAAAACCECECCCA888",
      INIT_04 => X"EDEDEF0FEFEDECEC0F0F0F0F0F0F0F0F0F0F0F0F0F0F2F2F2F0C0C0FEFCDCDAD",
      INIT_05 => X"AAAAAAAA8A8888A88888AA8A8A8A8AAAAAAAAACACCCCECECECECECECEDEDEDED",
      INIT_06 => X"ACACAAAAAAAAAAACCAAAAAAAAAAAACACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_07 => X"ADADADADADACACAACCCACAAACCACCCCCAAACCCACACAAAAACCACACACACACCAAAA",
      INIT_08 => X"CDCDCDCDCDCDADADCDCCACACADADCDCCADCDCDCDCDCDCDCCCCCCACACADACACAD",
      INIT_09 => X"CDCDCDCDEFEFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCCACACCDCDCD",
      INIT_0A => X"CFCFEFF1F1F1F1F1F1F1EFEFF1EFEFF1F1F1F1F1F1F1EFCFCFCFCDCDCFEFEFCF",
      INIT_0B => X"CFEFEFEFEFEFEFCFF1EFEFF1F1F1F1F1F1EFEFEFEFF1F1CFEFEFEFEFEFF1F1EF",
      INIT_0C => X"EFEFEFCFCFEFEFEFCFEFEFCFCFCFCFCFCFCFCFCFCFF1EFF1EFEFEFEFF1EFEFEF",
      INIT_0D => X"ADCDCDCFCFEFEFCFCDCFCFCDCDCFCFCFCFCFCFCFCFCFCDCDCFCFCFCFCFCFEFEF",
      INIT_0E => X"ADADADADADADADADADADADADADADADADCFCFCFCFCDADADADADADADADADADADAD",
      INIT_0F => X"ADADADADADCDCDCDCFCDADADADADADADADADADADCDADCFCFCDADADCFCFADADAD",
      INIT_10 => X"ADADADADAFADCFCFCFADAFAFADADAD8D8D8D8D8C8AABABABADADADAD8D8DADAD",
      INIT_11 => X"8A8A8A8AADADAD8DAAABABADADADADADADADADADADADADAD8D8B8B8D8DADADAD",
      INIT_12 => X"8A8A8A8A8A8DADADADADADAD8D8A8B6A8A6A6A6A6A8A8A8A8A8A8A8A8A8A8A6A",
      INIT_13 => X"8BAB8A8A8A8A8B8B8A8A8B8D8A8A8A8AAD8D8D8D8D8DADADADAD8D8D8B8B8B8B",
      INIT_14 => X"ADCDCDADADADCDADADADADADADADADADADADADADADCDCDADADADADADADADADAD",
      INIT_15 => X"EFEFEFEFEFEFCDCDEFEFEFEFEFEFEDEFCFCFCFCDCDCDCFCDCDCDCDCDCDCDCDCD",
      INIT_16 => X"CACACACACAAAAAAAAA88888888ACCDCDCDCFCDEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_17 => X"ADADCDEF0F2F0F0F0F0F0F0F0F0F0F0DECECECECEDECCCCCEEEFEFECCAAAA8A8",
      INIT_18 => X"0F0F0F0F0F0F0F0F2F2F0F0F0F0F0C0C0F0F0F0F0F0F2F31310F0F0F0FEFCDAD",
      INIT_19 => X"AAAAAAAA8A8A88A8AAAA8A8AAAAAAAAACACCCCCCECECECECECEDEDEDEDEF0F0F",
      INIT_1A => X"ACACAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1B => X"CDCDACAAACACACACCCCCAAAAACACACACACACACACACAAAAACCACAAAAAAAAAAAAA",
      INIT_1C => X"CDCCCCCDCDCCACCCADACACACADADCDCCACADCDADADCDCDCCCCCCCCCCCDACACAD",
      INIT_1D => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDACACADCDCD",
      INIT_1E => X"CFADCDCFEFF1F1F1F1EFEFEFEFEFEFF1F1EFEFEFEFEFEFCFCFCDCDCDCFCFCDCD",
      INIT_1F => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFF1F1F1F1F1EFEFF1F1EFEFEFEFEFEFEFF1CF",
      INIT_20 => X"EFEFEFEFEFEFEFCFCFEFEFEFEFEFCFEFEFEFCFEFEFEFEFEFEFEFCFEFEFEFEFEF",
      INIT_21 => X"ADADADCDCDCFEFEFEFEFCFCFCDCDCDCFCFCFCFCDCDCDCDCDCDCFCFCFCFCFCFCF",
      INIT_22 => X"ADADADADADADADADADADADADADADADADADAFADADADADADADADADADADADADADAD",
      INIT_23 => X"ADADCFAFADADCDCDCFCFCFCDADCDCDCDCFCFCFCFCFCFCFCFCFCDCFCFCFCFCDCF",
      INIT_24 => X"ADADADADADADADADADADADAFADADADAD8D8D8D8A8A8A8BABABADADADAD8DADAD",
      INIT_25 => X"8888888A8AADADADABAAAAABABABADADADADADADADADADADADADADADADADADAD",
      INIT_26 => X"8D8B8A8A8A8B8B8D8D8D8D8D8A8A8B6A6A6A6A6A6A6A8A8A8A8A686868686868",
      INIT_27 => X"8A8BAB8BAD8D8B8B8B8A8D8D8D8D8D8AADADAD8D8DADADADADADAD8D8D8D8B8B",
      INIT_28 => X"ADADADADCDCDCDCDADADADADADADAD8DADADADADADADADADADADADADADADADAD",
      INIT_29 => X"EFEFEFEFEFEFEFEFCFEFEFCFCDCDCDCDCFCFCFCDADADCDADADCDCDCDCDCDCDCD",
      INIT_2A => X"ECECCACACAACACACAA8A8888AACFCFCDCDCFEFEFEFEFEFEFEFEFEFEFEFEFEDCD",
      INIT_2B => X"ADADCDEDEF0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0F0FEDEFEDEDEFECECCCECEC",
      INIT_2C => X"0F0F0F0F0F0F0F0F0E0E0E0E0F0F0F2F0F0F2F2F0F0F2F2F0F0F0F0F0FEFCDCD",
      INIT_2D => X"8A8A8A8A8A8AAAAAAAAAAAAACACCCCECECECECECECECECED0D0D0D0D0F0F0F0F",
      INIT_2E => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_2F => X"CDCAAAAAAAACACACCCACACACACACACACACACACACACCCCCCCACCCCCACACAAAAAC",
      INIT_30 => X"CCCCCCCCCCCCCCCCADACACACADADCDCCACACADACACACCCCCCCCCCCCCCCACACCC",
      INIT_31 => X"CDCDCDCDCDADCDCDCDCDCDCDCDCDADADADCDCDCDCCCDCDADACADCDADADADCDCD",
      INIT_32 => X"CDCDCDCDEFEFEFEFEFEFEFEFEFEFCFCFCFCFCFCFCFCFCFCFCDCDCDCDCDCDCDCD",
      INIT_33 => X"EFEFEFEFEFF1F1F1F1F1F1F1EFEFF1F1EFEFEFEFCFCFCFCFCFCFCFCFEFEFEFCF",
      INIT_34 => X"CFCFEFEFEFEFEFF1EFEFEFEFF1F1EFEFEFEFEFEFEFEFF1F1F1F1F1EFEFEFEFEF",
      INIT_35 => X"ADADADADADADCFCFCFCFCFCFCFADADADADCDCDCDCDADADCDCDCFEFCFCFCFCFCF",
      INIT_36 => X"CFCDADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_37 => X"ADADADADADADCDCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFCDCFCFCFCFCFCFCF",
      INIT_38 => X"ADADADADADADADADADADADADAD8DAD8D8D8D8A8A8A8A8B8DABABADADAD8D8DAD",
      INIT_39 => X"688888688A8AABADAD8A8A8A8A8AADADADADADADADADADADADADADADADADADAD",
      INIT_3A => X"8D8D8D8D8A8B8B8B8B8B8A8A8A8A8B8B6A6A6A6A6A6A6A6A6A68686868686868",
      INIT_3B => X"8A8A8A8A8B8B8A8A8B8B8D8D8D8D8D8DADAD8DAD8DADADAD8D8DAD8D8D8D8D8D",
      INIT_3C => X"ADCDCDCDCDCFCDADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3D => X"EFEFEFEFCFCFCFCFCFCFCFCDCFCFCDCFCFEFCFCFADADCDCDCDCDCDCDCDADADAD",
      INIT_3E => X"A8A88688AAACACACACAAAAACCDCFCFCFEFEFEFEFEFEFEFEF0F0FEFEFEFEFCDCD",
      INIT_3F => X"ADADCDCCEC0C2F2F0E0E0E0E0E0F0F0F2E2E2F4F2F2F0F0DEDECCAAAA8A8A8A8",
      INIT_40 => X"0F0F0D0F0F0F0C0C0C0C0E0F0F0E0F0F0F0E0F0F0F0F2F0F0F2F2F0F0FEDCDCD",
      INIT_41 => X"8A8A8A8AAAAAAAAACACCCCCCEDEDECEDECECECEDEFEFEDED0D0D0F0F0F0F0F0F",
      INIT_42 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8AAAAAAAAAAAAAAAAAAAAAAAAA8A8A",
      INIT_43 => X"CBCAAAAAAAAAACAAACACAAACACACACACACACAAACACCCCCCCAAACACACACAAAAAA",
      INIT_44 => X"CDCDCDCDCDCDCCCCCCCCACACACACACACACACADACACACACACCCCCCCCACACCCCCD",
      INIT_45 => X"CDCDADCDCDCDCDCCCDCDADCCCDCDACCDACADADCDCDCDADADADADADADCDCDCDCD",
      INIT_46 => X"CFCDCDCDCFEFEFF1F1EFEFCFCFCDCDADCDCDCDCDCDADCDCDCDCDCDCDADADCDCD",
      INIT_47 => X"EFEFF1EFEFEFEFEFF1EFF1F1F1F1F1EFF1F1F1EFEFEFEFEFCFCFCFCFCFCFCFCF",
      INIT_48 => X"CFEFEFEFCFCFCFD1F1F1F1EFF1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1",
      INIT_49 => X"ADADADADADADADADCDCFCFCFCFCDADADAAADCDCDCDAAAAAACDCDCFCFEFEFEFEF",
      INIT_4A => X"CFCDCFCDADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4B => X"ADADADADADCFCFADCDCDCFCFCFCDCDCDAFADADAFAFAFADADADADADAFCFCFCFCF",
      INIT_4C => X"ADAFAFADADADADADADADADAD8DADAD8D8D8B8B8B8D8D8D8DADADADADADADADAD",
      INIT_4D => X"68686A6A6A8A8AAAAA8A8A8A8A8A8B8A8D8DADADADADADADADADADADADADADAD",
      INIT_4E => X"8D8D8D8D8B8B8B8B8B8B8A8A8A8A8A6A6A6A6A6A6A6A6A6A6A68686868686868",
      INIT_4F => X"8A8A8A8A8B8B8B8B8D8D8D8D8D8D8D8D8BADADAD8DADAD8D8D8D8D8D8D8D8D8D",
      INIT_50 => X"ADCDCDCDCDCDADADADADADADCDCDCDCDADADADADAD8DADADADADADADADADADAD",
      INIT_51 => X"EFEFEFEFCFCFCFCFCDCDCDCDCFCFCFCDCFCFCFCFCDADCDCFADCDCDCDCDCDADCD",
      INIT_52 => X"AAAA888AACADAAAAAAACACCDCDCFCFEFEFEF1111EFEFEFEFEF0FEFEFEFEFEFCF",
      INIT_53 => X"CDCDCDCD0D2F2F2F4F2F2F2F2F2F2F0E2E2E4E2E2E0CECCACACACACACACACACA",
      INIT_54 => X"0F0F0F0F0CEC0C0F0F0FEF0F0F0FEDEF0F0F0F0F0F0F2F0F2F2F0F0F0FEFCDCD",
      INIT_55 => X"AAAAAAAAAACACCCCCCEDEDEDECECECECECECEDEDEFEF0F0F0F0F0FEFEF0F0F0F",
      INIT_56 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAA8A8A8A8A8A8A8A8A8A8A",
      INIT_57 => X"CACAAAAAAAAAACAAACACACACACACAAAAAAAAAAAAAAAAAAAAACACACACACACAAAA",
      INIT_58 => X"ADADADADACCDCDCDACACACACACACACACACADADACAAACACACCCCCCAAACACCCCCC",
      INIT_59 => X"CDACACADADADCDCDCDCDACCCCDCDACCDACCCCCCDCDCDADACADADADCDCDCDCDCC",
      INIT_5A => X"CFEFCFCFEFEFEFEFEFCFCDCDCDCDCDCDCDCDADADADCDCDADCDCDCDCDADADCDAC",
      INIT_5B => X"F1F1F1F1F1F1EFEFEFEFEFEFF1F1F1EFF1F1EFEFEFEFEFEFD1F1EFCFCFCFCFCF",
      INIT_5C => X"CFCFCFCFCDADCFCFCFEFF1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1",
      INIT_5D => X"ADADADADADADADADCDCDCFEFEFCDCDADADCDCDCDCDCDCDADCDCDCFCFCFCFCFCF",
      INIT_5E => X"CDCDCDCDCDCDADCDADCFADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5F => X"ADCFCFCFCFCFCFCFCFCFCFCFCFCDCDCDADADADADADADADADADADADADADADCDCF",
      INIT_60 => X"ADADADADADADADADADADADADADADAD8DAD8D8D8DAD8D8D8DADADADADCFAFADAD",
      INIT_61 => X"6868686A6A6A8A8A8A8A8A8A8A8A8A8A8A8A8D8DADADADADADADADADADADADAD",
      INIT_62 => X"8D8D8D8D8D8B8B8B8B8B8A8A8A8A8A8A8A8A8A8A6A6A6A6A8A68686868686868",
      INIT_63 => X"8A8A8A8A8A8A8A8A8A8D8D8A8A8A8D8D8B8BADADADAD8D8D8D8C8A8B8B8B8D8D",
      INIT_64 => X"ADADCDADADADADADADADADADADCDCDCDADADADADADADADADADADADADADADADAD",
      INIT_65 => X"CFCFCFCDCDCDCFCFCDCFCFCFCFCDADADCFCFCDCFCFCDCDCDADADCDCDCFCDADAD",
      INIT_66 => X"AA88AAACADADADADAAACACCDCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_67 => X"CDADCDCDEF0F2F2F31312F2F0F0F0FED0C0CECCACAA88888A8A8AAAACACACAAA",
      INIT_68 => X"EFEFEFEF0F0F0F0F0F0FEFEFEFEDEDEFEF0F0F0F0F0F0F0F0F0F0F0F0FCFCFAF",
      INIT_69 => X"AACACCCCCCCCECECECECECECECECEDEDEDEDEDEFEFEFEF0FEDEFEFEDEDEDEF0F",
      INIT_6A => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA88888A8A8A8A8A8A8AAAAAAAAAAA",
      INIT_6B => X"ACAAAAAAAAACACACACACACACACACACACACAAAAACAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6C => X"ADADACAAAACDCCCCACACCCCCCCADACACAAACAAAAAAACACACCCCCAAAACCCCCCCC",
      INIT_6D => X"CDCDCDADADADCDCDACCCCCCCCCCCCCACACCCCDCDCDCCACACCDCCCCCCCDCDCCAC",
      INIT_6E => X"CDCDCDCDCFEFCFCFCDADADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADCDCDCD",
      INIT_6F => X"F1F1F1CFCFF1F1F1F1F1F1F1F1F1F1F1F1F1EFEFEFEFEFEFCFEFEFCFCDCDCDCD",
      INIT_70 => X"CFCFCFCDADADADCDCFCFCFEFEFCFCFCFEFEFEFEFEFEFEFEFF1F1F1EFF1F1F1F1",
      INIT_71 => X"ADADADADADADADADADCDCDEFEFCFCFCFCDCDCDCDCDCFCFCFCDCFCFCFCFCFCFCF",
      INIT_72 => X"CDCDADADCFCFADCDADCFCFADCFCFCFCFCDADADADADADADADADADADADADADADAD",
      INIT_73 => X"ADADADCFCFCFCFCFCFCFCFCFCDCDCDCDADADADADADADAD8DADADADADADADADCD",
      INIT_74 => X"ADADADADADADADADADADADADADADADADADADADADAD8D8D8DADADADADCDCFCFCD",
      INIT_75 => X"886888888A88888A8AACAD8A8A8A8A8A8A8A8A8B8B8D8D8B8D8DADADADADADAD",
      INIT_76 => X"8D8D8D8D8D8D8D8D8A8A8A8B8B8B8B8B8A8A8A8A8A8A6A6A8A8A8A6868686888",
      INIT_77 => X"6A6A6A6A8A6A6A8A8A8A8A8A8A8A8A8A8A8A8B8B8BAD8D8C8D8D8B8B8B8B8B8D",
      INIT_78 => X"ADADADADADAD8BADADADADADADADCDCDCFADADADADADADADADADADADADAD8D8A",
      INIT_79 => X"CFCFCFCFCFCFCFCFCDCFCFCFCFCFCDCDCDCDADCDCFCFCDCDCDCDCFCFCDCDADAD",
      INIT_7A => X"6888AAADADADADADAACDCDCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_7B => X"ADADADACCCED0F0F0F0FECECECEDEDCCECECCAAAAAAAAAAAAACACACACAAAAA88",
      INIT_7C => X"EFEFEFEF0F0F0F0F0DEFEFEFEFEFEFEF0F0F0F0F0F0F0F0F0F0F0F0FEFEFCDAD",
      INIT_7D => X"CCCCEDEDEDECECECEDECECEDEDEDEDEDEFEF0F0F0F0FEFEDEF0F0FEFEDEDEDEF",
      INIT_7E => X"AAAAAAAAAAAAAAAAAAAAAA8A8AAAAAAA8A8AAAAAAAAAAAAAAAAAAAAACCCCCCCD",
      INIT_7F => X"ACACAAAAAAACACCCAAAAAAACACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(50),
      ENBWREN => enb_array(50),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(50)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(50)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized67\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized67\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized67\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 51 to 51 );
  signal enb_array : STD_LOGIC_VECTOR ( 51 to 51 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0060000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000004FF8640007FFC",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"000000000000000000008000000601DC00980000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0080000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000030000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000007DC0000803C00000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"000000000000000000000000000000000000000000000000000000000000001C",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000003C001E0000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ACACACACACCCCCCCAAACACACCDADACACAAAAACACACACACACAACCCCACACACACAC",
      INIT_01 => X"CDCDCDADADACCDCDCCACCCCCCCCCCCACCCCCCCCCCCCCCCCCACCCCCCACACCACAC",
      INIT_02 => X"CDCDCDCDCDCDCDADCDCDCDCDCDCDCDADCDCDCDCDCDCDCDCDCDCDCDCDACADCDCD",
      INIT_03 => X"F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1F1EFCFCFCFCFCDCDCDCDCDEFCDCDCDCDCD",
      INIT_04 => X"CFCFCFCFCFCFCFEFCFCFCFCFCFCFCFCFCFCFCFEFEFEFEFCFEFEFEFEFEFF1EFF1",
      INIT_05 => X"ADADADADADADADADADADCDCDCFCFCFCFCFCFCFCFCFCDCDCFCFCFCFCFCFCFEFEF",
      INIT_06 => X"ADADADADCDCFCDADADADADADADADADADCDCDADADADADADADADADADADADADADAD",
      INIT_07 => X"ADADADADADADADADADADADADADADADADADADADADADADADADAD8D8D8DADADADAD",
      INIT_08 => X"ADADADADADADADADADADAD8D8D8DADADADAD8D8D8D8D8D8D8DADADADADADCFCD",
      INIT_09 => X"888888888888888A8AAAACAD8A8AABAD8B8B8D8D8D8D8D8D8DADADADADADADAD",
      INIT_0A => X"8B8D8B8B8D8D8D8D8D8D8D8B8B8B8B8B8A8A8A8A8A8A8A8A8A6A6A6A68686868",
      INIT_0B => X"6A6A68686A68686A6A6A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8B8B8B8A8A8A8C",
      INIT_0C => X"ADADADADADADADADCDADADADADADADADADADADADADADCDCDADADADADADAD8C8D",
      INIT_0D => X"CFCFCFCFCFCFCDCFCFCFCFCFCFCFCFCFCDCFCDADCFCDCDCDADADCFCFADADADAD",
      INIT_0E => X"88AACDAD8DADADADCDCFEFEFEFEFEFEFEFEFEFEFCFCFCFCFEFEFEFEFEFCFCFCF",
      INIT_0F => X"CDADAAAACAECEDEFEC0C0DECEAEACACAA8A8AAAAA8A8AAA8CACACACACAA88888",
      INIT_10 => X"ED0FEDEDECCCECEDEDEDCCCCEDEDEDEDED0F0F0F0F0F0F0F0F0F2F2F2F0FEDCD",
      INIT_11 => X"EDEDEDEDEDECECECEFEDEFEFEF0FEFEF0F0F0F0F0F0F0F0F0FEFEDEDED0F0FEF",
      INIT_12 => X"AAAAAAAAAAAAAAAAAA8A8A8A8A8A8A8A8A8AAAAAAAAACCCCCCCCCCCDEDEDEDED",
      INIT_13 => X"ACACACACACACAAAAAAAAAAACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_14 => X"ACACACACACACACACACACACAAACADACACAACCCCACACACACACACACACACACACACAC",
      INIT_15 => X"CCCCCCACCDACCCCCCCACCCCCCCCCCDACCCCCCCCCCACCCCCCACCCCCCAAAACACAC",
      INIT_16 => X"CDADCDCDCDCDADADCDCDCDCDCDADADADCCCDCDADCDCDCDCDADACACADCDCDCDCD",
      INIT_17 => X"CFCFEFEFEFF1F1F1F1EFEFF1EFCFCFCFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_18 => X"F1F1F1F1F1EFEFEFEFEFEFCFEFCFCFCFCFCFCFEFEFEFCFEFCFEFEFEFEFEFCFD1",
      INIT_19 => X"ADADADADADADADADADADADCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFEF",
      INIT_1A => X"ADADADADADADADADADADADADADADADADADCDCFCFCFADADAFCDADADADADADADAD",
      INIT_1B => X"CDCFCDCDADADADADADADADADADADADADADADADADADADADAD8D8D8DADADADABAD",
      INIT_1C => X"8D8D8D8DADADADADADADADADADADADADADAD8D8D8DADADADADADADADADADADAD",
      INIT_1D => X"6A686888888A8A8A8A8AAAADADADADAD8DADAD8D8D8D8DADADADAD8DADADAD8D",
      INIT_1E => X"8A8B8B8A8B8D8D8D8D8D8D8D8B8B8B8B8A8A8A8A8A8A8A8A8A6A6A6A6A6A8A68",
      INIT_1F => X"8A8A8A6A8A6A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8B8B8A8C8C",
      INIT_20 => X"ADADADADADADADADCDCDADADADAD8D8D8D8B8BADADADADCDADADADADADADADAD",
      INIT_21 => X"CDADCDCFCFCDCDCFCFCDCDCFCFCFCFCDCDCDCDCDCDCDADCDADADADADADADADAD",
      INIT_22 => X"CCCFCFCDCDCFCFEFEFEFEFEFEFEFCFEFEFEFEFEFEFEFCFCFCDCDCFEFEFCFCDAD",
      INIT_23 => X"AA8A8AACCCCCEDED0CECEC0C0CECAA888888888888888888A8AACACACAA8A8AA",
      INIT_24 => X"AA8888AAAACACAECECECECECEC0C0DECECCACACAECECEA0C510CEC0C0F0DCAAA",
      INIT_25 => X"EDEDCDEDEDEDEFEDEFEFEFEFEFEDEDED0FEDEDEDEDECECECECECCCCCEDECCACA",
      INIT_26 => X"8A8A8AAAAAAAAAAA8A8AAAAAAAAAAAAACACACCCCCCCCCDCDCCCCEDEDCCCDEDED",
      INIT_27 => X"ACACACAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_28 => X"ACACACACACACACACACACACACACAAACAAACACCCCCCAAAACAAACACAAACACAAAAAC",
      INIT_29 => X"CDCDCDCDCCACACCCACACACACACACACACCCCCCCCCCCACACACCCCACCCCAAAAACAC",
      INIT_2A => X"CDCDADADADCDCDCDACACCDCDCDCDCDCDCDCDADACADADCDCDCDCCCACACCCDCDCD",
      INIT_2B => X"EFEFCFCFCFCFCFCFCFCFCFCFCFCFCDADADCDCDCDCDCDCDCDADCDCDCDCDCDCCAC",
      INIT_2C => X"CFCFCFEFEFEFEFF1F1F1CFCDCDCFCFEFEFF1EFEFEFEFCFF1EFEFCFCFCFCFEFEF",
      INIT_2D => X"AFADADADADADADADADADADADCFCFCFCFCFCFCFCFCFCFCFCDCFCFCFCFCFEFEFEF",
      INIT_2E => X"ADADADADCFCFADADADADAFAFADADADADCDCDCFCFCFCFCFCFCFCFCFCFCFCDCDCD",
      INIT_2F => X"ADCDCDCDCDCDADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_30 => X"8D8D8D8DADADADADADADADADADADADADADAD8D8D8DADADADADADADADADADADAF",
      INIT_31 => X"6A6A6A8A68688A8A8C8A8AABADAD8D8D8D8D8D8DADADAD8D8D8D8D8D8D8D8DAD",
      INIT_32 => X"8D8D8A8B8D8D8D8B8D8DADADAD8D8D8D8D8B8A8A8A8A8A8A8A8A8A8A8A8A8A68",
      INIT_33 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8D8D",
      INIT_34 => X"ADADADADADADADADCDCDCDADADAD8B8B8A8A8A8DADADADADADADADADADADADAD",
      INIT_35 => X"CFCDCDCDADADCDCDCFCFCFCDCDCDCDCDCDCDCDCDADADADADADADADADADADADAD",
      INIT_36 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFCFCFCFEFCFCFCFCFCF",
      INIT_37 => X"8A8AACACCACAEAEA0AEACACAA8A888888888AAA8A8A8AACCCCCCCCCCCDCCCCCC",
      INIT_38 => X"AAAACACACACACAEAEAECECECEAEC0C0CEACACACAEAEACACAEAC8C8C8A8A88888",
      INIT_39 => X"EDEDEDEDEFEFEFEFEDEDEDEDEDEDEDEDEDEDEDEDECCCCCAAAAA8A8AAAAA8AAAA",
      INIT_3A => X"8A8A8AAAAAAAAAAAAAAAAAAAAAACCCCCCCCCCDCCCCCCCDCDEDEFEFEDEDEDEDED",
      INIT_3B => X"ACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAA8A8A",
      INIT_3C => X"ACACACCCACAAACACACACACACACACACAAACACCCCCAACCCCACAAAAAAAAAAACACAC",
      INIT_3D => X"ACCDCDCCCCCCCCCCACACACACACACACACAAAAACCCACAAAAACCCCACCCCCCCCCCCC",
      INIT_3E => X"CDCDADADADCDCDADCDCDCDCDCDCDCDCDCDCDCDACADACACCDADCDCDCDCDCDCDCC",
      INIT_3F => X"CFCFCFCDCDCDCDADCDCDCDCDCDCDCDCDADCDCDADCDCDADCDCDCDCDCDCDCDADCD",
      INIT_40 => X"CFCFCFCFEFEFCFCFCFCFCDCDADCDCDCFCFCFCFCFEFEFCFCFEFEFEFCFCFCFEFEF",
      INIT_41 => X"CFCFCFCFCDCDCFADCFCFCFCFCFCFCFCFEFCFCFCFCDADCDCDADCDCFCFCFCFCFEF",
      INIT_42 => X"AFAFCFCFCFCFCDCFCFCFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_43 => X"ADCDCDCDCFCFCDCDADADADCDCDADADCFCFCFADADADADADADADADADADADADADAD",
      INIT_44 => X"ADADADADADADADADADADADADADADAD8DADAD8D8D8D8DADADADADADADADADADAD",
      INIT_45 => X"8A8A8A8A8A8A8A8A8A8B8DADADADAD8D8D8DADADADADADADADADADADADADADAD",
      INIT_46 => X"8D8D8D8D8D8D8D8D8B8D8D8D8DADAD8D8D8D8D8D8D8B8B8B8B8D8D8C8A8A8A8A",
      INIT_47 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_48 => X"ADADADADADADADADCDADADADADAD8B8A8BADADADADADADADADADADADADADADAD",
      INIT_49 => X"ADADADADADADCDCFCFCDCDCDCDCDCDCDCFCDADADADADADADCDCDCDADADADADAD",
      INIT_4A => X"EFEFEFEFEFEFCFEFEFEFEFCFCFEFEFEFCFCFEFCFCFCFCFCFCDCFCFCDCDCFCFCD",
      INIT_4B => X"ACACACACCAEC0E4E510CCAAAAAA8A8CACACCECECECCCCCEECDCDCCCDCFEFEFEF",
      INIT_4C => X"EF0F0F0F0F0FEC0C0F0EECECECECECECECECECECECCCCAAACACACAEC0EECCCCC",
      INIT_4D => X"EDEFEFEFCCCCEDEDEDEFEFEDEDEDEDEDCDCCEDEFEDEFEFCCCAAAAAAAA8AACCEC",
      INIT_4E => X"8A8AAAAAAAAAAAAACCCCCCCCCCCDCCCCCDCCCCCDCDCDEFEFEFEFEDEDEDEFEFEF",
      INIT_4F => X"ABAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A8A",
      INIT_50 => X"ACACCCCCAAAAAAACACACAAACACAAACACACACACACAAACACAAAAACACAAAAAAAAAA",
      INIT_51 => X"ACCDCCCCCCCCACACACACACACACACACACCCACACACACACAAAACCAAAACACACACCCA",
      INIT_52 => X"CDCDCDCDADADADCDCDCDCCACACACACACADACCDCDCCCCACACACACCDCDCDCDCDCC",
      INIT_53 => X"CDCDCDCDCDADADADCDCDCDCDADADCDCDADCDADADADADADADACACCCCDCDCDADAD",
      INIT_54 => X"CFCFCDCDCDCFCDADADADADADCDADCDCDADCDCDCDCFCFCFCFCFCFEFEFEFCFCFCD",
      INIT_55 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCDCDCDADADADCDADCDCFCFCDADADCD",
      INIT_56 => X"AFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_57 => X"ADADADADCDCFCFCFCFCFCFCFCFCDCFCFCFCFCFCFCFCFADADADADADADADADAFAF",
      INIT_58 => X"CDCFCFCFCFCDADADADADADADAD8D8D8D8D8D8D8D8D8B8BABABADADADAB8B8B8B",
      INIT_59 => X"8D8A8A8A8B8D8D8D8DADADADADADAD8D8DADADADADADADAFADAFAFAFAFAFAFAF",
      INIT_5A => X"8D8D8D8D8B8B8B8B8B8D8D8B8DADADADADADAD8D8D8D8D8D8D8DADADADADADAD",
      INIT_5B => X"8A8A8A8A8A8A8A8A6A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8B",
      INIT_5C => X"ADADADADCDCDCDCDADADADADADADADADADADADADADAD8DADADADADADAD8AADAD",
      INIT_5D => X"ADADADCFCFCFCFCFCFCDCDCDCDADCDCFCDADADADADADADADADADADADADADADAD",
      INIT_5E => X"EFEFEFEFEFCDCDCDCDCFCFCDCDCFCFCFCFCFCFCFCDCDCFCFCFADADADADCDADAD",
      INIT_5F => X"AAAA8A8888AACAEAEACACACACAECECECECECECECEFEFCDCDADCDCDCDCFEFEFEF",
      INIT_60 => X"8888A8A8A8AAAAAAAAAAAAA8A8A8A8AAAACAAAAAAAAACACCECECEC0C0E0FEFEC",
      INIT_61 => X"EFEFEDCDCCCCEDEFEFEDEDEDCCCCCCAAAAAAAAAAAAA888888888888888888888",
      INIT_62 => X"AAAAACCCCCCCCCCCCCCCCCCDCDCDEDEDCDCDEDEDEFEFEFEFEFEFEFEFEFEFEFED",
      INIT_63 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA88A8A8A8A8A8A8A8A",
      INIT_64 => X"ACACACCAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACACAAAAACAAACACAAAAAAAAAAAA",
      INIT_65 => X"ADCDCCCCCCACACACACACACACACACACACACCCACACACACACACACACCCCCAAAACACD",
      INIT_66 => X"CCCCCDCDCDCDCDCDCDCDCDCDCDADACACACAACDCDCCCCADACAAACCCACAAACCCAC",
      INIT_67 => X"ADADCDCDCDCDCDCDCDCDCDCDCDCCCDCDADADADACACADADADACACACCCCDCCADAD",
      INIT_68 => X"CDCDADADCDCDADADADADADADCDCDCDCDADCDCDADCDCDCDCFCDCDCDCDCDCDADAD",
      INIT_69 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCDADADADADADADADADADCDADCDCDCDADADADAD",
      INIT_6A => X"ADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6B => X"8AABADADADADCDCDCFCFCFCFCFCFCFCFADAFCFCFCFCFCFCFCFADADCFADADADAD",
      INIT_6C => X"ADADADADADADADADADADADADAD8D8D8DADAD8DADAD8B8BAB8A8B8BABABABAB8A",
      INIT_6D => X"ADADADADADADADADADADADAD8D8D8D8A8A8A8BADADADADADADADADADADADADAD",
      INIT_6E => X"AD8D8D8D8D8D8D8D8B8D8B8B8B8B8DADAD8D8D8D8D8D8DADABADADADADADADAD",
      INIT_6F => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8B8B8A8A8A8B8D",
      INIT_70 => X"ADADADADADADCDCDADADADADADADADADADADADAD8D8DADADADADADADADADADAD",
      INIT_71 => X"CDCDCFCFCFCFADCDCDCDCDCDCDADCDCFADADADADADCFCFADADADADADADADADAD",
      INIT_72 => X"EFEFEFEFEFCFCDCDCDCFCFCFCFCFADAFCFADADADCDCDADADADAFAFADADADADCF",
      INIT_73 => X"AAA888888888AACACACAEC0C0C0C0CCCCAA8A8A8CCCDADADADCDCDCFCFEFEFEF",
      INIT_74 => X"6868886868888888688888888888868888A8A8CACACAEAECECEC0C0C2D2FEDEC",
      INIT_75 => X"EDEDCDCDCDCCCCCACCCCCCCAAAAA888888886666888888886688886888888886",
      INIT_76 => X"CCCCCCCCCCCCCCCDCCCDEDEDEDEDEDEDEDEFEFEFEFEFEFEFEFEFEFEFEDEDEDED",
      INIT_77 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAAACC",
      INIT_78 => X"ACACACACAAACACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_79 => X"ADADACCCCCCCCCACACACACACCCACACCCACACACACACACACAAACACACACACAAACAC",
      INIT_7A => X"CCCCCCCCCCCDCDCDCCCCCCACACACACACACACCCCCCACCACACAAACACAAAAACCCCC",
      INIT_7B => X"ADADADADCCCCCDCDCDACCDCDCDCDCDCDACACACACACACACACADACACACACACCCCC",
      INIT_7C => X"ADCDCDCDADADACACCDADADADCDCDCDCDCDCDCDCDCDCDCDADCDCDADADADADADAD",
      INIT_7D => X"CFCFCFCFCFCFCFCFCDCDCDCDCDCDADADACADACADADADCDCDCDADADADADADADAD",
      INIT_7E => X"CFCFCFCFCFCFCFCFCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7F => X"ABADADADADADADCDCDCDCFCFCFCFCDCDAFAFAFAFADADADADADADADCFCFCFCFCF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(51),
      ENBWREN => enb_array(51),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(51)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__61\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(51)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized68\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized68\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized68\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 52 to 52 );
  signal enb_array : STD_LOGIC_VECTOR ( 52 to 52 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"00FF000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000001FFE",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"00000000000000000000000000003FFE00070000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"000000000000000000000000000000000000000000000000000FC00000003FFE",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"000000000000000000000000000004F800000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000100000001FF0000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"000000000000000000000004007F000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADADADADADADAD8D8D8D8DADADADADADADADADADADADADABABABABADADADAD",
      INIT_01 => X"ADADADADAD8D8D8DADADAD8D8D8D8D8A8A8A8AADADADADADADADADADAD8D8D8D",
      INIT_02 => X"8D8D8D8D8D8D8D8D8B8D8B8B8B8B8DADAD8D8D8D8D8D8D8D8BABADADADADADAD",
      INIT_03 => X"8A8A8A6A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8A8B8B8B8B8B8B8B8B",
      INIT_04 => X"AFADADADADADADCFADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_05 => X"CFCFCFCFCFADADCFCDCDCDCDCDADADADADADADCDCDCFCDADADADADADADADADAD",
      INIT_06 => X"CFCFCFCDCFCFCFCDCFCFCFCFCFAFADADADADADADCDCDADADADADADADADADADAD",
      INIT_07 => X"AA8A8AACACACCCED0E0C0E2E2E0C2E2EECCAAAAACDAD8CADCDCDCDCFCFCFCFEF",
      INIT_08 => X"888888888888888888888888888888A8A8A8CA0C0E0C2C2C2E51502E4E2F0CEC",
      INIT_09 => X"CCCCCCAACAAAAAAAAAAAAAAAAA888888A888888888AAAA888888888888A8A8AA",
      INIT_0A => X"CCCCCCCDCDCDCDEDEDEDEDEDEDEDEDEFEDEDEFEFEFEFEFEFEFEFEDCDCDCDEDED",
      INIT_0B => X"AAAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAACACCCCDCDCDCD",
      INIT_0C => X"ACACACACACACACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0D => X"ACACCCCCCCCCCCACACACCCCCCCACAACCACAAAAACACACACAAACACACAAAAAAAAAA",
      INIT_0E => X"CCCCCCCCADACACACCDCDCCACACACACACACACACCCAAACAAACAAACACACACACCCCC",
      INIT_0F => X"ADADCDCDCCCCACACCDADCDCDCDCDCDCDADACACACACADADACADADACACACACACCC",
      INIT_10 => X"ACACACACCCCCACACADADADADADACACACCCCDCDCDCDCDADADADADCDCDCDCDADAD",
      INIT_11 => X"CFCFCFCFCFCFCFADCDADADCDADADADADACACACADADADADCDCCADADADADCCCCCD",
      INIT_12 => X"CFCFCFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_13 => X"ADADADADCDADADCFCDCFCFCFCFCFCDADADADADADADADADADADADADCDCFCFCFCF",
      INIT_14 => X"ADADADADAD8D8D8D8D8D8D8DADADADADADADADADADADADADADADADADADADADAD",
      INIT_15 => X"ADADADADADADADADADADAD8D8D8D8D8DADADADADADADADADADADADADADADADAD",
      INIT_16 => X"8D8D8D8D8D8D8DADADADADADADADADADADAD8D8D8D8D8D8D8B8DADADADADADAD",
      INIT_17 => X"8A8A8A6A686868686A6A8A8A8A8A8A8B8B8A8A8A8A8B8A8A8A8BADADAD8B8B8D",
      INIT_18 => X"CFADADADADADADCDCDCDADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_19 => X"CFCFCFCFADADADADCFCDADADADADADADADADADADADCDCDCDCDADADADADADADAD",
      INIT_1A => X"CFCFCFCFCDCDCDADCFCFCFCFCFADADADADADADADCFCFCDCFCDCDADADADADCFCF",
      INIT_1B => X"CDACACACCCCCCCCCEFEECCCCED0F0F0FCFCDCDCDCFADADADCFCDCDCFCFCFCFCF",
      INIT_1C => X"AACCCACACACACACAAACACAAAAAAACAECECEC0C2F2F2E2E4E4E70704E2E2E0EEC",
      INIT_1D => X"EDEFEFEDCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCCEFCCAAA8AAAACACACACC",
      INIT_1E => X"EDEDCDCDEDEDEDEDEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEDEDEDED",
      INIT_1F => X"AAAAAAAAAAAA8A8A8AAAAA8A8A8A8A8A8A8AAAAAACADADADCDCDCDCDCCCCCCCD",
      INIT_20 => X"AAACAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_21 => X"ACACACCCCCACACACACCCCCCCCCACAACCCCAAAAACACAAAAAAACCCACAAACACAAAA",
      INIT_22 => X"ACACACACACAAACACAAACAAAAAAAAAAAAACACACACACACAACCADACACACACACACCC",
      INIT_23 => X"ACACCDCDACACACAAADACADADAAAAAAADADACACACACCDCDCCADADACACADACACAC",
      INIT_24 => X"ADADACACACACACACADADADADADACACACCCCCCDCDABACADCDACACACACCCACADAD",
      INIT_25 => X"CFCFCFCFCDADADADCDADADAAACACACAAADADADADADADACACACADADADADACCDCD",
      INIT_26 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_27 => X"ADADADADADADADCDADADCDCFCFCFCFCFCFADADADADADADADADADADCDCFCFCFCF",
      INIT_28 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD8DADAD",
      INIT_29 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2A => X"8B8B8B8A8A8A8A8BADADADADADAD8D8DADADADAD8DADADADADADADADADADADAD",
      INIT_2B => X"8A8A8A8A8A8888886A6A8A8A8A8A8A8A8B8B8B8B8B8A8A6A6A8A8A8B8B8B8B8B",
      INIT_2C => X"CDCDADADADADCDCDCDCDADADADADADADADADADADADADADABADADADADADADADAD",
      INIT_2D => X"ADADADADADADADADADADADADADADADADADADADADCDCDCDADADADADADADADADAD",
      INIT_2E => X"CFCFCFCFCDADADADADADCDCDCDCDCDCDADCFCFCDCFCFADADCDCDCFCFCFADADAD",
      INIT_2F => X"CCCDCDCDCDADCCCECFCDADCDCFCFCFCDCDCFCFADCFCFCFCFCFCFCFCFCFCFAFAF",
      INIT_30 => X"CCCCCCCACACACCECCACACACACCCCECEACCEC0C0F0F0F0E0C4E4E704E4E2F0FEF",
      INIT_31 => X"EFEFEFEFCDCCCDCCCCEFEFEF0F0F0F0F0F0FEFEFEFEFEFCCCCCCECEEECECCCCC",
      INIT_32 => X"EDCDCDCDCDEFEDEFEFEFEFEFEFEFEFEFEFEFCDEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_33 => X"AAAA8A8A8A8A888AAAAAAAAAAAAA8AAAACACACACCDCDCDCDCDCDCDCDACAACCCD",
      INIT_34 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_35 => X"ACACACACACACCCACAACCCCAAAACCCCAACCAAACACACAAAAAAAACACAAAAAAAAAAA",
      INIT_36 => X"ACACACACACACACADAAACACAAAAAACACAAAACACACACACCCCCCDACAAAAAAAAAACC",
      INIT_37 => X"ACACCDCDAAAAADADACACACACACAAACADADADADACACCDCDCDADACACACACACACCD",
      INIT_38 => X"ADADADADADACACADACACACADADACACACCCACACCDCDADACACACACACCCCCCCADAD",
      INIT_39 => X"ADADCDCDCDADADCDADADADACAAACACACACADACAAADACACACADADADADACACACAD",
      INIT_3A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDADADADADAD",
      INIT_3B => X"ADADADADADADADADCDADADCFCFCFCFCFCFCFADADADADADADADADADADCFCFCFCF",
      INIT_3C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3D => X"ADADAD8D8D8D8D8D8DADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3E => X"8A8A8A6A888A8A8A8AADAD8B8D8D8D8DADADADADAD8DADAD8D8D8D8D8D8D8D8D",
      INIT_3F => X"8A8A8A8A8A8A8A8A6A6A8A8A8A8A8A8B8B8B8B8B8B8A6A68688A8A8A8A8A8B8B",
      INIT_40 => X"ADADADADCDCDCDABADADADADADADADCDADADADADADADADADAD8D8D8D8DADAD8D",
      INIT_41 => X"ADADADADADAD8D8DADADADADADADADADADADADADADADADADADCDCDCDCDCDADAD",
      INIT_42 => X"CDCDCDCFCDADADCDADADADCFCFCFADCDCFCDADADADADADADADCFCFCDADADADAD",
      INIT_43 => X"AAAA8A8A8AACADCDADCDADADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDADCFCFCFAF",
      INIT_44 => X"EDECCCCCCCECECECECECCCCCECECECECCACCECCDEF0FEFEC0D0C0C0C0EEFEDCA",
      INIT_45 => X"CDEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCDCDEDEFEFEFEFEFEDCD",
      INIT_46 => X"CDCDCDEFEDEFEFEFCFEFEFEFEFEFEFEFEDEDCDCDEFEDCDEFEDEFEFEFEFEFEFCD",
      INIT_47 => X"888A8A8A8A8A8AAAAAAAAAAAACACACADCDCDCDCDCDCDADACCCCDCDCDCDCDCDCF",
      INIT_48 => X"AAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_49 => X"ACAAACACACACCCAACACACCCAAAAAAAAACCACACACAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_4A => X"ACAAACAAAAAAAAACAAAAAAAAAAACAAAAAAACACACCCCCCCCCAAAAAAACACCCCCCA",
      INIT_4B => X"ACAAACACACACACAAACACACACACAAAAADCDCDAAAAACADACACACCCAAAACAAAAACC",
      INIT_4C => X"ACACACACACACACCDADADACACACACACCCCCADADACACADADADADADACACACACACAC",
      INIT_4D => X"ACAAAAABADADACACACACACACADACACADACACACAAAAACACAAACADAAAAAAADADAD",
      INIT_4E => X"CFCFCFAFCFCFCFCFCFCDCDCFCFCFCFCFCFCFCFCFCFCFADADCDADADADADAAAAAD",
      INIT_4F => X"ADAFAFADADADADADADAFCFCFCFCFCFCFCFCFCFCFCFAFAFAFADAFAFAFCFCFCFCF",
      INIT_50 => X"ADADADADADADADADADADADADADADADADADADADADAD8DADADADADADADADAFAFAF",
      INIT_51 => X"ADAD8D8D8D8DABAB8D8D8DADADADADADADADAD8DADADADADADADAFADADADADAD",
      INIT_52 => X"6A6A6A6A6A6A6A8A8A8B8B8B8A8B8B8D8D8D8D8D8DADAD8DAD8D8D8B8B8B8B8D",
      INIT_53 => X"8A8A8A8A8A8A8A8A6A8A8A8A8A8A8A8A8B6A8A8A6A6A6A6A6A6A8A8A8A8A8A8A",
      INIT_54 => X"CDADADADADADADADADADADADADADADADADADADADADADADAD8DADADAD8D8DADAD",
      INIT_55 => X"ADADADADADADADADADADADADCDADADADADADADADADADADADADADCDCDADADADAD",
      INIT_56 => X"CFCFCFADCDCFCFADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_57 => X"ACAAAAAAACADADADCDCFCDCDCFCFCFCFCFCFCFCFCFCDADCDCFCFCFCFCFCFADCF",
      INIT_58 => X"EFEFEFEFEFEFEF0F0F0F0F0F0F0F0F0FEFEFEFCFCDCDCCEFEDEDECECCCCCCCAC",
      INIT_59 => X"EFEFEFEFEFEFEF0FEFEFEFEFEDEFEFEFEFEFEFEDEFEFEFEFEDEDEFEFEFEFEFEF",
      INIT_5A => X"CFCFEFEFCFCFEFEFEFEFEFEFEFEFEFEFEFEFEDCDEFEFCFEFEFEFEFEFCFEFEFCD",
      INIT_5B => X"8AAA8A8A8AAAAAAAAACCCCCCCCCDCDCDCCCDCDCDCDCDACACCCCDCDEFCFCFEFEF",
      INIT_5C => X"AAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A8AAA",
      INIT_5D => X"ACACACACACACCCCAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5E => X"ACAAAAACACAAAAACACACACACACACACAAAAAAAAAACCCCCCCCAAAAAAACACAAAAAA",
      INIT_5F => X"ADACACCCCCCCACAAACACACACAAAAAAAAAAACACAAAAAAACACACACAACCCCAACCCC",
      INIT_60 => X"ACACACACAAAAACACABADACACACACACCCAAAAAAAAAAAAABAAADADACACACACACAC",
      INIT_61 => X"ACAAAAADADADAAAAACACACACACAAAAACAAAAAAAAAAACACAAACACAAAAAAAAAAAB",
      INIT_62 => X"CFCFCFCFCFCFCFCFCDADCDCFCFCFCFCFCDADADADADADADADADADABAAADACADAC",
      INIT_63 => X"CFCFCFCFCFCFCFCDADCFCFCFCFCFCFADCFCFCFCFCFCFAFAFCFCFAFAFAFAFCFCF",
      INIT_64 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADCDCFCFCFCFAFCF",
      INIT_65 => X"8B8B8D8D8DADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_66 => X"8A6A6A6A6A6A6A6A6A8A8A8A8A8A8A8B8A8B8B8A8B8D8D8D8B8D8D8D8D8D8D8D",
      INIT_67 => X"8A8A8A8A8A8A8A8A6A8A8A8A8A8A8A6A8B8B8A8B8A8B6B6A6A8A8A8A8A8A8A8A",
      INIT_68 => X"CFCDADADADADADADADADADADADADADADACADADADADAD8B8BADADADADADADADAD",
      INIT_69 => X"AFAFAFADADADADADADADADADADADADADADCFCDADADADCFADCFCFADADADADADCF",
      INIT_6A => X"ADADADADCDCFCFADADADADADADADADADCDCDADADADADADADADADADADADADADAD",
      INIT_6B => X"CFCFCDCDCDCDCFCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFADCFCFCFCFCF",
      INIT_6C => X"CDCDEFEFEFEDEDEDED0F0F0F0F0F0F0FEFEFCDCDCDCFCFCDCFCDCDCDCDCCCFCF",
      INIT_6D => X"EFEFCDCDEFEFEFEDEDEDEDEDEFEFEFEFEFEFEDEDEFEFEFEFEFEFEFEDEF0FEFEF",
      INIT_6E => X"EFEFEFEFCFEFEFEFEFEFEFEFEFEFEFEFEFEFCDCDCFEFEFCFEFEFCFCDCDCFCDCD",
      INIT_6F => X"AAAAAAAAAAACACCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDEFEFEFEFEFEF",
      INIT_70 => X"AAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8AAAAAAA8A8A8A8A8A8AAAAA",
      INIT_71 => X"AAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_72 => X"ACACAAACACAAAAAAACACACACACACACAAACAAAAAAACCDCAAACCAAAAAAAAAAAAAC",
      INIT_73 => X"AAACACCCCCCCACAAACADADADAAAAACADAAAACCACAAAAAAAAAAAAACCCCCCCACAA",
      INIT_74 => X"AAAAAAAAAAAAAAACAAAAAAAAAAACAAACACACACAAAAACACAAADACAAAAACACACAC",
      INIT_75 => X"ACAAAAAAADAAAAAAACAAAAACACAAACACAAAAACACACACACAAACAAAAACAAAAACAA",
      INIT_76 => X"CDCFCDADADCDADADADADADCDCFCFCFADADADADADADADADADADADAAAAACACACAA",
      INIT_77 => X"CFAFAFCFADADADADADAFCFCFCFCFCFAFADADCDCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_78 => X"AFAFAFADADADADADADADADADADADADADADADADADADADADADADADADADADADCFCF",
      INIT_79 => X"8B8B8B8B8B8B8D8DADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7A => X"8A8A8A8A8A8A8A8A8A8B8B8B8A8A8A8B8B8D8D8B8D8D8D8B8B8B8D8D8DAD8B8A",
      INIT_7B => X"8A8A8A8A8A8A8A8A8A8A6A8A8B8B8B8B8B8B8B8B8B8B8B8A8B8B8B8B8A8A8A8A",
      INIT_7C => X"CDADADADADADADADADADADADADADADADADADADADADABABADADADADADADADADAB",
      INIT_7D => X"ADADADADADADADADADADADADADADADADADADADADADADCDADCDADADAD8DADADCD",
      INIT_7E => X"ADADADADCFCFCDCFADADADADADADAFADCDCDADADADADADADADADADADADADADAD",
      INIT_7F => X"CDCDCDADADADCFCFCFCFCFCFCFCFCFCFCFCFCDCDCFCFCFCFCFCFADADCFCFCDCD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(52),
      ENBWREN => enb_array(52),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(52)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__69\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(52)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized69\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized69\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized69\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 53 to 53 );
  signal enb_array : STD_LOGIC_VECTOR ( 53 to 53 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"000000000000000000000000000000000000000000000000000000001FFE0000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"000000000000000000000001FFFFF80000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000003FFFFFF000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"000000000000000000000007FFFFE00000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000027FFC000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"00000000000200000000000007FE000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000300000000000000000000",
      INIT_00 => X"EFEFEF0F0F0F0F0F0F0F0F0F0F0F0FEFEDEDCCEFEFCDCDCDCDCDCCCDCDCDCDCD",
      INIT_01 => X"CDCDCDEDEFEFEFEDEFEFEFEFEFEFCCCCEDCDCDCDEFEFEDCCCDCDCCCCEFEFEFEF",
      INIT_02 => X"EFEFEFEFEDEFEFEFEFEDCDCDCFEFEFEFEFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_03 => X"CCCCCCACCCCDCDCDCDCDCDCDCDCDCDCDEDEDEDEDEDEFEFEFEFEFEFEFEFEFEFEF",
      INIT_04 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAA8A88AAAA8A8A8A8AAAAA8A8AAAAAACAAAAAC",
      INIT_05 => X"ACACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_06 => X"ACACACAAAAAAAAACACCCCCACACACACACAAAAAAAAAAAAACACACAAAACAAAACACAC",
      INIT_07 => X"AAAAAACCCCACAAAAAAAAACAAAAAAAAAACCAAAAAAAAACAAAAAAAAAACCAAACAAAA",
      INIT_08 => X"AAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAACACACACACACACACAAAAAAAAACACACAC",
      INIT_09 => X"ACAAAAAAAAACAAAAACAAACACACACACACACACACAAAAAAAAAAACAAAAACAAAAACAC",
      INIT_0A => X"ADADADADADADAAAAADADADADADCFCFADADADADADADADADADABADACAAAAACACAC",
      INIT_0B => X"CFAFAFCFCFCFADCFCFCFCFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFADAD",
      INIT_0C => X"AFAFCFCFAFAFAFAFADCDADADADAFAFADADADADADADADAD8D8D8D8BADADADCFCF",
      INIT_0D => X"8D8D8D8D8D8D8D8DADADADADADADADADADADADADADADADCFCDADADADADADADAD",
      INIT_0E => X"8D8B8B8B8B8B8B8B8D8D8D8D8D8D8D8D8DADAD8D8D8D8D8D8D8D8D8DADAD8B8B",
      INIT_0F => X"8A8A8A8A8A8A8A8B8B8B8B8D8D8D8B8B8B8B8B8B8B8B8B8B8D8B8B8A8A8D8D8B",
      INIT_10 => X"CDADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD8BAB",
      INIT_11 => X"ADADADADADADADADADADADAFADADADADADADADADADADADADCDCDADADADADCDCD",
      INIT_12 => X"ADADADCFCFCFCFCFADADADCFCFADADADADADADADADADADADADADADADADADADAD",
      INIT_13 => X"ADCDCFADCDCFCFCFCFCFCFCFCFCFCFCFCFCDADADCDCFCFAFAFCFCFADCFCDCDCD",
      INIT_14 => X"0F0F0F0F2F2F2F2F2F2F0F0F0F0F0F0F0F0F0F0F0FEFEFEDCCEDEDCDCDCDCDCD",
      INIT_15 => X"EFEDEFEFEFEFEFEFEFEFEFEFEDEFEDCDEFEFEFEFEDECECECCCCCECECECECEC0E",
      INIT_16 => X"CFCFCFCFEFEFCFEFCFCFCFCFCFCFCFCFCFCFEFEFCFCDCDCDCDCFCDCDCDEFEFEF",
      INIT_17 => X"CCCDCDCDCDCDCDCDCDCDCDCDCFCFCDCDEDEDEDEDEDEDEFEFEFEFEFEFEFEFCFCF",
      INIT_18 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAA8A88AAAAAAAAAAAAAAAAAAACACACACACCCCD",
      INIT_19 => X"AAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1A => X"AAACAAAAAAAAAAACCACACACACAAACACCAAAAACACACACACACACAAAAAAAAAAAAAA",
      INIT_1B => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACCAAAAAAAAACAAAAAAAAAAAAAAAAACAA",
      INIT_1C => X"AAAAAAAAAAAAAAACAAAAACACACAAAAAAACACACACACACAAAAAAAAAAAAAAAAACAC",
      INIT_1D => X"ACAAAAAAAAAAAAACACAAAAACACACACAAAAAAAAAAAAAAAAACACACACAAAAACAAAA",
      INIT_1E => X"ADADADACADADADADAAAAAAAAABADADADADACACACACACAAAAAAACACACAAACACAA",
      INIT_1F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFCFCFCDADADADACAD",
      INIT_20 => X"AFAFCFCFADCFCFCFCDCDADADADADCFCFCDADADADADAD8D8D8D8D8BADADADADAD",
      INIT_21 => X"8D8D8DADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAF",
      INIT_22 => X"8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADAD8D8D8DAD8D8B8A8AADADAD",
      INIT_23 => X"8A8A8A8A8A8A8A8A8B8B8B8D8D8B8B8B8B8B8B8B8B8B8D8D8D8B8B8A8A8A8B8B",
      INIT_24 => X"CDADADADADADADADADADADADADADADADADABADADADADADADADADADAD8D8DADAD",
      INIT_25 => X"ADADADADADADADADADADADADADADADADADADADADADADADADCDADADCDCDCDCDCD",
      INIT_26 => X"AFCFCFADCDCFCFCFCDCDCDCFCFADADCDAFADADADADADADADADADADCFCFCFADAD",
      INIT_27 => X"ADADCFCFCFCFCFCFCFADADCFCFCFCFCFCFADADADADADAFADADAFCFADCFCFCFAD",
      INIT_28 => X"0C0C0C0E2F2F2F2E2F2F2F2F2F2F2F2F2F2F0F0CECEFEDECCCEFEFCDCDADADAD",
      INIT_29 => X"EFEFEFEFEFEFEDEDEFEDEDCDCDCDCDCCCCCCCCCCCCCCCCCCECEC0D0D0C0C0C0C",
      INIT_2A => X"ADADADADCFCFCFCFCDCDCDCDCDCDCDCDCDCDCDCFCFCDCDCDCFCFCFCDCDCDEFEF",
      INIT_2B => X"CDCDCDCDCDCDCDCDCDCDCDCDCFCFCFCDCDCFCFCFCFCFCFCFCFEFCFCFCDCDCDAD",
      INIT_2C => X"AA8A8A8A8A8A888A8A8AAAAAAAAAAAAAAAAAAAAAACACCDCDCCCDCDCDCDCDCDCD",
      INIT_2D => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8888AAAAAAAAAAAAAAAA",
      INIT_2E => X"AAAAAAAAAAAAAAAACACACACAAAAAAAACACAAAAAAACACACAAACAAAAAAAAAAAAAA",
      INIT_2F => X"AAAAAAAAAAAAAAAAAAAAACACAAAAAAACCCACAAAAAAACACACACACACACAAACACAC",
      INIT_30 => X"AAAAAAAAAAAAAAAAACACACACAAAAAAAAAAAAAAACACACAAAAAAACACAAAAAAAAAA",
      INIT_31 => X"AAAAAAAAAAAAAAACAAAAAAAAAAACACAAAAAAAAAAAAAAACACAAACAAAAAAACACAC",
      INIT_32 => X"ACACACADADADADAAAAAAAAADADADADADADADACACACACACADACACACACACACACAA",
      INIT_33 => X"ADADAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFADADADCDCDADADADADADACADAD",
      INIT_34 => X"ADADADADADADADADADADADADABABADCFCFCFCFAFADADADAD8DADADADADADADAD",
      INIT_35 => X"8D8D8D8DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_36 => X"8D8D8D8D8D8D8D8DADADAD8D8DADADADADADADADAD8D8D8D8D8B8A6A8A8A8D8D",
      INIT_37 => X"8A8A8B8B8D8D8B8B8B8BAD8B8B8B8D8D8B8B8B8B8D8D8D8D8D8D8D8D8D8B8D8D",
      INIT_38 => X"CDCDADADADADADADADADADADADADADADCDCDADADADADADADADAD8B8B8D8DADAD",
      INIT_39 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADCDCDCDAD",
      INIT_3A => X"CFCFCFADCDCFCFCDCDCDCDCDCFCFAFCFAFAFADCDADADADADCFADCFCFCFCFADAD",
      INIT_3B => X"ADAFAFAFCFCFCFCFCFADADCFCFCFCFCFCFADADADADADCFAFCFCFADADCFCFCFAD",
      INIT_3C => X"0C0E0E0C0E0E2E2E2E4F2F2F2F2E2F2F2F2F0CECECECCCEDCCCDCDADADADADAD",
      INIT_3D => X"CFCFCFCFCFCFCDCDCFCDCDCDCDCDCFCDCDCCCCCCCCCCAAACCCEDEDECEC0F0F0C",
      INIT_3E => X"ADADADADADADADADCDCDCDCDCDCDCFCFEFCFCFCDCFCFCFCDCDCFCFEFEFEFCDCF",
      INIT_3F => X"CDCDCDCDCDCDCDCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFEFEFCDCDADADAD",
      INIT_40 => X"8A8A8A8A8A8A8A8A8AAAAAAAAAAAACACCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_41 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8888AAAA8A8A8A8A8A8A",
      INIT_42 => X"AAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_43 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAACACACAAACACACAAAACCACACACAC",
      INIT_44 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAACAAAAAAACAAAAAAAAAAAAAA",
      INIT_45 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACACAAAAACAAAAAAAAAAACACAC",
      INIT_46 => X"ACACACACADADACAAACACACADADADADADADACACACAAACACACACAAAAAAACACAAAA",
      INIT_47 => X"AFADAFCFCFCFCFCFCFCFCFCDADADADADADADADADACADADADADADADADADACACAC",
      INIT_48 => X"ADABADABADADADADADADADADADADADADCDCDCFCFCFCFCDCDADADADADADADADAF",
      INIT_49 => X"8D8D8D8D8DADADADADADADADADADADADADAFCFAFADADADADADADADADADADADAD",
      INIT_4A => X"8D8DAD8D8D8D8D8DADADAD8DADADADADADADADADADADADADADAD8A8A8B8B8B8D",
      INIT_4B => X"8B8B8B8D8D8D8D8D8DADADAD8B8B8B8D8D8D8B8B8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_4C => X"CDADABABADADADADADADADADADADADADADCDADADADADADADAD8B8B8DADADADAD",
      INIT_4D => X"ADADADADADADADADADADADADADADADADADADADAD8DADADADADADADADCDCDADAD",
      INIT_4E => X"CFCFCDADADCDCDCDADCFCFAFAFAFAFAFAFAFAFCFADADADAFCFADCFCFADADADAD",
      INIT_4F => X"CFCFCFADADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFADADCFCFCDADCFCFCFCFCF",
      INIT_50 => X"ECED0FEFEF0F2F2F2E2F2E2E0E0C2E0C0C0FEFECCDEFCDCDCDCDCDCDCDCFCFCF",
      INIT_51 => X"ADADADADADCDCDCFCDCDADCDCDADADCDCDCDCDCDCCCCACCCCCCDCDCCCCECEFEE",
      INIT_52 => X"CDCDCDCFCFCDCDCDCDCDCDEDEDEDEFEFCFEFEFEFCFEFEFEFCFCFCFEFEFCDCDCD",
      INIT_53 => X"CDEFEDEDEFEFEFEFCDCFCFCFCFCFEFEFEFEFEFCFCFEFEFEFEFEFEFCFCFCFCFCF",
      INIT_54 => X"8A8AAAAAAAAAAAAAAAAAACCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCFCF",
      INIT_55 => X"AAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAA8888888A8A8A8A8A8A8A",
      INIT_56 => X"AAACACAAAAAAAAACACACAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_57 => X"AAAAAAAAAAAAAAAAACACACACACACACACAAAAAAACACACAAACAAAAAACCACACACAC",
      INIT_58 => X"AAAAAAACAAAAAAAAAAAAAAAAAAAAAAADAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAA",
      INIT_59 => X"AAAAAAAAAAACAAAAAAAAAAAAACACAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAACAA",
      INIT_5A => X"ACAAACADAAAAACACACACACACAAAAAAAAACACACACACACAAAAAAAAACACAAAAAAAA",
      INIT_5B => X"CFCFCFCFCFCFCFCFADADADADADADADADABADADACACACADADADADACACACACACAD",
      INIT_5C => X"AAAAACACACACAAAAAAAAAAADADCDCDCDCDCDCFCDCFCFCFCDAFAFAFAFCFCFCFCF",
      INIT_5D => X"8D8D8D8D8D8DADADADADADADADADADADADADADADADACACACADADAD8A8A8AAAAA",
      INIT_5E => X"8BADADADAD8D8D8DADADAD8DADADADADADADADADADADADADADADAD8DADAD8D8D",
      INIT_5F => X"ABAB8B8D8D8D8D8D8D8DADADAD8D8D8D8D8D8D8B8B8B8B8D8D8D8D8D8D8D8D8D",
      INIT_60 => X"ADADAD8A8BADADADADAFADADADADADAD8DADADADADADAD8D8B8B8DADADADADAD",
      INIT_61 => X"8DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_62 => X"AFAFCFADCFCFCFCDADCFCFCFCFCFCFCFAFAFCFAFADADADADCDADADADADADADAD",
      INIT_63 => X"CFCFCFCFAFADAFAFCFAFCFCFCFCFCFCDCDCDCDCFCFCFCDCFCFADADCFCFCFCFCF",
      INIT_64 => X"CDCDCDEFEF0F0F0F0F2F2F0F0F0F0FECEFEFCFADADADCDCDADCFCFCFCFCFCFCF",
      INIT_65 => X"CDCDCDCDCDCDCDCDCDCDCDADADADADCDADCDCDCDADCDADADADADADADADCDCDCD",
      INIT_66 => X"EFEFEFEFEFEFEFCFCDEFCFEFEFEF0FEFEFEFEFEFEFEFEFEFEFEFEFCFCDCDCDCD",
      INIT_67 => X"CFCFCFCFCFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFCFCFCFEFCFCFCFEFEFEFEF",
      INIT_68 => X"AAAAAAAAAAAAACCDCCCCCCCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEDCDEF",
      INIT_69 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A8A8AAAAAAA",
      INIT_6A => X"CCCAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6B => X"AAACACAAAAAAACAAAAAAAAAAAAACAAAAAAAAACADADCCCCAAAAAAAAACAAAAAAAA",
      INIT_6C => X"AAAAAAACACACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6D => X"AAAAAAAAAAAAAAAAAAAAACAAAAAAACACAAAAAAACACAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6E => X"AAAAAAACACABAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_6F => X"CFCFCFCFCFCDADADADADADADADADACACAAAAADADACACACACAAACAAAAACACAAAA",
      INIT_70 => X"AAAAAAAAAAAAAAAAACAAAAADADADADCDADADADADADCDCFCFCFCFAFAFCFCFCFCF",
      INIT_71 => X"ADADADADADADADADADADADADADADADADADAD8B8A8AADAD8A8AAA8A8A8A8A8AAA",
      INIT_72 => X"8D8D8DADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_73 => X"8D8B8B8B8D8D8B8B8AADAD8D8D8D8D8D8D8D8D8D8D8D8DAD8D8D8D8D8D8D8D8D",
      INIT_74 => X"ADADADADADADADADAFADADADADADADADADADADADADADADADADADADADADADAB8A",
      INIT_75 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_76 => X"AFAFAFCFCFCFCFCDCFADCFCFCFCFADCFAFAFCFCFAFADADADADADADADADADADAD",
      INIT_77 => X"CFCFCFAFADADADADCFCFCFCFCFCFCFCFCFCDADADADADADCFCFCFADCFCFCFCFCF",
      INIT_78 => X"CDCDEDCDCCCDCDEFEFEFEFEFEFEFCDCDCFCDADADADADADADADAFAFAFAFCFCFAF",
      INIT_79 => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFEFCFCDCDCDEFCFCDCFADADADCDCDCCCC",
      INIT_7A => X"CFEFEFCDCDCFCFCFEFEFCFEFCFEF110FEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_7B => X"CDCFCFCFCFCFEFEFEFEFCFCFEFEDCFCFCFCFCFCFCDCDCFCFCFCFCFCDCDCFCFCF",
      INIT_7C => X"AAADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCFEFCDCD",
      INIT_7D => X"AAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAA8AAA8AAAAA8AAA8AAAAAAAAAAAAAAAAA",
      INIT_7E => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_7F => X"AAAAACACACACACACAAAAAAACACACAAAAACAAAAAAAAAAACAAACAAACACAAAAAAAA",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(53),
      ENBWREN => enb_array(53),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(53)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(53)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^ena\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  ENA <= \^ena\;
  ENB <= \^enb\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"074DABF19270F4A21FFF8FF43C9640000FFFCAE752FF027D757FFF2BF9D3D5CC",
      INIT_01 => X"4EF09F819971BFFFECF36FFCEDF19BEEC0EBF06716EE55B6D01201B93B8C9FCC",
      INIT_02 => X"03FFF0B2AAFD7F481263FF8AE6F7E850065C800E07DC073F60071062FF787FEF",
      INIT_03 => X"BDBBE1D4411A690E45779D8067D9DDFE9EAD5F23171638E01FFF8E14F4000000",
      INIT_04 => X"00FEFE4C1FDFFCF1040673C0A719FFDD2349C886211777FFF5C94F7E428AA3E4",
      INIT_05 => X"1FE64605E587F9AC7FFFDF740F000000C2F7FBC161FC37417B8BFC1CDBA1F330",
      INIT_06 => X"932B128DF9803FFE7CDC0FFD45EF5E6C67F9D714EC7529BC80DB0DE2FF2A0CFE",
      INIT_07 => X"80F3FD3679FD92B44CF47D78C3BABCD007FE7EFC3FBBEF71060C21B4BFBDFFC3",
      INIT_08 => X"CF97C593C818DF2DD96D49C3FB774FFE3FB5ECED0A6D0A01FFFFC4FDD7000000",
      INIT_09 => X"05FCECF8FFFFFFFFFF0C00C39FFDFFC38CEDC61869805FFFCECF1FBFFFC74F4E",
      INIT_0A => X"BDC9FD2E3588BC03FFFFE74F4130030180F0F96CEF8E3C8AB919B1877DFFFF00",
      INIT_0B => X"C611DEF50FBF5FFEC9E63F9FEBC3FD859B5BDF6D2DC9DB0859EB0499D7DD64F6",
      INIT_0C => X"9017073D3286F49601400783FEFFFFE0067879F07FFFFF7F8FF90007DFFFFFF9",
      INIT_0D => X"CA8744A4C5B8F3834CBED784F83534FCBDEFFB079C512C31FFFF7FC6003083C0",
      INIT_0E => X"E670FBE07FFFFF0007F11C07FFFD7FBFD778FFEEFDE37FFE45FC7F9FFFFFA7EB",
      INIT_0F => X"BFFFFF9CFB501A71FFFFF56C00180100F8676D6C3C58E4DCF0BF8080FFFFE100",
      INIT_10 => X"2F6EBDF29EE31DFEF7D1FFFFDBEFA7F1F9F66068F78E2256A70646B4E93EF7FE",
      INIT_11 => X"C1C00DCC3CFAE814F07E00807FFE0001FF00F3C03FFF9E0003845E0BFFFF7F01",
      INIT_12 => X"CD80464E041F32C77D9198DE7A27CDFEBF9AFD3FCB42F917FFFF8C00021800A0",
      INIT_13 => X"FF4167803FF83C0000C04D68FFFFFEB789483F30BE237DFFEBCFDBFC57FAFEFD",
      INIT_14 => X"BF3BB73FBE736AB3FFFF4D4000C000108FF8BF4A79F378BA63FA02C03EA4C0E3",
      INIT_15 => X"8FB8BFA1BF431FFFE387E77D0FBCCE51311A1E5BB6196F40D42A1ED67EB17F9E",
      INIT_16 => X"3E7E7F4A6B715CF81FF80F201FE00EE7FFC1EFC0FFF8F800007C00005FFF7F61",
      INIT_17 => X"7E273FD3818C15FE2DE9B7162FF1F5B09E3FD73DD8B6EAA1FFFFE90000C4008C",
      INIT_18 => X"FF81CFFFF8047C00D8078001E7EFB7F5BF9DFFD10F035FFFA3B7EE7FDDFAE2EA",
      INIT_19 => X"15EFDA3F0160B0CCFFFFE8004300024CFF5FFE4DEB71C9D7FF817F2003F18FC7",
      INIT_1A => X"9FBB3B6D7100CFFFDFF7E4BF51FF3BC63E31BD3ACC1936B849858B0E08FAD2F8",
      INIT_1B => X"FFFFEEE4EAEAD0EFFF1ABBF103B63FDFFFC19DFFC007FC01F800FE0013CFFE43",
      INIT_1C => X"1FAE1F8E8C5B06FA3B8E4FB715F57CBEB8F8746FE7A68B1CFFEFFC18A01E0716",
      INIT_1D => X"CFE22FC00007F007F83007FF0CFFFEF4FFE5AFBDDE006FFF9FDA3FCF83BF4BBD",
      INIT_1E => X"0AE0FD78376410F0FFFE4892686805CDAFFE6EA321E7B9BBF87FFFFCC1FEFFF7",
      INIT_1F => X"5B31DBBCFE007FFF1FC9AE7FD3FFF73F77CE7E2854A99FABA5122662A73E69EA",
      INIT_20 => X"FFFEFFAEAF7BB97FE07F3FFFC0FCF9FFEFE65F000003000FC0000000180FFE44",
      INIT_21 => X"426B3DCB1A6974585AD296EE8BFF64EE99E9A37F54D88C48FFBEC19835DE0000",
      INIT_22 => X"E78F3C000003400700000000C007FF5B87721FFEFC243FFF6FEFEFE731EF6BCD",
      INIT_23 => X"3769153E66723841FFF0E0AF6D801000FFFFDFECBFF3EA8307FF3FFF08F9F9CB",
      INIT_24 => X"83D79FFF7E207FFF0FE71FFE39F625DAB71998E2231B0786F8F00FF77D9F25EE",
      INIT_25 => X"FFFF6771BDC76B1E1FFFFFFF381CF8DFE7C118000067F00DC0000000624BFB3D",
      INIT_26 => X"6D54DE4AA68C1DB95CFF97581FDAA9F23F7EDF76E7E84C367FFDFA07C2000002",
      INIT_27 => X"FF011800001FF01FC000000060303F9122D53FFFF87C7DFFBFEFF80ECEF77FEF",
      INIT_28 => X"3AEB751F9248A7FCFFD02DC380000026FFFFF3762CE79B7000FFFFFFF007FE7F",
      INIT_29 => X"37713FE7F4007FFFBFFDDE9FFF79FFA2795D93BDE85320F802BA76FBDDFD23FA",
      INIT_2A => X"3FFFFC661C76ABE001FFFFFFFC67FF1F7F9AC40001FFE09F000000000031FE50",
      INIT_2B => X"EF406CBF0D47BF670B619C78EDD97E7A23F9435A4849EDB8FFB50AFC7FBE002C",
      INIT_2C => X"3FBC83801FFFC79E0000000002201C002C0815623000FFFF7EECFF7FFFFFCF3A",
      INIT_2D => X"298BA93F69F903FC000FDECE77FF0006E00000A2152B13071FFFFFFFF87F9F07",
      INIT_2E => X"1E2A088400E6FFFFFCC9FF7117FFFF98FFE6336F85259FE1DD29F67E69FCF03E",
      INIT_2F => X"4FFFFFD20AF3E23FFFFFFFFFFBFFDF33DFBC01FEFFCFEFFC0000000003381E48",
      INIT_30 => X"FE7F0100010B37F1CC53943FE761731A3EF9B937D7B677B07F7BFC9F7FFF041F",
      INIT_31 => X"771C007FFF1FFFF000000000037FC0F00CFDF787DC097FFFD94FFFC002F87FFF",
      INIT_32 => X"1B9F8040FFF9BD605AA5C1080AFC0502E04048120B9F42FFFFFFFFFFE1FFFDFC",
      INIT_33 => X"02E5F03DFC184FFFDA4F00C002F837FFFE190000002A7F7BCD0BFD57DEE5F7DE",
      INIT_34 => X"E1C2620C01A1C1FFFFFFFFFFFC30F0387F9800016FFFFFE00000007C0837E4F8",
      INIT_35 => X"9FC10000004E83660AEB54B62F77FF2E091F2C15F57BBC60000F886800018000",
      INIT_36 => X"3FF800FC0000000F000000FFC0FFF1F803047105F4486FFE7BCD070002003F6B",
      INIT_37 => X"39FFCC64FFE5B4001701E810000100026C441B82002001FFFFFFFFFFFC807C00",
      INIT_38 => X"0004000000487FFE3ED5C603782660900008380000B2BF6D29E0D49A272FFBEA",
      INIT_39 => X"83E9538103E023FFFFFFFFFFFC009C000FFFFFFFC407029FDC0001FFFA579DD8",
      INIT_3A => X"3FFFFE62003C31B7769D4F847E77EB5A764AEE6FDDC5E09010DBE90000014803",
      INIT_3B => X"07FFFFFC00000F80084003FFFA78DE906001000000007FFE3DF6E4037C26D3F8",
      INIT_3C => X"4537FFF45C2BDCC0B0B851700004800065002ED0078632FFF7FFFFFFFE002010",
      INIT_3D => X"637000E00000E7FE7CFFCC3C7C0F83B83E8783FA18998FED6A64264C8AFBDF3C",
      INIT_3E => X"07032BD170C141FFF3FFFFFFFE00079F077FFFFE100007A4001003FFF4ACEF10",
      INIT_3F => X"7FC0001E110278730F2A152F9C3FB4B640FDD7F16167F0B2C66C06A000048080",
      INIT_40 => X"F77FFFFFFE0000FFD80078FFE3A8FEF043F000E1800047FE7F7EF9FEFC89A6F1",
      INIT_41 => X"65BBD6E5C207E0570F4A47520006000002003E44278043FFFBFFFFFFFE001FE7",
      INIT_42 => X"8DF0003FEE1C437E7FECC3EF1B6E85F4FFFC000F87792EA3D7561DC492D5EF96",
      INIT_43 => X"00008688338063FFFFFFFFFFFE001FF8F7FFC797FFFFFCE65AF878007FCEFFF8",
      INIT_44 => X"E2FC0001C6FCF77FF2EDE1DA3301FAFC56FA9B7C4C0EF9763EECFFAC00080000",
      INIT_45 => X"1FFE0086EFFF7E61C03FFFF000E7FFC01F0020BC3FD042F20DDD0FFEB14D83E3",
      INIT_46 => X"3DBE7FF45E2CFCB17E77EE94D40100020400300FE30C63FDFEC03FFFFE227FFC",
      INIT_47 => X"5F18203FFFE0C020145987D9BDE027E367780001CFFFF9F0726A54997E86D27C",
      INIT_48 => X"04003801830CE3FBC7E00000000118F81FFE208F0FFFEE7FDD2FFFFFE007FFC0",
      INIT_49 => X"FE600001DD7FEFF062F14E19EA4E89D473AA307F521CFF367FC11F7BC0010007",
      INIT_4A => X"3FFE618707FFE77FCCEFFF93F80FFEC50018300FFFE40030140107F9FCF647D1",
      INIT_4B => X"77FDB16F82049E861B6D15440041000000000E038700E3F98000FFF8000100C0",
      INIT_4C => X"6000700FFFEE073010001FF1EC6E5F8FE5800003BB7FFFE00B65F1FFC73E7D34",
      INIT_4D => X"000004048700E7F900000001FFE300003FFE008F2FFFFFF01C7FFF3FFCFFFEA3",
      INIT_4E => X"FF000007B73F01C02B7E99F1FF1346DC61D7E3CF8002E7B7F2AE1C38000B0000",
      INIT_4F => X"F8FE60FF6FFFFE60F0867FFFFFEFFF27E0007007FFEF03E820004FFFFCFF115F",
      INIT_50 => X"5EC1C94F0403FFF66445048000010000000000078600C7E1000000000019FF08",
      INIT_51 => X"C01E7001FF8FC3FC0001FFFFFCFB3B39FB80000F767003C02E108021DFDFDD3C",
      INIT_52 => X"00000787C6004783000000000000DFC29FFFE1FD4FFFBF61FC3FC00FFFFFFF07",
      INIT_53 => X"F99C001F680003C62555A1DC42B7C4B858761EF3800DDC42E86603C000000000",
      INIT_54 => X"B9F001CFEFE7B6410FF83FFFC0FFFF0F801E7C00FF8FE3F86003FFFF9C342A70",
      INIT_55 => X"7DF50ED78007C4EE0A8762011800288000000807C0084782000000000000FFDA",
      INIT_56 => X"000874007F8FF3F9D007FFFFBE2D3C40CFFC001FF80003804427B52AF21BCFF4",
      INIT_57 => X"0000104CC00B67820000000000F87F8C9FFFFE03EFFFFEFCE3C0DF0FFF87FF0C",
      INIT_58 => X"3BF00067E00083E0048838DC7299EFB47BB5DFFFE00002C634E2E20018400440",
      INIT_59 => X"FF83FFFC00FFBEFC000E0407E3CF031F0000F0001F8FFDF861FFFFFFFC3138F7",
      INIT_5A => X"7FFF8643C000060F85B1BF406840000007003189400B07800000000000687FC6",
      INIT_5B => X"3E0060001F8FFD02CFFFFFFFFC70787F3D000003800000E087D3B1641907EF24",
      INIT_5C => X"00003C81C00007000000000000787FE6FF3E007F7E805C07C2BE3C000030FFE0",
      INIT_5D => X"3F800001800001FB8253989C6E6E03E47DFF5743C00005BB4DF37480B00C0000",
      INIT_5E => X"7F3EE101800E0000000F783D00001C0FF00FF800070FFC0203FFFFFFDDF27CFC",
      INIT_5F => X"7FEA875FC00003764FF90D00806C00000101138FC000070800000000000C3FF2",
      INIT_60 => X"C180F800001FFCD100000042012007FCFFC00000800081FF02DC2B8BB1FE05E4",
      INIT_61 => X"D863F001C000060800000000000C3CF19FFE03FFFC0F1EE004003BF91D800003",
      INIT_62 => X"FDFF0018000080FE2054CB16F51F875C3FF4DB3F00001FF1F9BFF00200000000",
      INIT_63 => X"1FFE03FA0FFF820100307F8FFF3F003800F00200000FFCF9C0000000000001FC",
      INIT_64 => X"3EE58F9F880007F8CBD3700000000000D065700FC00F03000000000000043E61",
      INIT_65 => X"0000B807E0000C79C00000000000000000FFF047FF80803FDB3F68F768CFF55C",
      INIT_66 => X"F6C81011C07BE7C88300000000003F38CFFC01783FFF1C000C3EFFFFFFFE03F0",
      INIT_67 => X"00000018007FBA1FEEAC980EFCBBF484FFC27FAFC0003F773E3EC00180000000",
      INIT_68 => X"37FC01FFFFFF8FFE9F3DFF08FFFEF6F8C000001F870000400080000000000000",
      INIT_69 => X"FFF71B68C00035C3C838100000000000C1260F90446060CFFF7FFC0000003CEC",
      INIT_6A => X"C0F000801F0F18F8000001C0000E00000E007F013E001FFFF01821E37CFFFFC8",
      INIT_6B => X"3FFBFFAB4CE0603FFFFFFFFFFF90767FCFFC0117FFFFFEFFFCB4FFFF001F01C1",
      INIT_6C => X"0E3E7003FFF300009CF473FFFF7FFFBC5FFD97A440C00247E1F8001B80000000",
      INIT_6D => X"FFFC017CC883FFFFFE36FFFFF000003C03F07FE0C0071F73800000E0081FC080",
      INIT_6E => X"DF8FFFEC00006001C91608B380000000FF000007E100C73BF0FFFFFFFFFFFE7F",
      INIT_6F => X"0FFFF803C300FF03F0000100007D07FC1E7EF803FFF127EE0FFA91DFFA7FFDB4",
      INIT_70 => X"C080000007FF880FFF80FFFFFFFFFF5FFFFC0338000000FFFFADFFFB06FFE0FC",
      INIT_71 => X"7E5EF001FFE007EBE1F890FF79617EB4CFFEFF6300002C44C000527240200000",
      INIT_72 => X"FFFC00000000001FF81FFFE2301FFF00FF003EFF07DFFFFF0FC000000038F33C",
      INIT_73 => X"C0B8386300008C05900099BF00000000008000000000D0CFF81FFFFFFFFF7F57",
      INIT_74 => X"003C3F07FFF3FFC39C0FFE0000010F67FE7EF001FFE007F7FC3C11FF7EF05334",
      INIT_75 => X"000000000000100000000FF81FF81FF7FFFE0000000000FF303FFFFB38037E0E",
      INIT_76 => X"3EFEF000FFE32697FFA113FFB1E8C034C0082E05000040003000D01C00000000",
      INIT_77 => X"FFFFFC07800000FF38FFFFFF8000E820E0C03CFFF0FFE0FF7FFF001FC000007F",
      INIT_78 => X"C000066E000000000008E00000000000C4000000000000000000000007C76FFF",
      INIT_79 => X"0000FC0F3C1C0007FFFFFFE01FE000801E7CF8004FE324036FBF73FFF8FFFC34",
      INIT_7A => X"C600000000000000000000000000F3013FFFFFFC000000FF1B8FFFF100000030",
      INIT_7B => X"3EF3FE007FE3A4994FFFE3FD60FFF43CC0004C0E000004000008780000000000",
      INIT_7C => X"E4FF7FFF000000FFF7FFFFE1800FF88000C19F3000FF8FFFFFFFFF3FFF070080",
      INIT_7D => X"CC003C1A000004000000300000000000E8180000000000000000000000000101",
      INIT_7E => X"0043C000FF3F81FC3FFFFFF9FFFF08400E0EFFE1FFE3A4E5DDFFF3FFFFFEA63C",
      INIT_7F => X"1F0000000000000000000000000002600FC0CC00E080007CF7FFFFE3C0047800",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FF07691FFFE7A6E47CFF93FF3BD9FCCCF80C0028000004000040000000000000",
      INIT_01 => X"04001FFE0FFFF0FEF7FFFFC7F00000000021E1FFF03FFFF89C7FCFFFFEFEFFF0",
      INIT_02 => X"C006002700000400008000000040000060000000000000000000000000000000",
      INIT_03 => X"0E00C000FF7D003FBF00EFDE001FFC3F000DF803FFE726B57EEE13E4C17EFE04",
      INIT_04 => X"200000000000000000000000000001200000000FE0E7FEFFEFFFFE0000000180",
      INIT_05 => X"1C07F038FDE086F53EFC1186493F7E0CC4930033000000000040000601400000",
      INIT_06 => X"000000000FFCFEFFEFFFFE00000003801F80E30000C3FFFE07FFF8FF7CF000FF",
      INIT_07 => X"CF80001C00000000000000000000000000000000000000000000000040000000",
      INIT_08 => X"1F6BFF80818003FFFF003FF80C8003F3FFF802007FE0C2653EF130001B033F08",
      INIT_09 => X"800000000000000000000000400000D8000000000003C00FE3FFF8C000C003E0",
      INIT_0A => X"C00F07001FE081F53EE4350503A73C0CC030018C000000000000000000000000",
      INIT_0B => X"000000000000003C000031C001E003F01E1BFFE0C1C0003EFFFFFF9FF03FF800",
      INIT_0C => X"C09069CC000008000000000000000000000000000000000000000000000000A0",
      INIT_0D => X"3847FFF0C180001EC003FFFF8FFEFF3FC027ED00DFC0CDF53EC675C0030F5E0C",
      INIT_0E => X"0000000000000000000000000000004C00000000000000C003FFFBE003E003F0",
      INIT_0F => X"FFF80FE3FEC04C15BC7FF1FC0F7E4F08C0D000E000000C000600010000000000",
      INIT_10 => X"0000000000000000000003FFC16001F1FFFFFFFFFDDFFFFFE0F03000FEFFFFFF",
      INIT_11 => X"8240000800000800000200000000000380000000000000000000000000000048",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFCE3300043FFFFFFFFFB7FFFC00615BC7FE1E73F72378C",
      INIT_13 => X"F800878000000000000000000000002000000000000000000000000007FC01FF",
      INIT_14 => X"FFFFFF67FFC046648D0F16380EDF600C83C00184000000000000005700080003",
      INIT_15 => X"00000000000000000000000000007F1FFFFFFFFFF9DF1FFFFFFEFC6000F8007F",
      INIT_16 => X"81C0018400008F00000F800900000002FDC06790401F80000000000000000011",
      INIT_17 => X"C1FFFFF0FFFF7FFFFFFFFFFFFFFFFF47FFFFFFFFFFC046241C80371FFE81FFFD",
      INIT_18 => X"FFF9E6B0E07FF80000000000000000120000000000000000000000000000007F",
      INIT_19 => X"FFFFFFFFFFC047E404FCE3FFF0FF81798350038400000F800C07006600000678",
      INIT_1A => X"000000000000000000000000000000001FCF000007FFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"8C000384040050000400002200080748FFF9E431F87E06000000000000000018",
      INIT_1C => X"003FFE400180001FFFFFFFFFFFFFFFFFFFFFFFFFFFE007E500FFE3FFFF0207E8",
      INIT_1D => X"FFF07C40FE38030001E000000000001D00000000000000000000000000000000",
      INIT_1E => X"FFFFFFFFFFE04FE480FFE1FFFF3FFFECCF0003908180B2000400065800001C62",
      INIT_1F => X"80000000000000000000000000000000001FFFFFFD0000093FFFFFFFFFFFFFFF",
      INIT_20 => X"C000078803002AC080000260000017F5FFFCFDEC7FFE2100002000001C000058",
      INIT_21 => X"004FFFFFFC3E00000000FFFFFFFFFFFFFFFFFFFFFFE0CFE400801237FFFFFFCD",
      INIT_22 => X"FFFE7FFE77FF7000000001001D8000FCC0000000000000000000000000000000",
      INIT_23 => X"FFFFFFFFFFC0CFEC047FF5FE04FFFFEC8C00C7C905023E700801C1E2000039E3",
      INIT_24 => X"60000000000000000000000000000630E27EFFFFFE7FFD0000000FFFFFFFFFFF",
      INIT_25 => X"0000FEFAC700FF70080100C5C0003381FFFFFFF767FFFF0001C0000000803C3E",
      INIT_26 => X"F7FFFFFFFC7FFFC00000000002FFFFFFFFFFFFFFF740CFE4808FBEFFFFE0007B",
      INIT_27 => X"FFFFFEB70EFF7F8001F0600000000073E000000000000000000700C200C40FF9",
      INIT_28 => X"FFFFFFFFFFE08FEC0DF03DA7000FFF3998001CE1F50673E01000019400407006",
      INIT_29 => X"00000000000001E03041C777E04FFFFFFFFFFFFFFE7FFFFCC10000000000003F",
      INIT_2A => X"F0009E97DF6700F6100001A61900702BFFFEF4300233FFB80000E18080000000",
      INIT_2B => X"FFFFFFFFFFFFFC800000000000000240001FFFFFFFFFFFCC013904379A7FC87D",
      INIT_2C => X"FFFFF0380001FFBE0000E1818000000000000000000100803AE0DF1F307FFFFF",
      INIT_2D => X"CF810001FFFFFFCC81012E79FF80087FF8005CBDFE71FFCC1F2016470900F104",
      INIT_2E => X"00000000000300001807FFC71FFFFFFFFFFFFFFFFF7C80000000000000000344",
      INIT_2F => X"C8009CDFFCDDFFFFE0080023EC30618EFFFFFE1800009FFE0000700080000000",
      INIT_30 => X"FFFFFFFFCE000000000000000020000087FFFFFFFC00C06005E896FCF807FF18",
      INIT_31 => X"FFFFFF8000301DF000000000000100000000000001800000F400FFFFBFFFFFFF",
      INIT_32 => X"0087FFFFFF6E3FCFF1BDD93FF1FE0018E800AAE8E0C4FFFFFF77F2740050023C",
      INIT_33 => X"0000000000000003C000FFFFFFFFFFFFFFFFFFFFE08000000000001100200000",
      INIT_34 => X"F801BAE63809FFFFFF6006C670A00000FFFFFFC00078FC780000000000000000",
      INIT_35 => X"FFFFFFF870C000000000100000021F00C6FEFFFFFF8048E800401DEFD0007CFD",
      INIT_36 => X"F3FFFFE800387E180000000000000000010000000000000108037FFFFFFFFFFF",
      INIT_37 => X"00FFFFFFFFBBD00885101A6F1FFFA239C000AAE2569BE7FFF804003C38080000",
      INIT_38 => X"0300000000000000080BCFFEFFFFFFFFFFFFFFFF38000000000015C50006C700",
      INIT_39 => X"E001A9FD97C9FCFFFFDFF600BC708600FF7FFFF8000000000000000000000000",
      INIT_3A => X"FFFFFFFF0F00000000001400586685134199FFFFFFFFFE00C87B2A0000788018",
      INIT_3B => X"FF7BFFFE0FFC00F700000000070000000100000000000000007FC7FC7EFCFFFF",
      INIT_3C => X"F1E77FFFFFFFFF6F0CF16BF7C003F0B1C10781C79404180007FFC0EE14500600",
      INIT_3D => X"00000000000000000700FF00038F4D1FFFFFFFFFF1E600004000180345FC347B",
      INIT_3E => X"7C9FB3C111FF801800180BC0E9900000FFFF7FFE078384070000000000180000",
      INIT_3F => X"FEFFFFFFFFFFC10000001E1BE5FF677E7860447FFFFFFFFFF07F7BF09FC18EB8",
      INIT_40 => X"FFFFFEFF3E83C00300000000003800003000000000000000000000000000000F",
      INIT_41 => X"47B7606FFFFE1807F80FFEFF3F39DF897F801F33CFFF88000000FF8732E9E80F",
      INIT_42 => X"300000000000000000000000000000048010000FFFFFFFFFFFFFFFFFFF1F87CE",
      INIT_43 => X"FFFFE1FFFFFF800000007F27C46F0C80FFFFFE079EC04C000000000000008000",
      INIT_44 => X"00000000FFFFFFFFFCFF6E91C00000001804301AFFFFFF37F803D9179FFF1FED",
      INIT_45 => X"FFFFFFFF9FF07C00000000000000000000000000000000000000000000010000",
      INIT_46 => X"001E9100F000000000001F6FCFFF3FEDF7FFFFFFFFF0001FF001FF3FFD9FFFFF",
      INIT_47 => X"00000000000000000000000000000000000300FFFFFFFFFFFFFFFFFE77000000",
      INIT_48 => X"FDC7FFFFFFF0E0037FE7FFFFFDFFFE3FFFFFFFFFFFFFFFE38180000000000100",
      INIT_49 => X"0000007F1FFFFFFFFFFEFF49000000003BFF1FFFF000000003FF7C2F0FFFFFFD",
      INIT_4A => X"FFFFFFFFFFFFFFF7C3C000000000000000000000000000000000000000000000",
      INIT_4B => X"FEC00474FFFFFFFFF800000F800FFFFDFFE1FFFFFFFFF00072BFFFFFFDFFFFFF",
      INIT_4C => X"0000000000000000000000000000000000000000033FFFFFFFFF600000000108",
      INIT_4D => X"7F0FFFFF7B7B60008C9FFBFFF5BFFFFFFFFFFFFFFFFDB00B0080000000000000",
      INIT_4E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFEFFC00003FFFE00000FFFF0080200019FC0000",
      INIT_4F => X"FFFFFFFFFFF9061900000000000000000000000000000000000000000000003F",
      INIT_50 => X"FFFFFC000FFC0FFFFFFFFFF7FFFF80067F5EBC4FFFAF8C053FBAFFFFF5AFFFFF",
      INIT_51 => X"00000000000000000000000201FF5FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_52 => X"6EFFBFE7FDFF733CE3FE03CFE5AFFFFFFFFFFFFFFFE71C7C0000000000000000",
      INIT_53 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE071C2190FFFFC0703FFF000000003BDAC6810",
      INIT_54 => X"FFFFFFFFFFFFFFFF3FC02010000000C00000000000000000008000074FFBFFFF",
      INIT_55 => X"FFDF27F97FFFC0861ECB148004101C010E830939F9898F5DCFFFE76E454FFFFF",
      INIT_56 => X"000000008000000000007FEFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCFFF3FF",
      INIT_57 => X"00007C380CE187C04F188007CB2FBE0FFFFFFFFFFFFFFFFFFFC0F80000000880",
      INIT_58 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC0003000000000010244040000080600",
      INIT_59 => X"0801FFFFFFFFFFFFFF00F89E00000000000000FFFFFFFCFF7FFFFFFFFFFFFFFF",
      INIT_5A => X"E0000000000000003000000000800001000011A1CE02FFF3006A003783800000",
      INIT_5B => X"000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF007FE1FFFFFF",
      INIT_5C => X"00DB1A810007FFFB10EE8030060000000000FFFFFFFFFFFFFFDD1FFFF9000000",
      INIT_5D => X"FFFD033CFFFFFE8FFFFE00080007FFFEC00003000001800000CC0000001C001D",
      INIT_5E => X"00000307FFFFFFFEFFFF7FFFFFFF000000C103FFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_5F => X"80000E80000000000000000B001E050EC211020801FFFFBB7EFE000000000000",
      INIT_60 => X"F9FF27FFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000009F000000000000003E",
      INIT_61 => X"0010023F8FFFF9AEFDFFF8000000000000000003FFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_62 => X"FFF800C10000C1F8000000000000778080608C160000000000000010000C000E",
      INIT_63 => X"00C00200C16FFFFFFFFFFFFFFFFFFFFFFFFF7EEE7FFFFFFFFFFFFFFFFFFFFFFF",
      INIT_64 => X"0024001E0000000000000000000E000006001FFFDFFFF07FFFFFFE0000000000",
      INIT_65 => X"FF000C00000FFFFFFFDFCFFFFC3FFFFFFFF000700000007008000600003F6000",
      INIT_66 => X"066FFFFFFFFFBFFFFFF812000000000000000C3FFDFFFFFFFFFFFFFFFBBFFFFF",
      INIT_67 => X"FF600020000C000E0000006100FF80000070060EFC00000004000000000E0600",
      INIT_68 => X"000008FFFFFFFFFFFBFFFFFFFF0F3F80FFF8000000003FFF31DFCFCFFFFFFFFF",
      INIT_69 => X"006000000000000000000000000200001FFFFFFFFFFC73FFFFFFE00000000000",
      INIT_6A => X"0FFF00000000003FFFFFFFFEFFFFFFFFFC000000000C600FB0000008003FE000",
      INIT_6B => X"3FFFFFFFFFFFF3FFFFFE00000000000008017FFFFFFFFFFFF3E6000000000000",
      INIT_6C => X"F820000007FBC2F1000000730003C00080000044000000000000808081819000",
      INIT_6D => X"FFFFFFFFFEFCCDE003600000000000000080100000000C007FFFFFC7C73FFFF9",
      INIT_6E => X"0000087FF000000000000002001FFFFFFFFFFFFFFFFFFFFFFEF0000000000000",
      INIT_6F => X"0000000000000000000FFF000007F100020C000003C101806000001000700001",
      INIT_70 => X"FFFFFFF77FFFFFFFFC80000000000000FFFFFFFFFFFCCDF01240000000000000",
      INIT_71 => X"069F0000000000006180000000781800C000000260100000201880001B3FFFFF",
      INIT_72 => X"FFFFFFFBFFFFE160000000000000000000000020000000000000000000002000",
      INIT_73 => X"0000000C400C00300C0001FEFFFFFFFFFFFFFCC3FFFFFFE8BC00000000000000",
      INIT_74 => X"0000006000000000000000000000006793FF9FF00003806C40F4000407FC0FE8",
      INIT_75 => X"FFFFFAFFFFFFFFFFFC00000000000000FF3FFFFFFFFFF30F3000800000000000",
      INIT_76 => X"780081FFFFC000FFF00F0189F09CCFEB10000329C2000003000040FFFFFFFFFF",
      INIT_77 => X"FFE7FFFFFFFFFFFFF0380000000000000000000000000000000000000003000F",
      INIT_78 => X"0E002E87E18000C00DFFFFFFFFFFFFFFFFFFF8FFFC3FFFFFC000000000000000",
      INIT_79 => X"0000000000000001000000000738F0070000007F98807FC1F80FF3DD000E023F",
      INIT_7A => X"FFFFFFFFFFFFFFFC0000000000000000FFF3E3BFF03E3CC7F01E800000000000",
      INIT_7B => X"6C00007FFF870000007FFFC000000000000007C37F3F78077FFFFFFFFFFFFFFF",
      INIT_7C => X"FFF0FFFFFFFFFCE780038000000000000000000000000000000000000003FFFF",
      INIT_7D => X"0000077F9E00003FFFFFFFFFFFFFFFFFFFCFFF7FFFFFFFE00000000000000000",
      INIT_7E => X"00000003300000060000020000001EF00000007FFFFE0000000F8FF000000000",
      INIT_7F => X"FFFCFD7001FFC3000000000000000000FFF0308FFF1E00000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addra(18),
      I1 => addra(16),
      I2 => addra(17),
      O => \^ena\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(16),
      I2 => addrb(17),
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized70\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized70\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized70\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 54 to 54 );
  signal enb_array : STD_LOGIC_VECTOR ( 54 to 54 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000080000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"000000000000000000000000000000000000000000000000000000FC80000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACACACAAAAAAAAAAACACACAAAAACAAAA",
      INIT_01 => X"AAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_02 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAA",
      INIT_03 => X"ADADADADADADABABADADADACAAACADACAAAAACACACACACACAAAAAAAAAAAAAAAC",
      INIT_04 => X"AAAAAAAAAAAAAAAAAAAAAAAAADADADADADADADADADADADADADADADADADADADAD",
      INIT_05 => X"ADADADADADADADADADADADADADADADADAD8A8A8A8A8A8AAAAAAA8A8A8A8A8A8A",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_07 => X"8B8B8B8B8B8B8B8DADADADADADADAD8D8D8D8D8D8D8D8D8D8D8DADADADAD8D8D",
      INIT_08 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAC8A",
      INIT_09 => X"ADADADADADADADADADADADADADADADADADADADADADAD8D8DADADADADADADADAD",
      INIT_0A => X"AFAFAFCFCFAFADADAFADADADCFCDCDCFCFCFAFADADADADADADADADADADAFADAD",
      INIT_0B => X"CFCFADADADCFCFCFCFCFCFCFADADCFCFCFCFADAD8CADCFCFCFCFCFCFCFCFADCF",
      INIT_0C => X"EFEFEFEFEFEFCFCFCFCFCFCDCFCFADCDCDADADADADADADADADADADADAFCFCFCF",
      INIT_0D => X"EFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFCFCFCDCDCDCFEFEF",
      INIT_0E => X"CDCDCDCDCDCDCDCDCDCDEFEFCDCDEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEFEF",
      INIT_0F => X"EDEFEFCFCFCFCFCFEFCDCDCDCDCDCDCFCDCDCFCFCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_10 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCDCDCDCFCFCFCFEFCFCF",
      INIT_11 => X"AAAAAAAAAA8A8A8A88888AAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAACACACADADCD",
      INIT_12 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_13 => X"AAAAAAACACACACAAAAAAAAACACACAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAA",
      INIT_14 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_15 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_16 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_17 => X"ADABAAAAAAAAAAAAADAAAAAAAAACACAAAAAAAAAAACACACACAAAAAAAAAAAAAAAA",
      INIT_18 => X"8A8AAAAAAA8A8A8AAAAAAAAAAAACACACACACAAAAADAAADADADADADADADADADAD",
      INIT_19 => X"ADAD8D8D8DADADADADABABADAB8A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8A8A8A",
      INIT_1A => X"8D8DADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1B => X"8B8B8B8B8B8A8B8DADADADADADADADAD8D8D8D8D8D8D8D8D8D8D8D8DAD8D8D8D",
      INIT_1C => X"ADADADADADADADADADADADADAD8D8D8D8BAB8B8BADAD8D8DADADADADADADACAA",
      INIT_1D => X"CFADADADADADADADADADADADADADADADADADADADAD8D8D8DADADADADADADADAD",
      INIT_1E => X"ADADAFCFCFAFADADAFCFAFADADCFCFCDAFAFADADADADADADABADADADCDCDCDCD",
      INIT_1F => X"AFCFAFCFCFCFCFCFCFCFCFCDCDCDCFCFCDCFCFCDADCFCFCFCFCDADADADADADAD",
      INIT_20 => X"EFEFEFEFEFEFCFCFCFCFCDADCDCDCDCDADCFCFCDADAFAFAFADADADADADAFCFCF",
      INIT_21 => X"EDCDCDEDEDEDEFEFEFEFEFEFEFEDEFEFEFEFEFEFEFEFEDEDCDCFEFCFCDEFEFEF",
      INIT_22 => X"ADCDCDCCCCCDCDCDCDCDCDCDCDCDCDCDCFCDCDCDCDCCCCCCCCCDCDEDEFCDCDEF",
      INIT_23 => X"EFEFCDCDCDCDCDCDCDCCAAACCDCDCDCDCDCDADADCDADCDCDADADADADADAAAAAD",
      INIT_24 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCFCFCFCFCFCFCFCFCFEFEFEF",
      INIT_25 => X"AAAAAAAAAA8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAACCDCDCDCDADADADAD",
      INIT_26 => X"AAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A",
      INIT_27 => X"AAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_28 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAA",
      INIT_29 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_2A => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_2B => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAA",
      INIT_2C => X"8A8A8A8A8A8A8A8AAAAAAAAAAAAAACACAAAAAAAAACACACADADADADACADADACAA",
      INIT_2D => X"8A8A8A8A8A8A8AABABAA8A8AAAAAAAAA8A8A8A8A8A8A8A8AAA8A8A8A8A8A8A8A",
      INIT_2E => X"ADADADADADADAD8DAD8D8D8D8DADADADADADADADADADADADADADADADAB8A8A8A",
      INIT_2F => X"8B8B8B8A8B8B8D8D8DADADADADADADAD8D8D8D8D8D8D8DADADADADADADADADAD",
      INIT_30 => X"ADADADADADADADADADADADADAD8B8B8BADAD8B8BADADADADADADADADADADADAA",
      INIT_31 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_32 => X"ADADADAFCFAFAFAFAFCFCFAFADCFCDADADADADADAFAFADADADADADADADADCDCD",
      INIT_33 => X"CFCFAFAFCFCFCFCFCDADCDCDADAAAAADADADADADADAD8A68666688ADCFCFADAD",
      INIT_34 => X"EFEDEDEFEFCDCFCFCFCFCFCDCDCDCDCDADCFCDCDCDCFCFAFAFCFCFAFAFAFCFCF",
      INIT_35 => X"AAAAAAAAAACCCCCCCCCCCCCDEDEFEDEFEFEFEFEFEFEFEFEFEFEDEDEF0FEFEFEF",
      INIT_36 => X"8888888888888A8A8A8A8868888A8A8A6868888A88888A8888AAAAAAAAAAAAAA",
      INIT_37 => X"CFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADACCDCDACAA8A8A8A8A8A8A888888",
      INIT_38 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_39 => X"8A8AAAAAAA8A8A8AAA8A8AAAAAAAAAACAAADADCDCDCDCDCDCDCDCDCDCDCDADAD",
      INIT_3A => X"AAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A",
      INIT_3B => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3C => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3D => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3E => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_3F => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_40 => X"8A8A8A8A8A8A8A8A8A8AAAAAAA8A8AACAAAAAAAAAAAAAAAAACACAAAAACACAAAA",
      INIT_41 => X"8A8A8A8A8A8A8AAAAAAA8A8A8AAAAAAA8A8A8A8A8A8A8A8AAAAAAAAA8A8A8A8A",
      INIT_42 => X"ADADADADADADAD8D8D8D8D8D8DADADADADADAD8DADADADAD8DADAD8B8A8A8A8A",
      INIT_43 => X"6A8A8B8B8B8D8D8D8D8D8D8D8D8D8D8D8B8D8D8D8D8D8D8DADADADADADADADAD",
      INIT_44 => X"ADADADADADADADADADADADADAD8DADADADADADADADADADADADADADADADADADAA",
      INIT_45 => X"CDADADADAD8BADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_46 => X"ADADADAFCFAFAFAFAFAFCFCFAFADADADADADADADAFADADADAFADADADADADADAD",
      INIT_47 => X"CFCFCFCFADADADADADADCDCDAD8A8AAA8AACADAC8A886866664466AAADADAFAF",
      INIT_48 => X"0FEFEFEFCDADADAFCFCFCFADADADCFCDCFADADADADADADADADAFCFAFADAFCFCF",
      INIT_49 => X"68888868688888888AAAAAAAAACCCCCCEDEDEDEDEFEFEFEF110F0F0F0F0FEFEF",
      INIT_4A => X"6868686868686868686868686868686868686868686868686868666868686866",
      INIT_4B => X"CDCFCFCFCDCDEFEFEFCFCFCDCDCDCFCFCDCDCDCDCDAC8A886888686868888866",
      INIT_4C => X"CDCDCDCDCDCDCFCFCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCFCFCD",
      INIT_4D => X"8A8AAAAAAAAA8AAAAAAAAAAAADADADACAAAACDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_4E => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8888AA88AA8A",
      INIT_4F => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_50 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAABAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_51 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_52 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_53 => X"ACAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAA",
      INIT_54 => X"8A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A",
      INIT_55 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8A",
      INIT_56 => X"ADADADADADADADADADADADAD8D8D8DAD8B8B8A8A8DADADAD8B8B8B8B8A8A8A8A",
      INIT_57 => X"6A8A8B8B8B8D8D8B8B8B8B8B8B8B6B6A8A8A8A6A6A6A6A6A8A8BADADADADADAD",
      INIT_58 => X"AD8DADADADADADADADADADADADADADAD8AABADADAD8D8D8DADADADADADADADAA",
      INIT_59 => X"ADADADADADADADADADADCDADADAD8D8D8DADADADADADADADADADADADADADAD8D",
      INIT_5A => X"CFCFCFCFCFCFAFAFCFCDADCFAFAFAFAFAFADADADADADADADADADADADADADADAD",
      INIT_5B => X"CFCFCFAFADADADADCFADADCFCFCFADADADADCDCFCFCDADADAA8888AAADCFCFAD",
      INIT_5C => X"ECEDEDCFCFADAFCFCFCFADADADADADAFADADADADADADADADAFCFCFCFAFCFCFCF",
      INIT_5D => X"68888868666668666888888888AAAACCCCECEFEFEFEFEFCDCCEDEFEFECECECED",
      INIT_5E => X"88888888686888888888888A8AAAAAAA88686868688888888868686868688888",
      INIT_5F => X"CDCDCFCFCDCFCFEFEFEFCFCFCFEFCFCFCDCDCDCCCCACAA8A8A8A8AAAAAAAAAAA",
      INIT_60 => X"CDCDCDCDCDCDCDCDCDCFCFEFCFCFEFCFEFCFCFCFCFCFCFCDCDCDCDCDCDCDCDCD",
      INIT_61 => X"8A8AAAAAAAAAAAACABADADADCDCDCDADABADCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_62 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAA8AAAAA88666466668A8A",
      INIT_63 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_64 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_65 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_66 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_67 => X"8A8AAAAAAAAAAA8AAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAA8A8AAAAAAA",
      INIT_68 => X"8A8A8A8A8A8A8A8A8A8A8AAA8A8A8A8AAAAAAA8A8A8A8AAA8AAAAAAAAA8A8A8A",
      INIT_69 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_6A => X"ADADADADADADADADADADADAD8A8A8A8A8A8A8A8A8A8D8D8A8B8B8A8A8A8A8A8A",
      INIT_6B => X"8B8D8D8D8D8B8B8B8A8A8A8A8B8B8B8B8B8B8B8B8A8A8A8A8A8A8DADADADADAD",
      INIT_6C => X"AD8D8DADADADAD8DADADADADADADADAAAAAAADADADADADADADADADADADADADAB",
      INIT_6D => X"ADADADADADADADADADADADADADADAD8DADADADADADADAD8DADADADADADADADAD",
      INIT_6E => X"CFCFCFCFCFCFAFADCDCFCFCFCFAFAFADADADADADADADADADADADADADADADADAD",
      INIT_6F => X"CFCFCFCFCFCFCFCFCFADADADAFCFCFAFAFCFCFCFCFCFCDCFCFCFCFCFCFCFCFCF",
      INIT_70 => X"AACCCDCFCFCFCFEFCFCDADADADADADADADAFADADADADADACADAFCFCFCFCFCFCF",
      INIT_71 => X"888A8A886888686868686888AACCCCECEFEFECECECEDCCA888A8A8A8A8A8A8A8",
      INIT_72 => X"88888A8888888888888A888A8A88AAACAA8A8888888888888888888A88688888",
      INIT_73 => X"CDCDCDCFCFCFCDCDCDCFCFCDCDCDCDACACCCCCACAAAAAAAAAC8AAAAAAA8AAA88",
      INIT_74 => X"CDCDADCDCDCDCDCDCFCFCFCFCFCFCFCFEFCFCFEFCFCDCDCDCDCDCDCDCDCDCDCD",
      INIT_75 => X"AAAAAAADADADADADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_76 => X"AAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8AAA8A8A8A8A8A8A8A6866646666AAAA",
      INIT_77 => X"AAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAA8A8AAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_78 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAACAAAAAAAAAAAAAAAA",
      INIT_79 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_7A => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_7B => X"8A8AAAAAAAAAAA8AAA8A8AAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8AAA8A8AAAAA",
      INIT_7C => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAAA8A8A8A8A8A8AAA8AAAAA8A8A8A",
      INIT_7D => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAA8A8A8A8A8A8A8A",
      INIT_7E => X"AC8A8A8AAAADAB8A8CADAD8A8A8A8A8A8A8A8A8A8A8D8D8A8A8A8A8A8A8A8A8A",
      INIT_7F => X"AD8D8DAD8D8D8D8D8A8B8D8B8B8B8B8B8D8D8D8D8D8D8DAD8D8DADADADADAD8D",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(54),
      ENBWREN => enb_array(54),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(54)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__73\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(54)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized71\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized71\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized71\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 55 to 55 );
  signal enb_array : STD_LOGIC_VECTOR ( 55 to 55 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000001A00000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADADADADADADADADADADADADADAD8D8D8D8DADADADADADAD8DADADADADABAD",
      INIT_01 => X"CDCFCFADADADADADADAFADAD8DADADAFADADADADADADADADADADADADADADADAD",
      INIT_02 => X"CFCFCFCFCFCDADADCFAFAFAFAFAFAFADADADADADADADADADADADADADADADADAD",
      INIT_03 => X"CFCFCFCFCFCFCFCFADADADAFCFCFAFAFAFAFAFCDCFCFCFCFCFADCFCFAFCFCFAD",
      INIT_04 => X"CFCFCFCFCFCFCFCFADADADADADADADADADADAFAFCFAFADADADADADCFCFCFCFCF",
      INIT_05 => X"88888888888888888AAACCCCCCEDEFEDECECECCACACACAAAAAAACAAAAACAAACA",
      INIT_06 => X"88888868888888888888886866666868688888888888888888888AAA88888888",
      INIT_07 => X"EFEFCFCFCFCFCFCFCDEFCDCDCCCCCCAAAAAA8AAAAAAA8A888888688868686868",
      INIT_08 => X"CDCDCDCDCFCDCDCDCFCFCFCDCFCFCDCFEFCFCDCDCFEFCFCFCFCFCFCDCDCFEFCF",
      INIT_09 => X"ADADADCDCDCDCDACCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCF",
      INIT_0A => X"AAAAAAAAAAAAAA8AAAAAAAAA8A8A8A8A8A8A8A8A8A8A888A88888866688AAAAD",
      INIT_0B => X"AAAAAAAAAAAAAAAAAA8AAAAAAA8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0C => X"AAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAA",
      INIT_0D => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0E => X"AAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_0F => X"AAAA8A8A8A8A8A8AAAAAAAAAAA8A8A8AAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAA",
      INIT_10 => X"8A8A8A8A8A8A8AAA8A8A8A8AAAAAAAAAAAAAAA8A8A8A8A8AAAAA8A8A8AAAAA8A",
      INIT_11 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_12 => X"8A8A8A8A8A8A8A8A8C8C8C8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_13 => X"ADADADADADADADAB8A8A8B8B8A8A8A8A8A8A8A8AAD8D8B8A8A8A8A8D8A8A8A8A",
      INIT_14 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8D8DAD",
      INIT_15 => X"CFCDADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_16 => X"CFCFCFCFCFCFCFCFCFADADADADADADADADADADAFADADAFADADADADADADADADCD",
      INIT_17 => X"CFCFCFCFCFCFCFCFCFCFAFAFAFAFAFAFCFCFCFCFCFCFCDCFADADCFCFCFAFAFAF",
      INIT_18 => X"CFEFCFCFCFCFAFADADADADADADADADADAFAFAFAFAFAFADADADADADADCFCFCFCF",
      INIT_19 => X"88686888888AAAAACCEFEFEFCDCCED0F0FEF0FEFEFEDEFEFEFEFEFEFEFEFCDCF",
      INIT_1A => X"8888688888888888888888886868686866686888888888888888888888888866",
      INIT_1B => X"EFEFCFCFEFCFCFCDEDEFCDCFCDCDCDCDCDCCCCCDCCACAAAA8A8888888A8A8868",
      INIT_1C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCDCDCDCFCFCFCFCFCFCFCFCF",
      INIT_1D => X"CDADADADCDCDCDCDCDADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_1E => X"AAAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAA8A8A8AAAAAAAAAAAAAAAAAAD",
      INIT_1F => X"AAAAAAAAAAAAAAAA8AAAAAAAAA8A8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_20 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAACAAAAAAAAAAAAAAAA",
      INIT_21 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_22 => X"AAAA8AAAAAAAAAAAAAAAAAAAAAAA8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_23 => X"AAAAAAAAAA8A8A8AAAAAAAAA8A8A8A8AAAAAAAAAAAAA8A8AAAAAAAAAAAAAAAAA",
      INIT_24 => X"8A8A8A8A8A8AAAAA8A8A8A8A8AAAAAAAAAAAAA8A8A8A8A8AAAAA8A8A8A8A8A8A",
      INIT_25 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_26 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_27 => X"ADADAD8D8D8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_28 => X"ADADADADADADADADADADADADADADADADADADADADADADADAB8BABAB8D8D8DADAD",
      INIT_29 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2A => X"CFCFCFCFCDCDADADADADADADADADADADADADCFCFAFADADAFADADADADCFCFCDAD",
      INIT_2B => X"CFCFCFCFCFCFCFCFCFCFCFADADADAFAFAFAFADCDCFADADADCFCFCFCFADADCFCF",
      INIT_2C => X"CFCFCFCFCFCFAFADADADADADADCFCFCFCFCFADADADADADADADADADADADCFCFCF",
      INIT_2D => X"8888A8AACCCCCDEFCFEFCFCFEFCFEFEFEFEFEFEFEFEDEDEFEFEFEFEFCFCDCDAD",
      INIT_2E => X"6868888A8A6868686868686868686868888A8A8A8A8AAAAA8888888888888888",
      INIT_2F => X"EFCFCFCFCFCFCFCDCFCFCDCFCFCFEFEFEFCDEFEFCDCDCDCCACACCCCCCCACAA8A",
      INIT_30 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCDCDCDCDCFCFCFCDCDCDCDCFCFCFCFCFCFCFCF",
      INIT_31 => X"CDCDCDCDADADADADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCFCFCDCDCFCF",
      INIT_32 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAACACACACCCCDCDADCD",
      INIT_33 => X"AAAAAAAAAAAAAAAA8AAAAA88888888AAAAAAAAAAAAAAAAAAAAAAAAAA8A8AAAAA",
      INIT_34 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_35 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_36 => X"8A8A8A8AAAAAAAAAAAAAAAAAAA8A8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_37 => X"AAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAA8AAA8A8AAAAAAAAAAAAAAAAA",
      INIT_38 => X"8A8A8A8A8A8AAAAA8A8A8A8A8AAAAAAAAA8A8AAAAAAAAA8AAA8A8AAA8A8A8A8A",
      INIT_39 => X"8A8A8A8A8A8A8A8A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_3A => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_3B => X"8B8B8A8A8A8A8A8A8A8A888A8A8A8A88888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_3C => X"ADADADADAD8DADADADADADADADADADADADADADADADAD8D8B8B8B8B8DADADADAD",
      INIT_3D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3E => X"CFCFCFCFADADADCFADADADADCDCFCDADADADCFCFCFADADADADCFCFCFCFCFADAD",
      INIT_3F => X"CFCFCFCFCFCFCFCFCFCFADADADADADADADADCDCFCFCDADADCFCDADADADADCDCF",
      INIT_40 => X"CDADADADAFCFCFCFAFAFCFAFAFCFCFCFCFCFADADADADADAFCFCFADADCFCFCFCF",
      INIT_41 => X"CCCCCDEFEFCFCFEFCFCFCFCFCFCFCFCFCDCFCFCFCFCDEDEFEFEDEFEFCDCDAFAD",
      INIT_42 => X"686868686866686868686866686888888AACACAA8A8888AAAA8888888AAAAACC",
      INIT_43 => X"EFCFCDCDCFCFCFCFCFCFCFCFCFCDCDCDEFCDCDAA888A888888888A8888888888",
      INIT_44 => X"CFCFCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_45 => X"CDCDCDCDADADADADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADADCDCDCDCDCF",
      INIT_46 => X"8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAACACADADADADADCDCDCDCDCDADADCDCDAD",
      INIT_47 => X"AAAAAAAAAAAAAAAAAAAA8888668888AAAAAAAAAAAAAA8A8AA88A8A8A8A8A8AAA",
      INIT_48 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_49 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_4A => X"8A8A8A8AAAAA8A8A8A8AAAAAAA8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_4B => X"AAAAAAAAAAAAAAAA8A8A8A8AAAAAAAAAAAAAAA8A8AAAAA8AAAAAAAAAAAAAAA8A",
      INIT_4C => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAA8AAAAAAAAA8A8A8A8A8A8AAA8A8A8AAA",
      INIT_4D => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_4E => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_4F => X"8A8A8A6A6A8A8A8A8A8A888A8A8A8A88888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_50 => X"ADADADADADADADADADADAD8DADADADADAD8D8D8D8D8D8D8D8D8D8B8DADADADAA",
      INIT_51 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_52 => X"CFCFCFCFCFADCFCFADADADADADADADADADADADADADADADADCFCFCFCFCFADADAD",
      INIT_53 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCFCFADADCDADADADADADADCF",
      INIT_54 => X"CFADAFAFAFCFCFCFAFAFCFCFAFAFAFAFADADADADCFCFCFCFCFCFADCFCFCFCFCF",
      INIT_55 => X"CFCFEFEFEFEFEFEFCFCFCFCDCDCFCFCFCDCDCFADCDCDCDEFEFEFCFCDCDCDCFAF",
      INIT_56 => X"686666686868686868686868686868886868688888888888888AAAAAACCCEFEF",
      INIT_57 => X"CFCFCFCFCFCFCDCDCDCFCFCDCDCFCDCDCDADAA88888888886868666666686868",
      INIT_58 => X"CFCFCDCDCDCDCDCDCDCFCFCFCFCFCFCFEFEFCFCFCFCDCDCFCFCFCFCFCFCFCFCF",
      INIT_59 => X"CDCDCDCDADADCDADADADADADADADCDCDCDCFCDCDCDCFCFCFCFCDCDCFCFCDCDCF",
      INIT_5A => X"8A8A8A8A8A8A8A8AAAAAAAAAACACACADADADADADCDCDCDADADCDADADADCDCDCD",
      INIT_5B => X"AA8AAAAAAAAAAAAAAAAAAA88888888AAAAA8888A8A8A8A8AAA8A8A8A8A8A8AAA",
      INIT_5C => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5D => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAA",
      INIT_5E => X"8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_5F => X"AAAAAAAAAAAAAAAA8A8AAA8A8AAAAAAAAAAAAA8A8AAA8A8AAAAAAAAA8A8AAA8A",
      INIT_60 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAA8A8A8AAA8A8A8A8A8A8A8A8A",
      INIT_61 => X"8A8A8A8A8A8A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAA",
      INIT_62 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_63 => X"6A6A6A6A6A8A8A888A8A8A888A8A88888888888A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_64 => X"ADADADADADADADADADADAD8D8DADADAD8D8D8B8B8D8D8D8B8D8D8DADADADABAA",
      INIT_65 => X"ADADADADADADADADADADADAFAFADADADADADADADADADADADADADADADADADADAD",
      INIT_66 => X"CDADADADAFAFCFADCFCFCFADADADADADADADADADADADADAFCDADADADADADADAD",
      INIT_67 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCDADADADAD",
      INIT_68 => X"CFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCFCFCFCFCFCFCFAFADCFCFCFCFCFCFCFCF",
      INIT_69 => X"CFCFCFCFEFEFEFEFEFCFCFCDCFCFADADCFADADADADCDCDCDCFCFCFCFCFCFCFCF",
      INIT_6A => X"686868686868686868686868686868686868888AAAAAAAAAAAAACCCDCFCFCDCF",
      INIT_6B => X"CFCFCDCDCFCFCDCFCDCFCFCDCDCDACAA8A8A88888A8868686868686868686868",
      INIT_6C => X"CFCFCFCFCFCDCDCDCDCFCFCFCFCFCFCFEFCFCFCFCFCFCDCDCFCFCFCFCFCDCDCF",
      INIT_6D => X"CDCDCDCDCDCDCDCDCDCFCFCDCDCDCDCFCFCFCDCDCFCFCFCFCFCFCFCDCDCDCFCD",
      INIT_6E => X"8A8A8AAAAAAAAAAAAAADADADADADADADADCDCDCDCDCDCDCDCDADADCDADADCDCD",
      INIT_6F => X"AA8A8AAAAAAAAAAAAAAAAA8A888888888888888A8A8A8A8A8A8A8A8A8A8AAAAA",
      INIT_70 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAA8A8AAAAAAAAA",
      INIT_71 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_72 => X"8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A",
      INIT_73 => X"8AAA8A8A8AAAAAAA8A8A8A8A8A8A8A8AAAAA8A8A8A8A8A8A8AAAAAAA8A8AAAAA",
      INIT_74 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAA8A8A8A8A8A8A8A8AAAAA",
      INIT_75 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAA",
      INIT_76 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888A8A8A8A8A8A8A8A8888888A8A8A",
      INIT_77 => X"8A8A6A8A8A8A8A8A888A88688888888A8A88888A8A8A88888A8A8A8A8A88688A",
      INIT_78 => X"ADADADADADADADADADADAD8D8D8D8D8B8D8D8D8B8B8B8B8B8DADADADADADAB8A",
      INIT_79 => X"ADADADADADADADAFADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7A => X"ADADADADADAFAFADCFCFCFADADADADADADADADADADADADCDCDADADADADADADAD",
      INIT_7B => X"CFCFCFCFCFCFCFADADCFCFCFCFCFCFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFADAD",
      INIT_7C => X"CFCFCFCFCFCFCFCFAFCFAFCFCFCFCFCFCFCFCFCFCFCFAFCFCFADCFCFCFCFCFCF",
      INIT_7D => X"CFCDCDCFCFCFCFCFCFCFCFCFCFADADCFADADCFADADADADCDADCFCFCFCFCFCFCF",
      INIT_7E => X"686866686868686866686866686868686888AAACACACACCDCFCDCDCFEFCFCDCF",
      INIT_7F => X"CFCFCFCDCDCFCFCFCDADACACAAAA8A888A886868686868686868686868686868",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(55),
      ENBWREN => enb_array(55),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_14_sn_1,
      O => ena_array(55)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__65\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_14_sn_1,
      O => enb_array(55)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized72\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized72\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized72\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 56 to 56 );
  signal enb_array : STD_LOGIC_VECTOR ( 56 to 56 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFCFCDCDCFEFCFCDCDCDCDCFCFCFCDCD",
      INIT_01 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCFCDCDCDCDCDCDCDCFCFCFCFCDCDCFCFCD",
      INIT_02 => X"AAAAAAAAAAADADACADCDCDCDCDADADADADADADADADADCDCDCDADADADADADCDCD",
      INIT_03 => X"AA8888AAAAAAAAAAAA8A8A8A8A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAB",
      INIT_04 => X"AAAAAAAAAAAA8A8AAA8A8AAAAA8A8A8AAAAAAAAAAAAAAAAAAA8A8A8A8A8AAAAA",
      INIT_05 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_06 => X"8A8A8AAAAAAA8A8AAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A",
      INIT_07 => X"8A8A8A8A8AAAAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAAA",
      INIT_08 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8A8A8AAAAAAA",
      INIT_09 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_0A => X"688A8A8A8A888A8A8868888A8A8A8A8A888A8A88888A8A8A888A8888888A8A8A",
      INIT_0B => X"8A88686888888A88888868686888888A8A8A8A8A8A8A88886A6A888A8A88888A",
      INIT_0C => X"8D8DADADADADADADADAD8B8B8D8D8D8B8B8D8D8DAD8D8DADADADAD8D8DAD8D8D",
      INIT_0D => X"ADADADCDCDCFCFADADADADADADADADADADADAD8A8BADADADADADADADADAD8D8D",
      INIT_0E => X"ADADADADADAFAFADAFADADADADADADADADADADADADADADADCDCDCDCFADADADAD",
      INIT_0F => X"ADADADADADADADADADADAFCFCFAFAFAFCDADADADADADADADADCFCFADCFCFADAD",
      INIT_10 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFAFAFADADADADADADADADADAD",
      INIT_11 => X"CFCFCFCFCFCFADCFCFCDCDCDCDADADADADADCDADADADADADADADADADADADAFCF",
      INIT_12 => X"68686868686666686868688888888A8A8A8AAAAACCCDCDCFEFEFEFEFEFCFCDCD",
      INIT_13 => X"CFCFCFCDCDCDCDCDAA88888A8A68686868686868666668686868686868686868",
      INIT_14 => X"CDCFCFCFCFCFCFCFEFEFCFCFCFCFCFCFCDEFCFCFEFEFCFCDCDCDCDCFCFCFCFCD",
      INIT_15 => X"CDCDCDCDCDCDCDCDCDCDCDCDCFCFCFCFCDCFCDADCDCDCDCDCFCDCDCFCFCFCDCD",
      INIT_16 => X"ADADADADADCDCDCDADCDCDCDADADADADADADADADADADADCDCDADADADADADCDCD",
      INIT_17 => X"AA888888AAAAAAAA8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAABAB",
      INIT_18 => X"AAAAAAAAAA8A8A8AAA8A8A8A8A8A8A8A8A8AAAAAAAAAAAAA8A8A8A8A8A8AAAAA",
      INIT_19 => X"8AAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1A => X"8A8A8A8AAAAAAAAAAAAAAAAAAAAA8AAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_1B => X"8A8A8A8A8A8AAA8AAA8A8A8A8A8A8A8AAAAAAA8A8A8A8A8AAAAAAAAAAAAAAAAA",
      INIT_1C => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8A8A8AAA8A",
      INIT_1D => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_1E => X"68888A8A8A888A8A8A888A8A8A8A8A8A8A8A8888888A8A8A8A8A8A88888A8A8A",
      INIT_1F => X"686868888888888888886868686868686888886868888A88688A8A8A8A8A8888",
      INIT_20 => X"8B8B8D8DADADADADAD8D8D8D8D8D8DADADADADADADAD8D8D8D8D8D8D8D8D8D8B",
      INIT_21 => X"ADADADADADADADADADADADADADADADADADADAD8D8BADADADADADADADADADAD8B",
      INIT_22 => X"ADADADADADADADADADADADADCFAFADADADADADADADADADADCDCDCFCFADADADAD",
      INIT_23 => X"ADADADADADADADADAFAFCFCFCFADADCFCFCDADADADADADADADADCDCDADADADAD",
      INIT_24 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFADADADADADADADADADADCFCDADAD",
      INIT_25 => X"CDCFCFCFCFADADCDCDCFCDCDADADADADADADADADAAADADADADADADADADADADAD",
      INIT_26 => X"8A8A88888A8A68688888888AAAAAAAAACCCACCCCEDEDEFEFEFEFEFCFCFCFADAD",
      INIT_27 => X"CDCDCDCDCDAD8A8A88888A8A6868686868686868686868686868686868686868",
      INIT_28 => X"CFCFCFCFCDCFCFCFCFCFCFCFCDCDCDCDCFCFCFCFEFCFCFCFCFCFCDCDCFCFCFCF",
      INIT_29 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCFCDCDCDCDCDCDCFCF",
      INIT_2A => X"CDADADADADCDCDCDADCDCDCDCDCDCDCDADADCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_2B => X"8A8A8A8A88888AAA8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAACADADADCDCA",
      INIT_2C => X"8AAAAAAA8A8A8AA888888A8A8A8A88888A8A8AAAAAAAAAAAAAAAAAAA8A8A8AAA",
      INIT_2D => X"AAAAAAAAAAAA8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A",
      INIT_2E => X"8AAAAAAAAAAAAAAAAAAAAAAAAAAA8A8AAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAA",
      INIT_2F => X"AAAAAAAAAA8A8A8A8AAAAAAA8A8A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8AAAAA",
      INIT_30 => X"8A8A8A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_31 => X"8A8A68888A8A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_32 => X"8A8A8A8A8A8A8A8A8A6A6A8A8A8888888A8A8A8A8A8A8A8A8A8A888A8A8A8A8A",
      INIT_33 => X"6888888868686868888888886868686868888888888888888A68688888886868",
      INIT_34 => X"8D8DADADADADAD8B8D8D8D8D8D8DADADADADADADAD8D8D8D8D8D8D8D8D8D8D8D",
      INIT_35 => X"AFAFADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD8B",
      INIT_36 => X"ADADADADADAFADADADCFCFCDCFADADADADADADADADADADADADADADADADADADAD",
      INIT_37 => X"CFAFAFAFAFAFAFADADADADAFCFAFCFCFCFADADADADAFCFCFADADADADADADADAD",
      INIT_38 => X"ADADADADADADCFCFCFCFCFAFAFAFAFAFCDCDAFAFADADADCDCFCFCFCFCFADADAD",
      INIT_39 => X"ADADADADADCDCDCDCDCDADADADADADADADADADAD8AADADADADADADADADADADAD",
      INIT_3A => X"686868888888888888888888AAACCCCDCFEFEFEFCFCFCFCFCFEFCFCFEFCFCDAD",
      INIT_3B => X"AAACADADAA8A8888686888886868686868686868686868686868686868686868",
      INIT_3C => X"CDCDCFCFCDCDCFCDCDCFCFCFCFCDCFCFCFCFCFCFCFCFCFCDCDADCDCDCDCDCDAD",
      INIT_3D => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCFCFCDCDCDCDCFCFCF",
      INIT_3E => X"CDCDCDADADADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCFCDCDCF",
      INIT_3F => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAADADADADADCDCD",
      INIT_40 => X"8A8A8A8A8A8A88A888888AAA8AAAAAAA8A8A8AAAAAAAAAAAAAAAAAAA8A88888A",
      INIT_41 => X"AAAAAAAAAAAA8A8AAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A8A8A",
      INIT_42 => X"8AAAAAAAAAAAAAAAAA8AAAAA8A8AAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA",
      INIT_43 => X"AA8A8A8A8A8A8AAA8AAAAAAA8A8A8A8AAAAA8A8A8A8A8A8AAAAA8A8A8A8A8AAA",
      INIT_44 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_45 => X"8A8A8A888A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88",
      INIT_46 => X"8A8888888888888A8A8A6A8A88888888888A8A8A8A8A8888888A8A8A88888A8A",
      INIT_47 => X"6868888868686868888888886868686868888888886868686868688888686868",
      INIT_48 => X"ADADADADADAD8D8B8DADAD8D8D8D8D8D8B8D8DADAD8D8D8DAD8D8D8D8A8A8D8D",
      INIT_49 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4A => X"CDCDADADCFADADADADAFAFCFCDADADADADADADADADADADADCFADADADADADADAD",
      INIT_4B => X"ADAFCFAFADADADADADADADAFCFCFAFCFCDADADADADAFCFCFADADADADADADADAD",
      INIT_4C => X"ADADADADADADCFCFCFAFAFAFAFAFADADADADAFAFAFAFAFCFCFCFCFCFCDADADAD",
      INIT_4D => X"CFCDADADADCDCDCDCDADADADADADADADADADADAD8AABADADADADADADADADADAD",
      INIT_4E => X"686868666666686888888AAAACCCCFCFCFCFCFCDCDCFCFCFCDCDCFCFCFCFCFCD",
      INIT_4F => X"8A8A8A8A8A8A8868686668686868686866666666686868686868686868686868",
      INIT_50 => X"CFCFCFCDCDCDCDCDCDCDCFCFCFCFCFCDEFCFCFCFCFCFCDCDADADCDCFCDCDAB8A",
      INIT_51 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCDCD",
      INIT_52 => X"CDCDADADADADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCFCD",
      INIT_53 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAADADADADADADADADADADADAD",
      INIT_54 => X"8A888A8A8A8888A8A8AAAAAAAAAAAAAA8AAAAAAAAA8A888AAAAA8A8A8A888A8A",
      INIT_55 => X"AAAAAAAAAAAAAAAAAAAAAA8A8AAAAAAAAAAAAAAA8AAAAA8A8A888A8A88888888",
      INIT_56 => X"8A8A8AAA8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8AAAAAAAAAAAAAAA8A",
      INIT_57 => X"8A8A8A8A8A8A8AAA8A8AAAAA8A8A8AAA8AAAAAAA8A8A8A8AAAAA8A8A8A8A8A8A",
      INIT_58 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAA",
      INIT_59 => X"888A88888A8A8A888A8A88888A8A8A88888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_5A => X"8A888888888888888A8888888888888868888A8A8A8A8A88888A88888A888A8A",
      INIT_5B => X"686888686868686888888888886868686868888868686868686888888888888A",
      INIT_5C => X"ADADADADAD8DADADADADAD8D8D8D8D8B8B8DADADAD8D8D8DADADADAD8A8A8A8A",
      INIT_5D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8DADAD",
      INIT_5E => X"CFCFCDADADADADADADADADCFCDCDADADADADADADADADADADAFADAFAFADADADAD",
      INIT_5F => X"ADCFCFAFADADADADADAFAFAFCFCFADADADADADADADADAFCFCFADADCFCFAFADAD",
      INIT_60 => X"AFAFAFAFCFCFCFCFCFAFAFCFCFCFAFAFCFCFCFCFCFCFADCDAFAFADADADADADAD",
      INIT_61 => X"CFCFADADCDCFCFCFCDCDADADADADADADADADADADADADADADADADADCFAFAFAFAF",
      INIT_62 => X"6668686888AAAAAAAAACACCDCFCFCFCDADADADADADCFCFCFCDCDCDCDCDCDCFCD",
      INIT_63 => X"8A68686868686868686868686868686868666868666866666868686868666668",
      INIT_64 => X"CFCDCDCDCDCDCDCDCDCFCFCFCFCFCFCDCDCDCDCDCDCDCDACADACAA8A8A8A8A8A",
      INIT_65 => X"CDCDCDCDCDCDCDCFCDCDCDCDCDCDCDCDCDCDADCDCDCDCDCDCDCDCDCDCFCFCDCD",
      INIT_66 => X"CDCDADADADCDCDCDADCDCDCDCDCDCDADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_67 => X"8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAACADADABABADADADADCDCDADADADADADAD",
      INIT_68 => X"88888AAA8A88A8A8AAAAAAAAAAAA8AAAAAAA8A8A8A8A88888888888A8A8A8A8A",
      INIT_69 => X"AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A8A8A8A8A888888888888888888",
      INIT_6A => X"8A8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAA8A8A",
      INIT_6B => X"8A8A8A8A8A8A8A8A8A8A8AAA8A8AAA8AAAAAAA8A8A8A8AAAAAAA8A8A8A8A8A8A",
      INIT_6C => X"8A8A8A8A8A8A8A8A888A8A8A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAA",
      INIT_6D => X"88888888888A8A8A8A8A8A888A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_6E => X"88888888888888888888888888888888888888888888888A8A88888A8A888888",
      INIT_6F => X"6868686868686868888888888888888868686868686868688A68888888888888",
      INIT_70 => X"ADADADAD8D8B8DADADADAD8D8D8D8D8B8B8DADAD8D8D8D8DADADADADAD8A8A8A",
      INIT_71 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_72 => X"CFCFADADADADADCDAFADADAFCFCDCDADADADADADAFADADADADADAFADADADADAD",
      INIT_73 => X"CFCFAFADADADADADAFCFCFCFCFCFADADADADAFAFADAFCFCFCFADADCDCFADADCF",
      INIT_74 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFAFCFCFCFCFAFAFADADADADADCF",
      INIT_75 => X"ADADCDCFCFCFCFCDCFCFCFADADADADADADADADADADADADADADADADADAFAFAFAF",
      INIT_76 => X"888888AAACCCCCCCCDCDCDCDCDCDCDCDCDADADADCDCFCFCDADADADADADADADAD",
      INIT_77 => X"8868686868666866686868686868686868686868686868666668666668686888",
      INIT_78 => X"CFCDCDCDCDCDCDCDCDCFCFCFCFCFCDCDCDCFCDCDADADADCDADAA8A8868686868",
      INIT_79 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_7A => X"CDCDCDCDADADADADABABADADADADADADADCDCDCDCDCDCDCFCDCDCDCDCDCDCDAD",
      INIT_7B => X"8A8A8A8A8AAAAAAAAAAAACACADADADADCDCDADADCDCDADCDCDCDCDCDCDCDCDCD",
      INIT_7C => X"8A8A8AAAAAA8A8A8A8A8888A8A8A8A888A8A88888A8A8A8A88888A8A8A8A8A8A",
      INIT_7D => X"8A8AAA8AAA8AAAAAAA8A8A8A8AAA8A8A888A8888888888888888686888888888",
      INIT_7E => X"8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAAA8AAAAAAA8A8AAAAAAAAAAAAAAAAA8A8A",
      INIT_7F => X"8A8A8A8A8A8A8A8A8A8A8AAA8A8A8A8AAAAAAA8A8A8A8AAAAAAAAA8A8A8A8A8A",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(56),
      ENBWREN => enb_array(56),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(56)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(56)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized73\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized73\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized73\ is
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 57 to 57 );
  signal enb_array : STD_LOGIC_VECTOR ( 57 to 57 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8A8A8A8A8A8A8A8888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_01 => X"8888888A88888A8A8A8A8A8A8A8A8A888A888A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_02 => X"888888888888888888888888888888888888888A8888888A8888888A88888888",
      INIT_03 => X"6888886868686888888888888888888868686868686868688888686888888888",
      INIT_04 => X"ADADADADAD8D8D8DAD8D8D8D8D8D8D8B8B8B8D8D8D8D8DADADADADADAD8A8A8A",
      INIT_05 => X"ADADADADADADADADADADADADADADADADAD8D8B8D8DADADADADADADADADADADAD",
      INIT_06 => X"CFCFADADADCFCDCDADAFAFADADADADADAFADAFAFAFADADADADADADADADADADAD",
      INIT_07 => X"CDADCFAFAFCFCFCDCFCFCFCFCFCFAFADAFADAFCFCFCFCFCFCDADADCDCDADADAD",
      INIT_08 => X"AFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFCFAFCFCFCFAFCFAFAFADADCDCFCFCF",
      INIT_09 => X"ADADADCFCFCFCFADADADADADADADADADADADADADADADADADADADADADADADAFAF",
      INIT_0A => X"AA88AACCACACCCCCCFCFCDCDCDCDCDCDCDCDCDCFCFCFCDCDADADADADADADADAD",
      INIT_0B => X"686868686866686866666666666668686668666868686868686868686888888A",
      INIT_0C => X"CDCDCDCDCDCDCDCDCFCDCDCFCFCDCDCDCDCDCDCDCDABAAAAAD8A8A8868688868",
      INIT_0D => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCFCDCFCFCDCDCDCFCF",
      INIT_0E => X"ADCDADADADADAAAA8AAAAAADADADADADADCDCDCDCDCDCDCFCDCDCDCDCDCDCDCD",
      INIT_0F => X"8A8AAAAAAAAAAAAAACACACADADADADADCDADADADADCDADADCDCDCDCDCDCDCDCD",
      INIT_10 => X"8A8A8AAAAAA8888888888888888A8888888888888A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_11 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888888888888888868666688888888",
      INIT_12 => X"AA8A8A8A8A8A8A8A8AAAAA8A8A8A8A8A8AAAAA8A8A8AAAAA8AAAAAAAAA8A8A8A",
      INIT_13 => X"AA8A8A8A8A8A8A8A8A8AAAAA8A8A8A8AAAAA8A8A8A8A8AAA8A8A8A8A8A8A8A8A",
      INIT_14 => X"888A8A8A8A8A8A88888888888A8A8A8A8A8A8A8A8A8A8A8A888A8A8A8A8A8A8A",
      INIT_15 => X"88888A8A8A88888A8A8A8A8A888888888A888A8A8A8A8A888A8A8A8A8A8A8A8A",
      INIT_16 => X"686888888888888888888888888888888888888A8A8888888888888888688888",
      INIT_17 => X"6868886868686868886868888868686868686868686868686888886868688888",
      INIT_18 => X"ADAD8D8DADAD8D8D8D8D8D8D8D8D8D8D8B8B8B8B8B8D8D8DADADADADAD8D8B8B",
      INIT_19 => X"ADADADADADADADADAD8DADADADADADADADAD8D8DADADADADADADADAD8D8D8DAD",
      INIT_1A => X"ADAFAFAFCFADADADADADCFADADADADADADAFAFADADADADADADADADADADADADAD",
      INIT_1B => X"ADCDCFCFCFCFCFCFCFCDCDCFADADADADAFAFAFAFAFCFCFCFADADADCFCFADADAD",
      INIT_1C => X"CFCFCFAFAFCFCFAFCFCFCFCFCFCFCFCFAFCFCFCFCFAFADADADADADADCFCFCDCD",
      INIT_1D => X"ADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFCFAFCFCFCF",
      INIT_1E => X"ACAACCCFCFCDCFCFCDCDCFCFCDCDCDCDCDCDCFCFCFCFCDADCDADADADADADADAD",
      INIT_1F => X"686866666666666668686666666666686666666668686868686888888AAAACCC",
      INIT_20 => X"CFCDCDCDCDCDCFCFCFCDCDCDADADADAD8C8A8AAACDAA88686868686868686866",
      INIT_21 => X"CDCDCDADCDCDCDCDCDCDCDCDCDCDADADADADCDCFCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_22 => X"ADCDCDADADADACAAACADADADCDCDCDCDCFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_23 => X"8AAAAAADADAAACACADADADADCDADADADADADADCDCDADADADCDCDCDCDCDCDCDCD",
      INIT_24 => X"888A8A8AA8A88888888888888888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_25 => X"8A8A8A8A8A88888A8888888A8A8A8A88A88888888888888A8888888888888888",
      INIT_26 => X"8AAAAAAAAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAAA8A8A",
      INIT_27 => X"8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAA",
      INIT_28 => X"888888888A8A8A8A888888888A8A888A8A8A8A8A8A8A8A8A888A8A8A8A8A8A8A",
      INIT_29 => X"6888888A8A8A8A8A8A8A8A8A888888888A88888888888A8A8A8A8A8A8A8A8888",
      INIT_2A => X"68686888888888688888888888888888888888888A88888888886888888A8A68",
      INIT_2B => X"6868686868686868686868686868686868686868688888688888886868686868",
      INIT_2C => X"ADAD8D8DADAD8D8D8D8D8D8D8DADADAD8D8B8B8B8D8D8D8D8DADADADAD8D8B8B",
      INIT_2D => X"ADADADADADADADAD8D8D8DADADADADADADADADADADADADADADADADAD8D8D8D8D",
      INIT_2E => X"ADADADADADADADADADCFCFADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2F => X"CFCDCFCFCFCFCFCFCDCDCDCDADADADADAFAFAFAFADADCFCFADADADADADADADAD",
      INIT_30 => X"CFCFADADADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFADAFADAFADADCFCFCDCD",
      INIT_31 => X"ADADADADADADADADADADADADADADADADADADADADAFADADAFCFCFCFCFCFCFCFCF",
      INIT_32 => X"CFCFCFCFCFEFEFCFCDCDCDCDCDCFCFCDCFCFCFCFCDCDADADCDCDADADADADADCD",
      INIT_33 => X"888A886868686868686868666868666866666668688888886888AAACAACCCDCC",
      INIT_34 => X"ADCDCDCDCDCDCFCFCDADCDADAC8AAA8A8A8A8AAAAAAA8A88688A8A688888888A",
      INIT_35 => X"CDCDCFCDCDCDCDCDCDCDCDCDCDADADADCDCDCDCDCFCFCDCDCFCFCDCDCDCDCDAD",
      INIT_36 => X"CDCDADADADADADADADADCFCFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_37 => X"ACACACACACACACADADADADCDCDCDCCCCADADADCDCDCDADADADADADCDCDCDCDCD",
      INIT_38 => X"88888888888888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAACAAAAAD",
      INIT_39 => X"8A8A8888888888888888888888888A8AAA888888888888888888888888888888",
      INIT_3A => X"8AAAAA8A8AAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8A8A8A",
      INIT_3B => X"8A8A8A8A8A8A8A8A8A8A8AAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAA",
      INIT_3C => X"8A8A888888888A8A888AAA8A8A8A888A8A8A8A8A8A8A8A8A888A8A8A8A8A8A8A",
      INIT_3D => X"8A8A8A88888A888A8A8A8A8A88888A8A8888888888888A8A8A8A888A8A8A888A",
      INIT_3E => X"8A8A88888888688888888A8A888888888888888888888888888A888888888868",
      INIT_3F => X"6868686868686888886868686868686868686868688888888888886868686868",
      INIT_40 => X"ADADAD8DAD8D8D8D8D8D8D8D8DADADAD8B8B8D8D8D8D8D8DADADADAD8D8B8B8B",
      INIT_41 => X"ADADADADADADADAD8DADADADADADADADADADADAD8DADADADADADADADADADADAD",
      INIT_42 => X"ADADADADCFCFAFADAFAFADADAD8D8D8D8DADADADADADADADADADADADADADADAD",
      INIT_43 => X"CFCFCFAFADAFAD8FADADADADCFADADADAFAFAFADADADADCFCDCFAFADADADADAD",
      INIT_44 => X"CFADADADADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFADADAF",
      INIT_45 => X"ADADADADADADADADADADADADADADADADADADADADADCFAFADCFCFAFAFAFAFAFCF",
      INIT_46 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCDCDCDCDCDADCDADADADADADADAD",
      INIT_47 => X"AAAA8A88886888888888686868686868686868688A8A8AAACCCCCCCDCDCDCDCD",
      INIT_48 => X"ADADCFCFCFCFCFCFCFCCCCCCACACADADACAAAA8A8A888AAAAAACAA8A8AAA8AAA",
      INIT_49 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_4A => X"ADCDCDCDCDCDCFCFCFCFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCF",
      INIT_4B => X"ACADADADADADADADADADADADCDADADADADADADCDCDCDCDCDCDADADCDCDADCDCD",
      INIT_4C => X"88888888888A8A888A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAACACACAC",
      INIT_4D => X"8888888A8888888888888A8A888A8888AA8A88888888A8888888888868688888",
      INIT_4E => X"AAAAAAAA8A8A8A8A8AAAAAAAAA8AAA8A8A8A8A8A888A8A888A8A8A8888888A88",
      INIT_4F => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAA",
      INIT_50 => X"8A88888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_51 => X"88888A8A8A888888888888888A88888A888A88888A8A8A8888888A8A888A8A88",
      INIT_52 => X"8888888888888888888888688888888888886868688A8A8A8888888A88888A88",
      INIT_53 => X"6868686868686868686868888888686868686868686868888888888888888888",
      INIT_54 => X"ADAD8D8DAD8D8D8D8D8D8D8DADADADADAD8D8D8D8D8D8D8DADADAD8D8D8B8B8B",
      INIT_55 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_56 => X"AFADADADCFCFAFAFADADADADAD8D8D8D8D8DADADADADADADADADADADADADADAD",
      INIT_57 => X"CFAFAFADADADADAFADADADADADAFAFAFADCFADADCFCFADADADADADADADADADAF",
      INIT_58 => X"CFADCDADADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCDAFAF",
      INIT_59 => X"ADADADADCDADADADADADADCDADADAD8DADADADADADCDADADADADADADADADADAF",
      INIT_5A => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDEFEFCFCDCDCDCDCDCDADADADADADADADAD",
      INIT_5B => X"AA8A8A8AAAAAAAAAAAAAAAAAAA8A8A88AAAAAA8AAAACCCCCCCCCCDCDCDCDCDCD",
      INIT_5C => X"ADADADCDCDCDCDADACACACACAAAAAA8AAA8A8A8A8868888AAAACACACACACAAAA",
      INIT_5D => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADACACCDCDCDCDCDCDCDCD",
      INIT_5E => X"ADCDCDCDCDCDADADADCDCDCDCDCDADADCDCDCDCDCDCDCDCDCDCDCDCDCDCFCFCF",
      INIT_5F => X"ADADADADADADADADADADADADCDADADCDADADCDCDCDCDCDCDCDADADADCDADADAD",
      INIT_60 => X"88888888888A8A888A8A8A8A8A8A8A8A8A8A8AAAAAAAACACACACADADACACACAC",
      INIT_61 => X"8888888888888A8A8888AAAA888A888A8A8A8A88888888888888886868688888",
      INIT_62 => X"8A8AAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888888888888888888888888",
      INIT_63 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88",
      INIT_64 => X"8A8A8A8A8A8A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_65 => X"88888888888888888888888888888888888888888888888A888888888A8A8A8A",
      INIT_66 => X"8888888888888888888888688888888888886868686888888888888888888888",
      INIT_67 => X"6868686868686868686868688888686868686868886868888888888888888888",
      INIT_68 => X"AD8D8DADADAD8D8D8DADADADADADADAD8D8B8B8D8D8D8D8D8DADAD8D8DADAD8D",
      INIT_69 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6A => X"ADADADADADCFADADADADADADADADADADADADADADADAFAFADADADADADADADADAD",
      INIT_6B => X"AFAFADADCFCFADADADADAFAFAFCFCDCFCFCFCFCFADADADADAD8DADADADADADAF",
      INIT_6C => X"CFCFCFADADADAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFCFCFCFCFADADADAD",
      INIT_6D => X"ADADADADADADADADADADADADADADADAD8DADADADADCFCFCFCFCFCFAFAFAFCFCF",
      INIT_6E => X"CDCDCDCDCDCDCDCDCFCDACCDCDCDCFEFEFCDCDCDCDCDCDCDADADADADADADADAD",
      INIT_6F => X"ACACCCCDCDCCCCCCCCCDCCCCCDCCCCCCCCCCCCACACCFCFEFCFCFCFCFCFCDCDCD",
      INIT_70 => X"AAACACACACACCDADAAAAAAAAAA8A6868688888886868888AAAACACACAAAAAAAA",
      INIT_71 => X"CDADCDCDCDCDCDCDCDCDCFCFCFCFCDCDCDCDCDCDCDADADCDADCDCDCDCDCDADAD",
      INIT_72 => X"CDCDCDCDADCDADADCDCDCDCDCDADADADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_73 => X"ADCDADADADADADADADADADCDCDADADADADADADADADADADADADADADADADCDCDCD",
      INIT_74 => X"888A8A8A8A8A8A8A8A8A8A8A8AAAAA8AAAAAAAAAAAACACACADADADADADADADAD",
      INIT_75 => X"88888888888888888888AAAA8888888A88888888888888888888886868688888",
      INIT_76 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888888888888888888888888888A8A",
      INIT_77 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_78 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_79 => X"88888888888888888888888888888888888A88888888888A88888A888A8A8A8A",
      INIT_7A => X"6888888888888888888888888888888888888868888888886868888888888888",
      INIT_7B => X"6868686868686868686868686868686868686868686868888888888888888868",
      INIT_7C => X"ADAD8DADADADAD8B8B8DADADADAD8B8B8B8B8B8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_7D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8B8D",
      INIT_7E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAFADADADAD",
      INIT_7F => X"ADAFADADCDADADADCDADCFCFCFCFCDCFCFCFCDADADADADADADADADAFADADAFAF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(57),
      ENBWREN => enb_array(57),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(18),
      I2 => addra(16),
      I3 => addra(17),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\,
      O => ena_array(57)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__50\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(17),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\,
      O => enb_array(57)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized74\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized74\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized74\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 58 to 58 );
  signal enb_array : STD_LOGIC_VECTOR ( 58 to 58 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFCFCDADADADADADCFCFCFCFAFCFCFCFCFCFCFCFCFCFCFAFAFAFAFAFADADADAD",
      INIT_01 => X"ADADADADADADADADABADADADADADADADADADADADADADCFAFAFCFCFAFAFCFCFCF",
      INIT_02 => X"CDCDCDCDCCCCCDCDCDCDCCCDCFCFCFCFCFCDCDCDCDADADCDADADADADADADADAD",
      INIT_03 => X"ACACACCCCDCDCDCDCDCFCDCFCFCDCDCFEFCDCDCDCDCDCDCFCFCFCFCFCFCFCDCF",
      INIT_04 => X"AAACAAAA8A8AAAAAAA8A88888A886888AA8A8888888A8A8A8A8A8A8A8A8AAAAC",
      INIT_05 => X"ADADCDCDCDCDCDCDCDCDCDCDCDCDACAAAAACADCDCDCDACADADADACAAAAAAAAAA",
      INIT_06 => X"ADADADADCDCDADADADADADCDCDADADCDADCDCDCDCDADADCDCDCDCDCDADADADAD",
      INIT_07 => X"ADADADADADADADADADADADADCDADADADADADADADADADADADCDADADADADADADAD",
      INIT_08 => X"8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAACACACACACADADADADADADADAD",
      INIT_09 => X"8888888888888888888888888888888888888888888888888888888A88888888",
      INIT_0A => X"8A8A8A8A8A8A8A8A8A88888A8888888A8888888888888888888888888A888A8A",
      INIT_0B => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888A8A88888A888A88888A8A8A8A8A8A",
      INIT_0C => X"88888A8A8A8A8A8A8A8A8A8A8A8A8888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_0D => X"88888888888888888888888888888A88888888888A8A88888A8A8888888A8888",
      INIT_0E => X"8888888868686868888888888888888888888888888888886868888888888888",
      INIT_0F => X"8868686868686868686868686868686868686888686868888888888888888868",
      INIT_10 => X"ADADADADADAD8B8B8A8A8A8B8B8B8A8A8B8D8D8D8D8D8D8D8D8B8B8B8B8A8B8B",
      INIT_11 => X"AD8D8DADADADAFAFAFADADADADADADADADAD8D8D8D8D8DADADADADADADADADAD",
      INIT_12 => X"ADAD8B8A8BADADAD8DADADADADAFAFAFADADADADADADADADADADADADADADADAF",
      INIT_13 => X"CFCFCFCFADADADCFCFCFCFCFCFCFCDCDCDADADADADADADADADADAFAFADAFCFAF",
      INIT_14 => X"CFCFCDADADCFCFAFCFCFCFCFAFCFCFCFCDCFCFCFCFCFCFCFAFAFAFADADADADAF",
      INIT_15 => X"ADADADADADADADADADADADADADADADADCDCDCDADADADAFAFAFCFCFCFCFCFCFCF",
      INIT_16 => X"CDCDCDCDCCCCCDCDCDEFEFEFEFCFCFCDADADADADADADADADADADADADADADADAD",
      INIT_17 => X"AAACACACACCCCDCDCDCDCDCDCDACCDCDCDCDCDADCDCDCDCFCFCFCFCFCFCFCFCF",
      INIT_18 => X"8A8A88886868686666666666686868688A8A68686888686868686868688AAA8A",
      INIT_19 => X"CDCFCDCDCDCDCDCDCDCDCDCDADADADADADADADCDCDCDACACAAAA8A8A8A8A8888",
      INIT_1A => X"ADADADADADADADADADADADADCDADADADADADADCDCDADADADCDCDCDADADADADCD",
      INIT_1B => X"ADADADADADADADADADADADADADADADADADADADADADADADCDADADADADADADADAD",
      INIT_1C => X"8A8A8A8A8A8A8A8AAAAAAAAAAAACACACAAADADADADACACACADADADADADADADAD",
      INIT_1D => X"888888888A8A88888888888888888888888888888888888A88888A8A8A8A8A8A",
      INIT_1E => X"888888888888888A88888888888888886888888888888888888888888A888888",
      INIT_1F => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8888888A8A88888888888A8A8A8A8A888888",
      INIT_20 => X"88888A8A8A888A8A8A8A8A8A8A88888A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_21 => X"88888888888888888888888888888A8888888888888888888A8A888888888888",
      INIT_22 => X"6868888868688868888888888888888888888888888888886868888888888888",
      INIT_23 => X"6868686868686868686868686868686868686888686868888888686868888868",
      INIT_24 => X"ADADADADAD8B8A8A8A8A8A8B8B8A8A8A8D8D8D8B8B8B8B8B8A8A8A8A8A8A8A8A",
      INIT_25 => X"ADADADADADADADADADADADADADADADADAD8D8D8D8DADADAD8DADADADADADADAD",
      INIT_26 => X"AD8A6866688AADADADAFAFAFAFAFAFADADAD8D8DADADADADADADADADADADADAD",
      INIT_27 => X"ADCDCFCFCFCFCFADADCFCFAFAFAFAFAFADADADADADADADADADADADADADAFAFAD",
      INIT_28 => X"CFCFCFCFCFCFCFCFCFCFCFAFCFCFCFADCDCFCFADADADADCFAFCFAFADADAFAFAD",
      INIT_29 => X"ADAFADADADADAD8DADADADADADADADADCDCDADADADADAFAFCFCFCFCFCFCFCDAD",
      INIT_2A => X"CDCDCFCFCFCDCFEFEFEFEFEFEFCDADADADADADADADADADADADADADADADADADAD",
      INIT_2B => X"8AAAACACACACCCCDCDCDCDCDCDCDCDCFCFEFCFCDCFCFCFCFCFCFCFCFCFCFCFCD",
      INIT_2C => X"88886868666668686888886868686866666868686866666666664668688A8A68",
      INIT_2D => X"CDCDCDCDCDCDCDADCDCDCDADADADADADADADAAAAAAAAAA8A8A8A8888888A888A",
      INIT_2E => X"ADADACAAAAACADADADCDCDCDCDCDADADADADADADCDADADADADADADADADCDCDCD",
      INIT_2F => X"ADADADADADADADADADCDADADADADADADADADADADCDADADADADADADADADADADAD",
      INIT_30 => X"8A8A8AAAAAAAAAAAAAAAACACADADADADADADADADADADADADADADADADADADADAD",
      INIT_31 => X"88888888888888886868688888688A888888888888888A8A8A8A8A8A8A8A8A8A",
      INIT_32 => X"8888888888888888888888888888888888888888888888888888888A8A888888",
      INIT_33 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A888A88888A8A88888888888888888888",
      INIT_34 => X"8888888A888888888A8A8A8A888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_35 => X"88888888888888888888888888888888888A8888888888888A88888888888888",
      INIT_36 => X"6868888888886868686868888868686888886868888888888888888888888888",
      INIT_37 => X"6868686868686868686868686868686868686868686868686868686868686888",
      INIT_38 => X"ADADAD8D8B8A8A8A8A8A8B8B8B8A8A8D8B8B8B8B8B8B8B8A8A8A8A8A8B8B8B8B",
      INIT_39 => X"ADADADADADADADADADADADADADAAADADAD8B8B8D8DADADAD8DADADADADADADAD",
      INIT_3A => X"AD8A68686A8AADADADADADAFADADADAD8DADADADADADADADADADADADADADADAD",
      INIT_3B => X"ADADCFCFCFCFCD8A668AADAD8DADAFAFADADADADADADADADAFAFADADADCFADAD",
      INIT_3C => X"CDCDADADADADCFCDADCFAFAFAFCFADADADAFAFADADADADAFAFAFAFADADADADAD",
      INIT_3D => X"ADADADADADADAD8DADADADADADAFAFAFCFCFCFCDADADAFCFCFCFCFCFCFCFADAD",
      INIT_3E => X"CFCFEFEFEFEFEFEFEFEFCFCFCDADADADADADADADADADADADADADADADADADADAD",
      INIT_3F => X"ACCCCCCCCDCDCDCDCDCDCFCFCFCFCFCFEFEFEFCFCFCFCFCFCFCFCFEFEFCFCFCF",
      INIT_40 => X"8868686868686888AAAAAA8868686868686868666868686866686868888A8A8A",
      INIT_41 => X"CDCDCDADCDADADAAAA8A8A8AAAACAAAA8A8A8A8A8A8888888A8A8A8A8A8A8A8A",
      INIT_42 => X"ADCDADADCDCDCDADADCDCDCDCDCDCDCDADADADADADCDCDCDCDCDCDADCDCDCDCD",
      INIT_43 => X"ADADADADADADADADCDCDCDADADADADADCDCDADADADADADADADADADCDCDCDCDCD",
      INIT_44 => X"AAAAAAABAAAAAAACACACADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_45 => X"68886888886868686868688A8A888A8A888A8A8A8A8A8A8A8A8A8A8A8A8AAAAA",
      INIT_46 => X"8888888888888888888888888888888888888888888888888888888888888888",
      INIT_47 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A8A8A88888A8A88888888888888888888",
      INIT_48 => X"88888888888888888A8A88888888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_49 => X"88888888888A888888888888888888888A8888888888888A8A88888A8A888A88",
      INIT_4A => X"8888888888886868686868686868686888886868686868888888888888888888",
      INIT_4B => X"6868686868686868686868686868686868686868686868686868686868688888",
      INIT_4C => X"ADAD8B8A8A8A8A8A8A8A8A8A8A8A6A8A8D8B8B8D8B8B8B8A8A8A8A8A8A8B8B8B",
      INIT_4D => X"ADADADADADADADADADADADADAAAAADADAB8B8A8A8A8AADAD8D8D8D8D8D8DADAD",
      INIT_4E => X"ADADADADADADADADADADADADADADAD8D8DADADADADADADADADADAD8DADADADAD",
      INIT_4F => X"ADADADCFCFCFAB666466AAADADADADADADADADAFADADADADAFAFADADADADAFCF",
      INIT_50 => X"ADADADADADADCDADADADCFAFCFCFCDADADAFAFAFAFAFAFAFAFADADADADADADAD",
      INIT_51 => X"ADADADADADADADADADADADCFCFCFAFAFAFAFCFCFCDADCFCFCFCFCFCFCFCDADAD",
      INIT_52 => X"CFCFCFCFEFCFCDCFCFCFCDADADADADADADADADADADADADADADADADADADADADAD",
      INIT_53 => X"CCCDCCCDCDCDCDCFCDCFCFCFCFCFCFCFEFCDEFEFEFCDCFEFCFCFCFCFCFEFEFCF",
      INIT_54 => X"886868686888888AAA88888A8868686868686868886888888888AAAAAAAAACCC",
      INIT_55 => X"CDADADADADADADACADAAAAAAAAAA8A8A8A8A8A88686868688A8A8A8A8A8A888A",
      INIT_56 => X"CDCDCDCDCDCDCDADCDCDCDCDCDCDADACADADCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_57 => X"ABABADADADADADADCDCDCDADADCDCDCDADADADADADADADCDADADADADCDCDCDCD",
      INIT_58 => X"ADAAABABADAAACACADADADADADADADADADAD8A8AADADADADADADADADADADADAA",
      INIT_59 => X"68686868886868688888888A8A888A888A8A8A8A8A8A8AAAAAAAAAAAAAAAAAAA",
      INIT_5A => X"888888888888888A88888888888888888888888A888888888868686888888888",
      INIT_5B => X"8A8A888A8A8A8A8A888A8A8A8A8A888A8A8A888A8A88888A8A8A888888888888",
      INIT_5C => X"888888888A8A8888888868666668886888888A8A8A8A8A888A8A8A888A8A8A8A",
      INIT_5D => X"888888888A8A888888888888888888888888888A8A88888A8A8A8A8A8A8A8888",
      INIT_5E => X"8888888888686868686868686868686888888868686868688888888888888888",
      INIT_5F => X"6868686868686868686868686868686868686868686868686868686868888888",
      INIT_60 => X"8D8B8D8D8A8B8B8AAB8B8A6A8A8A8A8A8A8A8B8B8B8B8B8B8B8B8B8B8D8D8D8D",
      INIT_61 => X"ADADADAD8A8BAD8DADADAD8D8DADAD8A8A8A8A8B8BADADADADAD8D8D8DADADAD",
      INIT_62 => X"AFAFCFAFADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_63 => X"CFCFADADCFAB8664644466ACAD8DADADADADADADADADADCDADADADAFAFAFAFAF",
      INIT_64 => X"ACADAFAFADADADADADADCFCFCFCFADADADADADADAFAFAFCFAFADADADADADADCF",
      INIT_65 => X"ADADADADADADADADAFCFCFCFCFCFAFAFCFCFCFAFAFCFCFCFCFCFCFCFCFCDADAD",
      INIT_66 => X"CFCFCFCFEFCFCDCDCDCDADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_67 => X"ADADCDCFCDADADCDADCDCDCFCFCDCFCFCFEFEFEFEFEFEFCFCFCFCFEFEFEFEFCF",
      INIT_68 => X"68686888888888888A8AAA8888AA8A8A888A8A8A8A8AAAAAAAAAACAAAAACACAC",
      INIT_69 => X"CDADADCDADCDCDCDCDCCACACACACACAAAAAA8A88686868688868686666686868",
      INIT_6A => X"CDCDCDCDCDCDCDADADADCDCDADADACAAADCDCDCDCDCDADCDCDCDCDCDCDCDCDCD",
      INIT_6B => X"ABADADADADADADADADADADADADADADADADADADADADADADADADADCDCDCDCDCDAD",
      INIT_6C => X"AAADADAAACADADADADADADADADADADADABADABADADADADADADADADADADADADAD",
      INIT_6D => X"888868686888886888888A8A6A8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAABABAB",
      INIT_6E => X"8888888888888888888888888888888888888888888868888888888868688868",
      INIT_6F => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A88888888888888888888888A8888",
      INIT_70 => X"8888888888888888888868444468686888888A8A8A8A8A888A8A8A8A8A8A8A8A",
      INIT_71 => X"8888886888888888888888888888888888888888686888888888888A8A8A8A88",
      INIT_72 => X"6868686888888868686868686868686888888888888888888888888888888888",
      INIT_73 => X"6868686868686868686868686868686868686868686868686868688868688868",
      INIT_74 => X"ADADADADADADADAD8B8B8A8B8DADAD8B8A8B8B8B8B8B8D8D8D8DAD8D8D8D8D8D",
      INIT_75 => X"ADADADAD8B8DAD8DADADAD8D8DADAD8D8A8A8AADADADADADADADAD8B8D8DADAD",
      INIT_76 => X"AFADADADADADADADADADADADADADADADADCFAFADADADAD8DADADADADADADADAD",
      INIT_77 => X"ADCFADADAB66644462644488ADAD8DADADADADAFAFCFCFCFADADAFAFAFADADAD",
      INIT_78 => X"CFCFCFAFAFAFADCDAFAFCFCFADCFADADCDADADADADADADADADADADADADADADAD",
      INIT_79 => X"ADADAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDADAD",
      INIT_7A => X"CFCFCFEFEFCFCDADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7B => X"ACACACCDADAAAAACCDCDCDCDCDCDCDCDCDCDCDEFCFCFCFCFCFCFEFEFEFEFEFEF",
      INIT_7C => X"686868886866686868888AAAAAAAAAAAAA8A8A8AAAAAAAACACACACAAAAACACAC",
      INIT_7D => X"CDADADADADADCDADACAAACACACACACACAA8A8A8A8888888A8A8A686868666668",
      INIT_7E => X"CDCDCDADADADADADADADADADADADADADADADADCDCDCDCDADCDCDCDCDCDCDCDCD",
      INIT_7F => X"ADADADADADADADADADADADADADADADADCDADADADADADADADADCDCDCDCDCDCDCD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(58),
      ENBWREN => enb_array(58),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(15),
      I2 => addra(13),
      I3 => addra(14),
      I4 => addra_13_sn_1,
      O => ena_array(58)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(15),
      I2 => addrb(13),
      I3 => addrb(14),
      I4 => addrb_13_sn_1,
      O => enb_array(58)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized75\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized75\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized75\ is
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 59 to 59 );
  signal enb_array : STD_LOGIC_VECTOR ( 59 to 59 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_01 => X"88888868688888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAABAB",
      INIT_02 => X"8A88888888888888888888888888888888888888686868686888888888888888",
      INIT_03 => X"8A8A8A8A8A8A8A888A88888888888A8888888888888888888888888888888888",
      INIT_04 => X"88888888888888888888664446686866888888888A8A888A8888888A8A8A8A8A",
      INIT_05 => X"888888688888888888888888888888888A888888888A8A88888888888A8A8A8A",
      INIT_06 => X"6868686868888868686868686868686868686888888888688888888888888888",
      INIT_07 => X"6868686868686868686868686868686888886868686868686868686868686868",
      INIT_08 => X"8DADADADADADADAD8B8B8D8DADAD8B8A8A8A8A8B8B8B8D8DADAD8D8D8D8D8D8D",
      INIT_09 => X"ADADADADADADADADADADADAD8D8D8D8D8C8AADADADADADADADAD8B8A8B8D8DAD",
      INIT_0A => X"AFADADADADAFADADADADADADADADADADAFAFADADADAD8D8D8D8D8DADADADADAD",
      INIT_0B => X"ADADADAD88664444646444448AAC8C8CADADAFAFAFCFCFCFADADADAFADADADAD",
      INIT_0C => X"CFCFAFAFCFCFCFCFCFCFCFCFCFCFAFCFCFADAFAFAFAFAFADADAFCFAFAFAFAFAD",
      INIT_0D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFCFCFCFCFCFCF",
      INIT_0E => X"CDCFEFCFCFCDCDADADADADADADADADADADADADADADADADADCDCDCDCDCDCFCFCD",
      INIT_0F => X"ACACADCDADADCDCDCDCDCDCDCDCDCDCDCDCDCFCFCDCDCFCFCDCFCFCFCFCFCFCF",
      INIT_10 => X"6868688888888868888A888AAA8A8A8AAAACAA8AACACAAAAAAACACACACACACAC",
      INIT_11 => X"ADADADADADADADACAAAAACACAC8A8A8A888AAAAA8888888A8A8A8A8A68464668",
      INIT_12 => X"CDADCDCDADADADADADADADADADADCDCDCFCDCDADADADADADCDCDCDCDCDCDADAD",
      INIT_13 => X"ADADADADADADADADADADADADADADADADCDADADABADADCDCFCDCDCDCDCDCDADAD",
      INIT_14 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_15 => X"688A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8AAAAAAAAAAAAAAAADADAD",
      INIT_16 => X"8888888888888888888888888888886868686868686888886888888888888868",
      INIT_17 => X"88888A88888888888888888888888A8888888888888888888888888888888888",
      INIT_18 => X"888888888A8A88888868444466666666888888888A8888888888888A8A8A8A8A",
      INIT_19 => X"888888888888888868888888888888888888888888888888888888888888888A",
      INIT_1A => X"6868686868888888888868686868686888688888888888688888888888888888",
      INIT_1B => X"6868686868686868686868686868686888886868686868686868686868686868",
      INIT_1C => X"8BAD8D8D8D8D8D8B8B8DADAD8D8D8B8A8A8A8A8A8B8B8B8D8D8D8B8B8D8B8B8D",
      INIT_1D => X"ADADADADADAFADADADADADADADADADADADADADAD8D8DADADAD8D8B8A8A8B8B8D",
      INIT_1E => X"ADADCFCFAFADADADCDADADCFCFADADAFADADADADADADAD8D8D8D8D8DADADADAD",
      INIT_1F => X"CFADADCFADAAAAAA8A8868666688ACADADADCFCFCFCFCFCFADADADADADADADAD",
      INIT_20 => X"AFAFAFAFCFCFCFCFAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFADAFAFAFAFAFCFCFCF",
      INIT_21 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFCFCFCFAFAFCFCFCFCFCFCFCFCFAFAFCF",
      INIT_22 => X"CFCFCFCFCDADADADADADADADADADADADADADADADADAFAFCFCFCFCFCFCFCFCFCF",
      INIT_23 => X"CFCFCFCFCFCFCFCFCFCFCDCDCDCDCDCDADCDCDCDCDCDCFCFCFCFCFCFCDCDCFCD",
      INIT_24 => X"68686888888AAAAA8A8A8A8AAA8A8A8AACADADADCFCFADADADADADCFCFCFCFCF",
      INIT_25 => X"CDCDADADADADACACAAAAACAAAA8A8A6888888A8A888A8A8A8A68686868686868",
      INIT_26 => X"CDADADADADADAA8AAAACADCDCDCDCDCDCDCDCDADACADADADCDCDADADCDCDCDCD",
      INIT_27 => X"ADADADADADADADADADADADADADADADCDCDCDADADADADADADADADADADADADADCD",
      INIT_28 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_29 => X"8A8A8A8A8A8A8A8A8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAACAAABABADADADADAD",
      INIT_2A => X"888888888888888888888888888868686868688888888888688888888A8A8A88",
      INIT_2B => X"8888888888888888888888888888888888888888888888888888888888888888",
      INIT_2C => X"8A88888888888888886644466666666888888888888888888888888888888888",
      INIT_2D => X"8888888888888888888888888888888888888888888888888888888888888888",
      INIT_2E => X"6868686868888888688868686868686888888888686868688888888868686888",
      INIT_2F => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_30 => X"8B8D8D8B8D8D8D8BADADADADAD8D8B8B8A8A8A6A8A8B8D8D8D8B8B8B8B8B8DAD",
      INIT_31 => X"ADADADADADADADADADAD8DADADADADADAD8D8D8D8D8DAD8D8D8B8B6A6A6A8A8B",
      INIT_32 => X"ADADCFCDADADADADADADCFCFCFAFADADADADADADADADAD8D8D8D8D8D8DADADAD",
      INIT_33 => X"AFAFADAFADADADADADADADADACAAADADADADADCFCFCFCFADADADADADADADADAD",
      INIT_34 => X"AFAFAFADAFAFCFCFCFADADCFCFCFCFCFCFCFCFCFAFCFCFADADADADAFAFCFCFCF",
      INIT_35 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFADADAD",
      INIT_36 => X"CFCFCDADADADADADADADADADADADADADADADAFAFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_37 => X"AD8AADADCDCDCFCFCDCDCDCDCDCDCFCFCDCFCDCFCFCFCFCFCFCFCFCFCDCFCFCF",
      INIT_38 => X"686868688888888888888A888A8AAAAAACACAAADADADACACAC8AADCDCDADADAD",
      INIT_39 => X"CDCDADADADACACACACACACAAAA8A888888688AAAAA8A8AAA8A68684666666868",
      INIT_3A => X"CDADADCDADADACAAAAADCDCDCDCDCDCDCDCDCFCDADADCDADCDCDCDCDADCDCDCD",
      INIT_3B => X"ADADADADADADADADADADADADCDADADADADADADADADADADADAAACADADADADADAD",
      INIT_3C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3D => X"8A8A8A8A8A8AAAAA8A8AAAAAAAAAAAAAAAAAAAACACAAACACABADADADADADADAD",
      INIT_3E => X"686888888868686868688888888888886868888888888888686888888A8A8A8A",
      INIT_3F => X"6888886868888888888888888888888888888888888888888888888888888888",
      INIT_40 => X"8A88888888888888886644466646666888888888888888888888888868686868",
      INIT_41 => X"88888888888888888A8888888888888888888888888888888888888888888888",
      INIT_42 => X"6868686868688888688888686868686888888888686868686868686868688888",
      INIT_43 => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_44 => X"8A8B8B8B8D8D8D8DADADADADAD8D8D8B8B8B8A8A8A8B8D8D8D8B8B8B8B8BADAD",
      INIT_45 => X"ADADADADADADADADADAD8DADADADADADAD8B8B8D8D8D8D8D8B8B8B8B8A8A8A8A",
      INIT_46 => X"ADADADADAD8D8D8DADADADADADADADAD8DADADADADADADAD8D8D8DADADADADAF",
      INIT_47 => X"ADAFADAFADADADADADADADADAFAFADAFADADCFCFCFCFADADADADADADADADADAD",
      INIT_48 => X"ADAFAFADAFCFCFCFAFADAFCFCFAFCFCFCFCFCFCFAFAFCFAFADADAFAFAFADADAF",
      INIT_49 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFAFAFADADADAD",
      INIT_4A => X"CFCFADADADADADADADADADCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4B => X"ABABADADCDCDCDCFCDCDCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4C => X"8888686888888A8888888868688A8AAAAAACADADADADADAC8A8AAAAAAAADADAD",
      INIT_4D => X"CDADADADCDCDACCDCCCCACACAAAAAAACAA8AAA8A8A8888886868686868666888",
      INIT_4E => X"CDCDCDCDCDCDCDCDCDCDCFCDCDCDCFCFCFCFCFCFCFCFCFCDCDCFCFCDCDCDCDCD",
      INIT_4F => X"ADADADADADADADADCDCDCDCDCDADADADADADADADADADADADACADADCDADADADAD",
      INIT_50 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_51 => X"8A8A8AAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAADADAAAAABADADADADADADADAD",
      INIT_52 => X"686868686868686868686888888888686868688868888A8A8A8A8A8A8A8A8A8A",
      INIT_53 => X"8888888868888888888888888888888888888888888868668888888888888868",
      INIT_54 => X"6888888888888888886646666666666868686868686888888888886868686868",
      INIT_55 => X"888888888888888888888888888888888A888888888888888888888888888888",
      INIT_56 => X"6868686868688888888888886868686868688888888888686868686868888888",
      INIT_57 => X"6868686868686868686868686868686868686868686868686868688868688868",
      INIT_58 => X"8B8B8D8D8D8DADADADADADADADAD8D8D8D8D8D8D8DADADAD8D8D8D8B8A8B8B8D",
      INIT_59 => X"ADADADADAD8DADADADADADADADADADADAD8B8B8D8D8D8D8DADAD8D8D8B8B8B8B",
      INIT_5A => X"ADADADAD8D8D8D8DADAD8DADADADADAD8DADADADADADADADAD8D8DADADADADAF",
      INIT_5B => X"ADADADADADADADADADADCFADADADAFADAFCFCFCFCFADADAFADADADADADADADAD",
      INIT_5C => X"AFCFCFCFCFCFCFCFAFADADAFADADAFAFCFCFCFCFAFAFADADADADADADADADADAD",
      INIT_5D => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFCFCFCFAFAFAFADADADADADADADAD",
      INIT_5E => X"CFCFCFCFCFCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5F => X"CDCDCFCDCDCDCDCDCDCDCDCDCDCFCDCDCFCFCFCFCFCFCFCFCFCFCFCFEFEFCFCF",
      INIT_60 => X"8AAAAAAA8A88AAAA8AAA8A688A8A8A8AAACCCDADADCDADADADCDCFCFCFCFCDCD",
      INIT_61 => X"CDCDCDADCDCDCDCDCCACACAAAAAAAAACACACACAA8A8A8A88686888888A8A8A8A",
      INIT_62 => X"CDCFCFCDCDCDCDCDCDCDCDCDCDCDCFCFADADADCDCFCFCFCFCFCFCFCFCDCDCDCD",
      INIT_63 => X"ADADADCDCDCDCDCDADADADADADADADADCDCDCDCDCDADADADACADCDCDCDCDCDCD",
      INIT_64 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADCDADAD",
      INIT_65 => X"AAAAAAAAAAAA8AAAAAAAAAAAAAAAAAAAAAAAAAADADADABADADADADADADADADAD",
      INIT_66 => X"686868686868686868688888888A88688888888A8A8A8A8A8A8A8A8A8AAAAA8A",
      INIT_67 => X"8888888888888888888888888888888888888888888866666888888868888888",
      INIT_68 => X"8868686868688888886666666666686868686868686868686868688868686888",
      INIT_69 => X"8888888868688888888888686888888888888888888888888888888888888888",
      INIT_6A => X"6868686868888888888888886868686868688888888888686868686868888888",
      INIT_6B => X"6868686868686868686868686868888868686868686868686868686868686868",
      INIT_6C => X"8D8D8D8D8D8DADADADADADADADADADAD8D8D8D8DADADADAB8D8B8B8B8A8A8D8D",
      INIT_6D => X"ADAD8D8B8D8B8DADADADADADADADAD8D8D8A8A8A8B8DAD8DADADAB8BABADAD8D",
      INIT_6E => X"ADADADADADADADADADAD8DADADADADADADADADADADADADADADAD8D8DADADADCD",
      INIT_6F => X"ADADADAFADAFADADAFADADADADCDADCFAFAFAFCFADADADADADADADADADADAD8D",
      INIT_70 => X"CFCFCFCFCFCFAFAFAFCFADADAFAFADADADADADADADADADADADADADADADADADAD",
      INIT_71 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFCFCFAFADADADADADADADADADADAF",
      INIT_72 => X"CFCFCFCFCFCFEFEFCFEFEFEFEFEFEFEFCFCFCFCFCFEFEFEFCFCFCFCFCFCFCFCF",
      INIT_73 => X"CFCFCFCDCFCDCCCDCDCDCDCFCFCFCFCDCDCFCFCDCFCFCFCFCFCFCFCFCFEFCFCD",
      INIT_74 => X"ACACACACACACCCCAAAACAA8A8A8AACCCCCCCCDCDCDACACCFCFCFCFEFEFCFCDCF",
      INIT_75 => X"CDCDCDADADCFADADADCDADACACCDCDCDCDACCDACACACAAAAAAAAAA8AAAAAACAC",
      INIT_76 => X"CDCDCDCDCDCDCDCDCDCDCDCFCFCDCDCDADCDCFCFCFCDADCFCFCFCDCDCDCFCDCD",
      INIT_77 => X"CDCDADADCDCDADADADADADADADCDCDCDCDCDCDCDCDCDCDADACADCFCDCDCDCDCD",
      INIT_78 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADCDCD",
      INIT_79 => X"AAAAAAAAAA8AAAAAAAAAAAABADADADADABABADADADADADADADAD8AABADADADAD",
      INIT_7A => X"8888686868686868888888888A8A8A8A8A888A8A8A8A8A8A8A8A8AAAAAAAAAAA",
      INIT_7B => X"8888888888888888888888688888888888888888886866666868686888888888",
      INIT_7C => X"8868686868686888666666666668686868686868686868688888888888888888",
      INIT_7D => X"88888888686888888888888A6888888888888888888888886888888888686868",
      INIT_7E => X"6868686868688888888888688868686868686888686888886868686888888888",
      INIT_7F => X"6868686868686868686868686868886888686868686868686868686868686868",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(59),
      ENBWREN => enb_array(59),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(18),
      I2 => addra(16),
      I3 => addra(17),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\,
      O => ena_array(59)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__62\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(17),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\,
      O => enb_array(59)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized76\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized76\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized76\ is
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 60 to 60 );
  signal enb_array : STD_LOGIC_VECTOR ( 60 to 60 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADADADADADADADADADAD8D8B8D8D8DAD8D8D8D8DADADAD8D8D8B8A8B8B8B8B",
      INIT_01 => X"ADAD8B8B8B8BADADADADADADADADAD8D8D8D8B8B8DADADADADAD8B8B8DADADAD",
      INIT_02 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8DADADADAD",
      INIT_03 => X"AFAFAFAFAFADADADAFCFCFCFCFAFADADADADADADADADADADAFADADADADADADAD",
      INIT_04 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFADADADADADADADADADADADADAFADADADADAF",
      INIT_05 => X"CFCFCFCFCFCFCFCFCFAFADCFCFCFCFCFADCFCFCFAFADADADCFAFADADADAFCFCF",
      INIT_06 => X"CFEFEFEFEFEFEFEFF1CFEFEFEFEFEFEFEFEFEFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_07 => X"CFCFCFCFCFCFCFCCCFCFCFCFCDCFCFCDCDADCDCFCFCFEFEFEFCFCFCFCFCDCDCD",
      INIT_08 => X"AAACACACCCCCCCCCADCDCDACCDCDCDCFCFCFCFCFADADADCFCFCFCFCFCFCFCFCF",
      INIT_09 => X"ADCDCDCDCDCDCDCDCDADADADCDCDCDCDCDCDCDCDCFCDCCCCCDCDCCCCACCCCCCC",
      INIT_0A => X"CFCFCFCFCFCFCFCDCFCFCFCFCDCDCDCDCDCFCFCFADADCDCDCDCDCDCDCDCFCFAD",
      INIT_0B => X"CFCDCDCDCDADADADADADADCDCDCFCFCFCFCFCDCDCDCDCDCDADCDCDCDCDCDCDCD",
      INIT_0C => X"ADABABADADADADADADADADADADADADADADADADADADADADADADADADADADADADCF",
      INIT_0D => X"8A8AAAADABABAAABADABABADADADADADABABADADADADADADADADADADADADADAD",
      INIT_0E => X"88888868888888888888888A8A6A8A8A8A8A8A8A8A8A8A8AAA8A8A8A8AAAAAAA",
      INIT_0F => X"8888888888888888888888888888886888888868686868668868686868686888",
      INIT_10 => X"6868686868686868666666666668686868686868686868888888888888888888",
      INIT_11 => X"6868686888888868888888888888888888888888888888688888686868686888",
      INIT_12 => X"8868686888886868686868686868688888888888888888686868686888688868",
      INIT_13 => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_14 => X"8DADADADADADADADADAD8D8B8B8D8D8D8D8DADADADADADAD8D8D8B8A8B8B8B8D",
      INIT_15 => X"ADAD8D8D8D8D8DADAD8DAD8D8D8D8D8D8D8DADADADADADADAD8D8B8B8DADADAD",
      INIT_16 => X"ADADAFAFADADADAFADAFAFAFAFADADADADADADADADADADADADADADADADADADAD",
      INIT_17 => X"AFAFAFAFAFAFAFCFAFCFCFCFCFAFADADADADADADAFAFADADADADADADADADADAF",
      INIT_18 => X"CFCFCFCFCFCFCDADCFCFADADAFCFCFCFCFADADADADAFAFAFAFAFAFCFCFCFCFCF",
      INIT_19 => X"CFCFCFCFCFCFCFAFAFAFAFCFCFCFAFAFAFAFAFCFCFCFCFCFCFCFADAFCFCFCFCF",
      INIT_1A => X"CFEFCFCFCFCFEFCFEFEFEFEFEFEFEFEFCFCFCFCFCFCFCFCFEFCFCFCFCFCFCFCF",
      INIT_1B => X"CFCFCFCFCFCFCFCFCFCFCDCDCDCFCFCDCDAAACCDCFEFEFEFEFCFCFCFCFCFCDCD",
      INIT_1C => X"AAACACACACACACCCCDCDCDCDCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1D => X"CDCFCFCDCFCDCDCDADADADADADADCDCDCDCDADADCDCDCDCDACACACACACACACAC",
      INIT_1E => X"CFCFCFCFCFCFCFCFCFCFCFCDCDCDCFCFCDCDCDCDCDCDCFCFCDCFCDCFCFCFCFAD",
      INIT_1F => X"ADCDCFCDCDADADADCDADADCDCDCDCDCDADCDCFCFCDCDCDCDCDCFCFCFCFCFCDCD",
      INIT_20 => X"ADAB8A8A8AAAADADADADADADADADADADADADADADADADADADCDADADADCDCDADAD",
      INIT_21 => X"8A8A8AABABABABADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_22 => X"888888888888688888888A8A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8A8AAA8AAA",
      INIT_23 => X"8888888888886868688888888888886888888888886868686868686868686888",
      INIT_24 => X"6868686868686868666666666868686868686868686868888888888888888888",
      INIT_25 => X"6868686888888888888888888888886868686868688888888888686868686868",
      INIT_26 => X"6868686868886868686868686868888888888888888868686868686868888868",
      INIT_27 => X"6868686868686868686868686868686868686868686868686868686888686868",
      INIT_28 => X"ADADADADADADADADADAD8D8D8B8D8D8D8DAD8DADADADAD8D8B8B8A8B8B8B8B8D",
      INIT_29 => X"ADADADADAD8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADAD8B8B8B8D8D8DADAD",
      INIT_2A => X"ADADADAFAFADADADCDCFCFADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2B => X"AFAFAFAFAFAFAFAFADCFCFCDCFCFCDADCDADADADADADADADADADADADADADADAD",
      INIT_2C => X"CFCFCFCFCFCFCFCFADADADCFCFCFCFCFCFCFCFAFAFAFAFAFAFAFAFCFCFCFAFAF",
      INIT_2D => X"CFCFCFCFCFCFCFCDAFAFAFCFCFAFAFAFCFCFCFCFCFCFCFCFADADADADADAFCFCF",
      INIT_2E => X"EFEFEFCFCFCFEFF1EFEFEFEFEFEFCFCFCFCFCFCFCFCFCFEFEFCFCFCFCFCFCFCF",
      INIT_2F => X"CFCFCFCFCFCFCFCFCFCFCFCFCDCDCDCDCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFEF",
      INIT_30 => X"AAACACACADACCDCDCDCDCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_31 => X"CDCDCDCDCDCDCDCDADADADADACADCDCDACACACADCDADADABACACACADACACACAA",
      INIT_32 => X"CFCFCFCFCFCFCFCFCFCDCDCDCDCDCFCFCDCDCDCFCFCFCDCDCDCDCDCDCDCDCDCD",
      INIT_33 => X"ADCDCFADADADADADCDADADCDADADADADADADADCFCFCFCDCDCDCDCDCFCFCFCFCF",
      INIT_34 => X"ADADADADADADADADADACAAAA8AADADADADADADADADADADADADADADADADADADAD",
      INIT_35 => X"ADABABAA8A8AABAD8DADADABADADABADADADADADADADADADADADADADADADADAB",
      INIT_36 => X"688888888A8A88888A8A8A8A8A8A8A8A8A8A8A8A8A8AAA8AAA8A8A8A8AAAAAAA",
      INIT_37 => X"8888888868686868686868686868686888888888888868686868686868686868",
      INIT_38 => X"6868686868686666666668686868686888888888686888888888888888888888",
      INIT_39 => X"6868886868686868688868686868686868686868686868686868686868686868",
      INIT_3A => X"6868686868886868686868686888686888686868686868686868686868686868",
      INIT_3B => X"6868686868686868686868686868686868686868686868686868686868686888",
      INIT_3C => X"ADADADADADAD8D8D8DADAD8D8D8B8D8D8DAD8D8DADAD8D8B8D8B8B8DADAD8B8B",
      INIT_3D => X"ADADADADADAD8D8D8D8D8D8D8DADADADADADADAD8DADADAD8B8D8DADADADADAD",
      INIT_3E => X"ADADAFAFAFAFADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3F => X"AFADAFAFAFAFADADADADADADCFCFADADADADADADADADAD8D8D8DADADADADADAD",
      INIT_40 => X"CFCFCFCFCFCFCFCFADADCDCFCFCFCFAFCFCFCFCFAFCFAFAFAFAFAFAFAFAFAFAF",
      INIT_41 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFAFAFAFAFAFCFCFCF",
      INIT_42 => X"EFEFF1F1F1F1F1F1F1F1F1EFEFEFCFCFCFCFCFCFCFCFCFCFEFCFCFCFCFCFCFCF",
      INIT_43 => X"CDCDCFCFCDCFCFCFCFCFCFCFCDCDCDCFCFCFCFCFCFCFCFCFCFEFEFF1F1F1F1F1",
      INIT_44 => X"ACACAAAAACACCDCFCDCDCDCFCFCFCFEFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_45 => X"CFCFCDCDCDCDCDCDCDADADADADADCDADCDCDACACADACAAAAACAAAAACACACACAC",
      INIT_46 => X"CFCFCFCFCDCDCDCDCFCDCDCFCDCFCFCDCFCFCFCFCFCDAAAAADCDCFCFCFCDCDCD",
      INIT_47 => X"ADADADADADADAFADADADADCDCDADADADADADADCFCFCFCFCFCDCDCFCFCFCFCFCF",
      INIT_48 => X"ACADADADADADADADACACACACADADADADADADADADCDADADADADADADADADADADAD",
      INIT_49 => X"ABADADADADADADAD8DADADADADADADADADADADADADADADADADADADADADAA8AAA",
      INIT_4A => X"68888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAA8A8A8A8A8AABAB",
      INIT_4B => X"8888686868686868686868686868686888686868886868686868686868686888",
      INIT_4C => X"6868686868686666686868686868686888888888888888888888888888888888",
      INIT_4D => X"6868888868686868686868686868686868686868686868688888886888888888",
      INIT_4E => X"6868686868886868686868686868686888686868686866666868686868686868",
      INIT_4F => X"6868686868686868686868686868686868686868686868688888686868686888",
      INIT_50 => X"ADADADADADAD8D8D8D8D8D8D8B8B8B8B8B8D8D8DAD8D8D8D8D8D8D8DADAD8A8A",
      INIT_51 => X"ADADADADADADAD8DADADADAD8D8DAD8DADAD8B8B8D8DADAD8D8DADADADADADAD",
      INIT_52 => X"ADAFAFAFAFADADADADADADADADADADADADADAFADADADADADADADADADADADADAD",
      INIT_53 => X"AFAFAFADADADADADADADAFAFAFADADADADADADADADADADAD8D8D8D8D8DADADAD",
      INIT_54 => X"AFADAFCFCFCFCFCFCFCDADCFCFAFADADADADADADADAFAFAFAFAFAFAFAFADAFAF",
      INIT_55 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFCFAFCFCFAFADAFCFCFCFCFCFCFCF",
      INIT_56 => X"EFEFEFF1EFEFF1EFF1F1F1F1EFCFCFCFCFCFCFCFEFEFEFCFCFCFCFCFCFCFCFCF",
      INIT_57 => X"CDCDCFCFCDCFCFCDCFCFCDCFCDCFCFCFEFCFCFCFCFCFCFCFEFEFEFEFF1F1F1F1",
      INIT_58 => X"CCACACACACCDCDCFCDCFCFCFEFCFCFCFCFCFCFCFCDCDCDCFEFCFCFCDCFCFCDCD",
      INIT_59 => X"CFCFCDCDCDCDCDCDCDADCDCDADCDCDADCDCDADACACACACACACACACAAAAAAACCC",
      INIT_5A => X"CDCFCFCFCFCFCDCDCFCDCDCFCFCFCFCFCFCFCFCFCFCFCDCDCDCFCFCDCDCDCFCD",
      INIT_5B => X"ADADADADADADADADADADADADADADCDADCDCFCFCFCDCFCFCFCFCDCFCFCFCFCDCD",
      INIT_5C => X"ADADADADADADADADADADADADADADAC8AAB8AADADADADADADADAD8DADADADADAD",
      INIT_5D => X"8A8BADADADADADADADADADADADADADADADADADADADADADADADADAAAAADADADAD",
      INIT_5E => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAB8B8A8A8BABAB",
      INIT_5F => X"88686868686868686868686868686868686868686868686868686868688A8A8A",
      INIT_60 => X"6868686868686868686868886868686888888888888888688868686868686868",
      INIT_61 => X"6868686888686868686868686868686868686868686868688888888888886868",
      INIT_62 => X"6868686868886868686868686868686888886868686866686868686868686868",
      INIT_63 => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_64 => X"ADADADADADAB8B8B8B8B8B8B8B8B8B8B8B8D8D8DAD8D8D8D8D8D8D8D8D8B8A8A",
      INIT_65 => X"ADADADADADADADADADADAD8D8D8DADADADADAD8B8DADADAD8D8D8DADADADADAD",
      INIT_66 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_67 => X"AFADADADADAFADAFADAFAFAFAFADADADAD8DADADADADADADADAD8DADADAFAFAF",
      INIT_68 => X"ADADADCFAFAFCFCFADADCFCFCFCFAFAFADADADADADADADADAFAFCFAFAFADAFAF",
      INIT_69 => X"CFCFCFCFCFADADCFADADADADCDCFCFCFAFCFCFCFCFCFAFADAFCFCFCFCFCFCFCF",
      INIT_6A => X"EFEFEFEFEFEFEFEFF1F1F1F1EFEFCFEFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6B => X"CDCDCDCDCDCDCDADCDCDCDCFCFCFCFCFCFCFCFCFCFCFEFF1EFF1F1EFF1F1F1F1",
      INIT_6C => X"CDCDCCCCCDCDCDCDCFCFCFCFCFCFCFCFCFCFCFCDCDCDCDCDCFCFCDCDCFCFCDAD",
      INIT_6D => X"CFCDCDCDCDCDADADCDCDCDCDCDCDCDCDADADADADADACACACACCCCDACAAAAACCC",
      INIT_6E => X"ADCDCDCFCFCFCFCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFADADACADCDCFCDCDCDCD",
      INIT_6F => X"ADADADADADADADADADADADADADADADCFCFCFCFCFCFCDCDCDCDADADADCDADCDCD",
      INIT_70 => X"ADADADACADADADADADADADADADADAD8A8A8AADADADADADABADADADADADADADAD",
      INIT_71 => X"ADADAD8B8A8BADADADADADADABADADADADADADADADADABAA8A8A8AAAAAACACAD",
      INIT_72 => X"8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8A8A8A8A8B8A8A8AABABADADADADADADAD",
      INIT_73 => X"68686868686868686868686868686868686868686868686868688A8A8A8A8A8A",
      INIT_74 => X"6868686868686868686888886868686888888888686868686868686868686868",
      INIT_75 => X"6868686868686868686868686868686868686868686868686888686868686868",
      INIT_76 => X"6868686888886868686868686868686888886868686666686868686868686868",
      INIT_77 => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_78 => X"ADADADADAB8B8A8A8A8B8B8D8B8B8B8B8D8D8D8D8DADAD8D8D8DAD8D8D8D8DAD",
      INIT_79 => X"ADADADADADADADADADADAD8D8D8D8DADADADADADADADADADADADADADADADADAD",
      INIT_7A => X"AFAFADADADADADADADADADADADADADADADADADADADADAD8DADADADADADADADAD",
      INIT_7B => X"ADADAFAFAFAFADAFAFAFAFAFAFADADADADADADADADADADADADADADADADAFAFAF",
      INIT_7C => X"ADAFCFCFAFADADAFCFCFCFCFAFADAFADADADAFAFAFAFAFADADADCDCDADADADAF",
      INIT_7D => X"AFAFCFCFAFADADADCDCDCFCFCFCFCFCFAFCFCFCFCFCFCFAFCFCFCFCFCFCFCFAF",
      INIT_7E => X"F1EFEFEFEFF1F1F1EFEFF1EFEFEFEFEFCFCFCFCFCFCFCFCFCFCFCDCFCFAFADAF",
      INIT_7F => X"CDCDCDCDCDCDCDADCDCDCDCDCDCFCFEFEFEFEFEFF1EFEFEFEFEFEFEFEFEFF1F1",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(60),
      ENBWREN => enb_array(60),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(18),
      I2 => addra(16),
      I3 => addra(17),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\,
      O => ena_array(60)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__70\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(17),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\,
      O => enb_array(60)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized77\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized77\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized77\ is
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 61 to 61 );
  signal enb_array : STD_LOGIC_VECTOR ( 61 to 61 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000300000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CDCDCDCDCDCDCDCDCFCFCFCFCFCFCFCFCFCFCFCDCDCDCDCDCDCDCDCDCFCFCDCD",
      INIT_01 => X"ADADADADCDCDADADCDCDADADADADADADCDADADADACACACADACADCDCDACACCDCD",
      INIT_02 => X"ADADCDCDCFCFEFCFCDCDCFCFCFCFCFCDCDCFCFCFCFCFCDADACADADCDCDADCDCD",
      INIT_03 => X"CDCDCFCDADADADADADADADADADADCDCFCFCFCDCDCFCDCDCDAAAAAAAAADADABAB",
      INIT_04 => X"ADADAC8A8A8A8BADADADADADADADADAA8A8AAAADADADADADADADADADADADADCD",
      INIT_05 => X"ABABADADADADADADADADADADABADADADADADADADADADAB8A8A8A8AAAADADACAC",
      INIT_06 => X"8A8A8A8A8A8A8A8A8A8A8AAA8A8A8A8A8A8A8A8D8D8A8BABABADADADADADADAD",
      INIT_07 => X"6868686868686868686868688888686868686888888A8A888A8A8A8A8A8A8A8A",
      INIT_08 => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_09 => X"6868686868686868686868686868686868686868686868686868686868686888",
      INIT_0A => X"6868686868888868686868686868686868686866666666666868686868686868",
      INIT_0B => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_0C => X"8D8B8BAB8B8A8A8A8A8B8B8B8B8B8BAD8D8DADAD8D8DADADADADADADAD8D8DAD",
      INIT_0D => X"ADADADADADADADADADAD8D8B8B8B8D8D8AADADADADADADADADADADADADAD8D8D",
      INIT_0E => X"AFADADADADADADADAFAFADADADADADADADADADADADADAD8D8D8DADADADADADAF",
      INIT_0F => X"AFAFAFADADADAFCFAFAFAFAFAFADADADADADADADADADADAFAFCFCFADADADADCD",
      INIT_10 => X"ADAFAFAFADADADAFCDCDCFCFADADADADADADADAFADADAFAFADADCDCFADADADAF",
      INIT_11 => X"AFAFAFAFADAFCFCFCFCFCFCFAFAFAFCFCFCFCFCDCDCFCFCFCFCFCFCFCFAFADAD",
      INIT_12 => X"EFEFF1F1F1F1EFCFCFCFCFCFCFEFCFCFCFCFCFADADADADADADADADADAFAD8DAD",
      INIT_13 => X"CDCDCFCFCDCFCFCDCDCDCDEFEFEFCFEFF1EFF1F1F1F11111F1EFEFEFEFEFEFEF",
      INIT_14 => X"CDCDCDCDCDCDCDCDCDADADCDCFADADCDCFCDCDCDCDCDCDCDCDCDCDCDCDCFCFCF",
      INIT_15 => X"ACADADADCDCDADADCDADADADADADADADACACADADACACADADAAACACADCDCDCDCD",
      INIT_16 => X"ACADCDCDCDCFCFCFCFCFCFCFCDCDCDCDCDCDCDCDCDCDCDADCDCDADCDADADADAD",
      INIT_17 => X"CDCDCDADADADADADADADADCDCFCFCFCFCFCFCDCDCDADAAAAAAAAAAAAAAAAABAD",
      INIT_18 => X"ACADADAAADADADADADADADADADADADABAAAAADADADADADCDADADADADADADADCF",
      INIT_19 => X"8A8AABADADADADADADADADADADADADADADADADADADADAD8A8AADADADADADADAC",
      INIT_1A => X"8A8A8A8AAA8A8A8A8A8AAAAAAAAB8A8A8A8A8B8D8DADADADABADAD8A8A8AABAB",
      INIT_1B => X"686868686868686868686868888888686A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_1C => X"6868686688886868686868686868686868686666686868686868686868686868",
      INIT_1D => X"6868686868666868666666666668686666686868686666666868686666666868",
      INIT_1E => X"6868686868686868686868686868686868686666666868686868666666686868",
      INIT_1F => X"6668686868686868686868686868686868686868686868686868686868686868",
      INIT_20 => X"8B8B8B8B8B8A8A8A8B8B8D8D8D8D8DAD8DAD8D8D8D8D8DAD8D8D8DAD8D8D8B8B",
      INIT_21 => X"CDADADAD8A8A8A8A8D8D8DADAD8D8D8D8B8B8A8B8B8BADADADADAB8B8B8B8D8D",
      INIT_22 => X"ADADADADADADADADCFADADADADADCDADADADADADADADADADADADADADADADADAF",
      INIT_23 => X"ADADADADADADAFCFAFADADADADADADAD8DADADADCDADADADADAFAFADADADADAD",
      INIT_24 => X"ADADADADADADADADADADAFAFAFAFADADADADADADAFAFADADADADADADADADADAD",
      INIT_25 => X"AFAFCFCFCFCFCFCFCFCFCFADADAFCFAFCFCFADADADCDCDCDADCDCFCDADADADAD",
      INIT_26 => X"CFCFCFEFCFCFCFCDCFCFCDCDCFCFCFAFAFADCDADACACADADADADADADADADADAD",
      INIT_27 => X"CDCDCDCDCDCFCFCFEFCFCFF1F1F1F1F1F1EFEFEFEFEFF1F1F1F1F1EFEFEFCFCF",
      INIT_28 => X"AFADCDCDCDCDCFADADADADADACAAAAADCFCFCDCDCDCFCFCFCFCFCFCFCFCFCDCD",
      INIT_29 => X"8AAACDCDCDCDCDADADACACACACCDACACACACADADADADADACADCDACCDCFCDCDCD",
      INIT_2A => X"AAACCDCDCDCDCDCFCDCDCFCFCFCDCFCFCDCDCDCDCDADADADADAA8AADADADADAA",
      INIT_2B => X"CFCFADADADADADADADCFCFCFCFCFCFCFCFCFCFCFCDCCACAAACAAAAAAAAAAAAAA",
      INIT_2C => X"ADADADADADADADADADADADADADADADCDADADADCDCDCDCDCDADADADADCDADCDCF",
      INIT_2D => X"ABADADADADADADADADADADADADABADADADADADADADADADADADADADADADADADAD",
      INIT_2E => X"8A8A8A8A8A8A8A8A8A8A8A8AAB8A8A8B8BADADADADADAC8AAA8A8A8A8B8B8AAB",
      INIT_2F => X"686868686868686868686888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_30 => X"6868686868686866686666666666666866666868686868686868686868686868",
      INIT_31 => X"6868686846686668664666666666686866666668686666666668666666686868",
      INIT_32 => X"6868686868686868686868888868686868686666666666666666686868686868",
      INIT_33 => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_34 => X"8B8B8B8B8B8A8A8B8D8D8D8D8D8D8D8D8DAD8DAD8D8DADAD8A8D8D8D8D8B8B8A",
      INIT_35 => X"ADADADAB88688A8A8A8DADADADADADAD8B8B8B8B8A8A8B8B8DADADAD8D8D8D8B",
      INIT_36 => X"ADADCFCFADADADAFADADADADADAFADADADADADADADADADADADADADADADADADAD",
      INIT_37 => X"ADADADADADADADADADADADADADADADAD8DADADADADADADADADADADADADADADAD",
      INIT_38 => X"ADADADADADADCFAFADADADAFAFAFAFAFADADAFAFCFAFADADADADADAFADADADAD",
      INIT_39 => X"AFCFCFCFAFCFCFCFCFAFADADAFCFCFAFAFCFCFAFADADADADCFCFCDADADADADAD",
      INIT_3A => X"CFCFCFCFCFCFCFCFADADADCFCFCFCDADADADCDCDADACACADADADADADADADADAF",
      INIT_3B => X"CDCDCDCFEFEFEFEFEFF1F1F1F1F1F1F1F1F1EFF1F1EFEFF1CFEFF1F1F1EFCFCF",
      INIT_3C => X"AFCFCDCDCDCDADADADCDCDCDCDADADCFCDCFCFCDCDCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3D => X"ADADCDCDADADCDCDADADADAAACCDADADACACADADADADCDCDCDCDCDADADCDADCD",
      INIT_3E => X"AAAAACADCDCDCFCFCFCFCFCFCFCFCFCFADADADADADADADACADACAAADADADADAD",
      INIT_3F => X"ADADADADADADCFCFADCFCFCFCFCFCFCFCFCFCFCFCFCDACACAAAAAAAAAAAAAAAA",
      INIT_40 => X"ADADADADADADADADADADADADCFCFCFCDADADCDADADADCDADADADADADADCDCDCD",
      INIT_41 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_42 => X"8A8A8A8A8A8A8A8A8AAAABADADADADADADADADADADADAC8AAAABABAB8B8A8AAB",
      INIT_43 => X"68686868686868688A688A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8A8A8A8AAA8A",
      INIT_44 => X"6868686866666666666666666666666868686868686868686868686868686868",
      INIT_45 => X"6666666868686666666666666666686868686868666666666668686666686868",
      INIT_46 => X"6868686868686868686868686868686866666666666666686666666868666666",
      INIT_47 => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_48 => X"8D8D8D8D8D8D8D8D8D8D8DADADADADADADAD8DADAD8DADAD8A8B8D8B8B8B8B8B",
      INIT_49 => X"ADADADAB8A8A8A8A8A8DADADADADADAD8DADADAD8B8B8B8B8B8DADAD8D8D8D8D",
      INIT_4A => X"ADADADADADADADADADADAFAFAFAFAFADAFADADADAD8D8B8B8B8B8B8BADADAD8D",
      INIT_4B => X"CFADADAFADADADADADADADADADADADADADADADADADADADCDADADADADADADADAD",
      INIT_4C => X"CFCFCFAFADAFCFCFADADADAFAFADADAFAFAFAFAFAFADADADADADAFAFAFADAFAF",
      INIT_4D => X"AFAFAFAFCFCFCFCFCFCFCDCFCFCFCFCFCFCFCFAFADADADADADADADADADADAFAF",
      INIT_4E => X"CFCFCFCFCFADADADCFCFAFCFCFCFCDCDCDADADADACAAACADADADADADAFCFCFCF",
      INIT_4F => X"CFCFEFEFEFEFCFCDCDCFCFCFEFF1EFEFCFCFEFEFEFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_50 => X"CDCFCDADADADADADADADADADCDCDCFCDCDCDCDCDCDCFCFCDCDCDCDCDCDCDCDCF",
      INIT_51 => X"ADADADADADCDCDCDADADADACADCDCDCDCCCDCDADADCDCDCDADCFCFADCDCFCDAD",
      INIT_52 => X"AAAAAAACACCDCDCFCFCFCFEFCFCDCDADADADADADCDCDCDADCDCDADADADADADAC",
      INIT_53 => X"CDCDADADADCDCFCFADADCDCFCFCFCFCFCFCFCFCFCFCCAAAAAAAAAAAAAAAAAA8A",
      INIT_54 => X"ADADADADADADADADADADCDADADCDCDCDCFCFCDADADADADADADADADADADADCDAD",
      INIT_55 => X"ADADADADADADAD8BADAD8A8BADADADADADADADADADADADABADADADADADADADAD",
      INIT_56 => X"8A8A8AAA8A8AACADADADADADADADADADADADABADADADADADABADADADADAD8BAB",
      INIT_57 => X"6868686868688A8A8A8A6A6A6A6A6A8A8A8A8A8A8AAAAA8A8A8A8A8A8A8A8A8A",
      INIT_58 => X"6868686868686866666666666868686868686868686868686868686868686868",
      INIT_59 => X"6668686868664644666666686868686868686868664666666668686868686868",
      INIT_5A => X"6868686868686868686868686868686866666666464646486868666666666666",
      INIT_5B => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_5C => X"8D8D8DADADADADADADADADADADADADADAD8DADADADADADAD8B8D8D8D8B8B8B8B",
      INIT_5D => X"ADADADADADADADADADADADADADADADADADADADAD8B8B8D8D8D8D8D8D8D8DAD8D",
      INIT_5E => X"ADADADADADADADADADADAFADADADADADAFADADADADAD8B8B8A8A8A8A8A8D8D8D",
      INIT_5F => X"CFCFCFAFADADADAFADADADAFAFAFADADADADADAFAFAFCFCFCFCFAFAFADADADAD",
      INIT_60 => X"CFCFAFADADAFCFCFCFCFAFADADAFAFAFAFAFAFCFCFAFAFAFADADADCFCFAFAFAF",
      INIT_61 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFCFAFAFADADADADADADADADAFAFAFAFCF",
      INIT_62 => X"EFEFEFEFEFCFCFCFCFCFCFCFCFCFCDCDADADACACADADCDCFAFCFCFCFCFCFCFAF",
      INIT_63 => X"CDCDCFEFEFCFCDCDCDCDCDCFF1EFEFEFEFEFEFEFEFEFCFCFCFCFEFEFEFEFCFCF",
      INIT_64 => X"ADADADADADADADCDADADADCDCDCFCFCFCFCFCDCDCDCDCFCFCDCDCDCFCDADCDCD",
      INIT_65 => X"ADADADADADADADCDADADADAC8A688AADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_66 => X"AAAAAAAAACADCDCDCDCFEFEFEFCFCDCDAFCFCFCFCFCFCDCDCDCDCDCDADACADAD",
      INIT_67 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCDCCAAAAAAAAAAAAAAAAAAAA",
      INIT_68 => X"ADADADADADADADADADADADADADADADCDADADCDCFCDCFCFCDCDCDCFCFCDCFCFCF",
      INIT_69 => X"ADADADADADADADABADADABADADADADADADADAD8DADADADADADADADAD8A88ABAD",
      INIT_6A => X"8A8AABABAAABADADADADADABAB8BADADAD8A8AAAABADADADADADADADADADADAD",
      INIT_6B => X"68688A8A8A8A8A8A888A6A6A6A6A6A8A8868888A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_6C => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_6D => X"6668666668664644666668688868686868686868666666664668686868686868",
      INIT_6E => X"6868686868686868686866666666686666666666464646466666666666666666",
      INIT_6F => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_70 => X"8D8D8D8D8D8D8D8DADADADADADAD8D8D8D8D8D8DADADADADAD8D8D8D8B8B8B8B",
      INIT_71 => X"ADADADADADADADADADADADADADADADAD8D8D8D8B8B8B8DAD8D8D8D8D8D8DADAD",
      INIT_72 => X"ADADADADADADADADADADADADADADADADADADADADADADADAD8D8D8C8A8A8D8D8D",
      INIT_73 => X"ADADADADADADADADADADAFAFADADADADADADADADADADADADADADADADADADADAD",
      INIT_74 => X"AFADADADADADAFCFCFCFAFADADAFAFAFAFAFCFCFCFAFAFADADADADCDCFAFAFAF",
      INIT_75 => X"AFCFCFCFCFCFCFCFCFCFCFCFCDADADADADADADADADADADCFCFCFCFCFAFAFAFAF",
      INIT_76 => X"EFEFEFEFEFEFEFEFEFF1EFCFCFCFCFADCDCDCDCFCFCFCFCFCFCFCFCFCFCFCFAF",
      INIT_77 => X"CFCFCFCFCFCDCFCFCFCFCFCFEFEFEFF1F1F1EFEFEFEFEFEFCFEFF1EFEFEFEFEF",
      INIT_78 => X"CDADADADACACCDCFCFCFCFEFEFEFEFEFEFEFEFEFCFCFEFF1EFEFEFEFCFCFCFCF",
      INIT_79 => X"CDCDADADADADADADCDADADAC88688AADCDCDCDADADCDCDCDCDCDCDCDCDCDCDCD",
      INIT_7A => X"AAAAAAAAACADADADADCDCDEFEFCFCFCFAFCFCDCDCDCDCDCDCDCDCFCDADADADAD",
      INIT_7B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCCCCACACAAACCCCCAAAAAAAA",
      INIT_7C => X"ADADADADADCFADADADADADADCFCFCFADCFADADADADADCDCFCDCDCFCDCDCFCFCF",
      INIT_7D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAD8A688AAD",
      INIT_7E => X"8A8AABADADADADABADADAD8B8A8A8A8A8D8A8A8AAAADADADADADADADADADADAD",
      INIT_7F => X"6A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAB8BAB",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(61),
      ENBWREN => enb_array(61),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(18),
      I2 => addra(16),
      I3 => addra(17),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\,
      O => ena_array(61)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(17),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\,
      O => enb_array(61)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized78\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized78\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized78\ is
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 62 to 62 );
  signal enb_array : STD_LOGIC_VECTOR ( 62 to 62 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000008000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"686868686868686868686868686868686868686868686868686868686868688A",
      INIT_01 => X"6668686868666646666868666868686868686666666666664646686868686868",
      INIT_02 => X"6868686868686666666666666866666666666646444446666666666666666666",
      INIT_03 => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_04 => X"8D8D8D8D8D8B8B8BADADADADAD8D8B8B8B8B8B8D8D8D8D8B8D8B8B8D8B8B8B8B",
      INIT_05 => X"8DADADADADADADADADADADADAD8D8B8D8D8D8D8D8D8D8D8D8D8B8D8D8D8D8D8D",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADADAD8D8D8B8B8D8D8D",
      INIT_07 => X"ADADADADADADADADADADAFAFADADADADADADADADADADAD8D8DADADADADADADAD",
      INIT_08 => X"AFADAFAFADADADAFAFADADADADADADAFAFAFAFAFADADADADADADADAFCFAFADAD",
      INIT_09 => X"AFCFCFCFCFAFADCFCFCFADADADADADADADADADADADCFCFCFCFCFCFADADADAFAF",
      INIT_0A => X"EFCFCFCFCFCFCFCFEFEFEFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0B => X"EFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFEFEFCFCFCFEF",
      INIT_0C => X"CFCFCFCDCDCFCFEFEFEFEFEFF1F1F1F1F1EFF1F1F1F1F1F111F1F1F1EFEFEFEF",
      INIT_0D => X"CDCDADADADADADADCDADADADACAAACACADCDADADADADADADACCDCFEFEFEFEFCD",
      INIT_0E => X"AAAAAAACADADAAAAACADCDCDCDCDCDCFCFCFCFCFCDCDCDCFCDCDCDCFCDADADAD",
      INIT_0F => X"CDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDAACCCCCCACACCCCCCCAAAAAA",
      INIT_10 => X"ADADADADCFCFADADADADADADCFCFCFADADADADADABABADADCFCFCFCFCFCFCFCD",
      INIT_11 => X"8A8BADADADADADADADADADADAD8AADADADADADADADADADADADADADADADADADAD",
      INIT_12 => X"8A8A8A8AABADAD8A8B8B8A8A8A8AAB8A8DADADADADADADADADADADADADAD8A8A",
      INIT_13 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8A8A",
      INIT_14 => X"68686868686868686868686868686868686868686868686868688868688A8A8A",
      INIT_15 => X"6668686868686666666668666666666666666666664646666866686868686868",
      INIT_16 => X"6868686866666666666866686666666646464644444444666666666666666666",
      INIT_17 => X"6868686866686868686868686868686868686868686868686868686868686868",
      INIT_18 => X"8D8B8B8B8B8B8B8B8D8DADADADAD8D8B8B8D8B8D8D8B8B8B8B8B8B8B8B8B8B8B",
      INIT_19 => X"8DADADADADADADADADADADADAD8B8B8D8D8D8D8D8D8B8D8D8D8D8D8D8D8D8D8D",
      INIT_1A => X"ADADADADADADADADADADADADADADADADADADADADADADAD8DADADAD8D8D8D8D8D",
      INIT_1B => X"ADADADADADADADADAFAFAFAFADADADADADADADADADADADAD8D8DADADADADADAD",
      INIT_1C => X"AFAFAFAFADADAFCFCFAFADADADADADADADADADADADADADADADADADAFAFADADAD",
      INIT_1D => X"CFCFCFCFAFAFADADAFCFAFADADADADADADADADAFCFCFCFCFAFADADADADADADAD",
      INIT_1E => X"CFCFCFCFCFCFCFCFEFEFEFEFEFCFCFCFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCFCF",
      INIT_1F => X"EFCFCFEFCFCFCFCFAFCFCFCFCDCFCFCFCFCFCFCFCFCFCFAFCFCFCFCFADADADCF",
      INIT_20 => X"EFEFEFEFEFEFCFCFCFCFCFEFF1F1F1F1CFCFCFCFCFEFEFEFEFEFCFCFCFEFEFEF",
      INIT_21 => X"CDCDCDCFCFCFCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDACCCCFEFEFEFEFEFEFEF",
      INIT_22 => X"AAAAAAAAACACACAAAAACADCDCDCDCDEDCFCFCFCFCFCDCDCDCDCFCFCFCDADADCD",
      INIT_23 => X"ADCDCFCFCFCFCFCFCDCDCFCFCFCFCFCFCFCFCFCDAACCCCCCACACCCCCCCAAAAAA",
      INIT_24 => X"ADADADADADADADADADADCFCDCDADADCFADADADCDADADCDCDCFCFCFCDCFCFCFAD",
      INIT_25 => X"8B8BADADADADADADADADADAD8A8A8BADADADAD8A8A8DADAFADADADADADCFCDAD",
      INIT_26 => X"8A8A8A8A8A8A8A8A8A8A8A8A8BADADADADADADADADADADADAD8DADADADAB8A8A",
      INIT_27 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8BAD8D8A8A8A8A",
      INIT_28 => X"68686868686868686868686868686868686868686868888A8A8A8A8A8A8A8A8A",
      INIT_29 => X"6666666868686666666666666666666646666666464666686866686668686868",
      INIT_2A => X"6866666666666666666666464646664646444444666666666666666666666666",
      INIT_2B => X"6868686666666868686868686868686866666666666666666868666666666868",
      INIT_2C => X"8D8B8B8D8D8D8D8DADADADADADAD8D8B8B8D8B8B8D8B8D8D8D8D8D8D8D8D8D8D",
      INIT_2D => X"8DADADADADADADADADADADADADAB8B8B8D8B8B8B8B8A8A8C8D8B8D8D8DADAD8D",
      INIT_2E => X"ADADADADADADADADADADADADAFAFADADADADADADADAD8D8DADADADAD8D8D8D8D",
      INIT_2F => X"ADAFADADADADADAFADADADADADADADADADADADADADADAD8D8D8DADADADADADAD",
      INIT_30 => X"ADADADADADADAFCFCFCFCFADADADADADADADADADADADADADADADADADADADADAD",
      INIT_31 => X"CFCFCFCFCFAFAFADAFAFADADADAFAFAFAFCFCFCFCFAFAFAFAFADAFCFCFADADAD",
      INIT_32 => X"CFEFEFCFEFF1CFCFCFEFEFEFEFCFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCFCFCFCF",
      INIT_33 => X"CFCFCFCFCFAFAFAFAFAFAFCDADADCDCDCDCDCDCDCFCFCFCFAFAFCFCFCFCFCFCF",
      INIT_34 => X"EFEFF1F1EFEFEFCFCFF1F1F1CFCFCFCFCFCFCFCDCDCDCDCDCDCDCDCDCDCDCFEF",
      INIT_35 => X"CFCFCFF1F1EFCFCFCFCFCFCFCFCFCFEFCFCFCDCDCDCFCFCFCFCFCFCFCFCFEFF1",
      INIT_36 => X"AAAAAAAAAAACAAAAAAAAAAADCDCDCDCDCFCFCFCFCFCFCDCFADCFCFCFCDADCFCF",
      INIT_37 => X"ADCFADAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCCCCCCCCCDADADACCCCCCCAACC",
      INIT_38 => X"ADADADADADADADADADADADCDCDCDCFCFCFCFCFCFCFCFCFCDAFAFCFCFCFCFCFCD",
      INIT_39 => X"AD8B8A8AABADADADADADADADAB8AADADADADADADADADADADADADADADADADADAD",
      INIT_3A => X"8A8A8A8A8A8A8B8D8D8D8DADADADADADADADADAD8A8A8A8A8A8DADAD8A8A8A8D",
      INIT_3B => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_3C => X"6668686868686868686868686868688888686868686A8A8A8A8A8A8A8A8A8A8A",
      INIT_3D => X"6666666666666666664646666666664646666668686866666666686866686866",
      INIT_3E => X"6646666666666666666666464646464444444444664444666666666666666666",
      INIT_3F => X"6868666666686868686868686868686666666666666666666666666666666868",
      INIT_40 => X"AD8D8B8B8D8B8D8D8D8D8DADADADAD8D8B8D8D8D8B8D8D8D8D8D8D8B8B8D8D8C",
      INIT_41 => X"ADADADADADADADADADADADAD8D8D8C8C8A8A8B8D8B8D8D8D8D8D8D8DADADADAD",
      INIT_42 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD8DAD",
      INIT_43 => X"ADADADADADAFAFAFADAD8D8D8DADADADADADADADAD8D8DAD8DADAFADADADADAD",
      INIT_44 => X"AFAFADADADAFAFCFCFCFADADADADADADAFADAFADADADADADADAFADADADAFAFAF",
      INIT_45 => X"AFAFAFAFADADAFCFAFCFCFCFCFCFCFCFAFAFAFCFCFCFCFCFCFCFCFCFCFCFADCF",
      INIT_46 => X"CDCFCFEFCFCFCFCFCFCFCFCFCFCFCFEFCFCFCFCFCFCFCFCFAFAFAFCFAFAFAFAF",
      INIT_47 => X"CFCDADADAFAFADADAFADADADADADADADADADADCDCDCDCFCFCFCFCFCFCFCFCFAD",
      INIT_48 => X"EFEFEFEFEFF1F1EFF1D1CFCFCFCFCFCFCFCFCDCDCDCDADADADADADADADADCDCD",
      INIT_49 => X"CFCFCFCFCFCFCFCFCFEFEFEFEFEFEFEFEFCDCDCFCFCFCFCFCFCFCFCDCFCFCFCF",
      INIT_4A => X"AAAAAAAAAAAAAAAAAAAAAAAACDCDADCDCDCDCDCDCDADCFCDCDADADCDCDCDCDCF",
      INIT_4B => X"CFCFADCFAFADAFAFCFCFCFAFAFADCDCFCFCDCFCDADCCCDCDACCDCDADACACACAC",
      INIT_4C => X"ADADADADADADADADADADADCDCDCFCFADAFAFAFAFCFCFCFAFAFAFCFCFCFCFCFCF",
      INIT_4D => X"ADABADADABADADADADAD8DADAD8B8AADADADADADADADADADADADADADADADADAD",
      INIT_4E => X"AA8AAA8AABAD8D8BABADADADADADAD8DADAB8A8A8A8A8A8A8A8A8A8A8A8A8AAA",
      INIT_4F => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8AAB8A8C8C8C8C8A8A8A8B8A8A8A8A8A8A8A8A",
      INIT_50 => X"68686868686868686868686888888A8888888A8A8A688A8A8A8A8A8A8A8A8A8A",
      INIT_51 => X"6666666666666666664646466666664648484868686866666666666666686868",
      INIT_52 => X"6666666646466666666666666646444444444464444646466666666666666666",
      INIT_53 => X"6668686666686846686868686666666666664666464646466646464646666666",
      INIT_54 => X"8D8D8B8B8B8B8B8D8D8DADADADADAD8D8B8B8D8D8D8D8D8B8D8D8D8DAD8D8D8D",
      INIT_55 => X"ADADADADADADADADADADAD8D8D8D8D8C8C8D8DAD8DADADAD8D8D8DADADADADAD",
      INIT_56 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_57 => X"ADADAD8DADADADADAD8D8D8D8D8D8D8D8D8D8DADADADADADADADAFAFADADADAD",
      INIT_58 => X"ADAFAFAFCFAFAFAFCFAFADADADADADADADADAFAFADADADADAFAFAFAFAFAFAFAD",
      INIT_59 => X"AFAFAFAFADADADADADAFCFCFCFCFCFCFAFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCF",
      INIT_5A => X"ADADCDCFCFCFCFCFAFCFCFCFCFCFCFCFCFCFCFAFAFAFAFAFCFAFAFADADADAFAF",
      INIT_5B => X"CDCDADADADADADAFADADADADADADADADADADADADADCDCDCFCFCFCFCFCFCDADAD",
      INIT_5C => X"CFCFCFCFEFEFEFEFD1CFCFCFCFCFCFCFCFCDCDCDCDCDCDADADADADADADADCDCD",
      INIT_5D => X"CFCFCFCFAFAFAFAFCFCFCFCFCFEFEFEFEFEFCFCFCFCFCFCFCFCFCDCFCFCDCFCF",
      INIT_5E => X"ACAAAAAAAAAAAAAAAAAAACACADACACCDCDEFCFCDADADCDADCDCDADADCDCDCDCD",
      INIT_5F => X"CFCFCFADADADADADADADCFAFADADADADADADADADACCCCDCDCDCDCDCDCDCDADAD",
      INIT_60 => X"ADADADCDADADADADADADADCDADADAFADADADCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_61 => X"ADADADADADADADAD8B8A8A8A8A8AADADADADADADADADADADADADADADADADADAD",
      INIT_62 => X"ADADADADADADADAD8A8AABABAAAA8A8A8A8A8A8A8A8A8A8A8AAB8A8A8AAAACAA",
      INIT_63 => X"8A8A8A8A8A8A8A8A8A8A8A8A8BADAD8D8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8D",
      INIT_64 => X"686868686868688A88888888888A88688A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_65 => X"6666666666666666666648466666464646464648464646666666666868686868",
      INIT_66 => X"6666464444444666666666664644444444444646466666686868686666666666",
      INIT_67 => X"6666666666666666464666666666666666664646464646466646464646666666",
      INIT_68 => X"8D8D8D8D8D8D8DADADADADADADAD8D8D8B8B8B8B8B8B8B8B8D8D8D8DAD8D8B8B",
      INIT_69 => X"ADADADADADADADADADADAD8D8D8DAD8DADADADADADADADADADADADADADADADAD",
      INIT_6A => X"ADADADAD8D8DADADADADADADADADADADADADADADADADAD8DADADADAD8DADADAD",
      INIT_6B => X"ADADAD8D8DADADADAD8D8D8D8D8D8D8D8D8DADADADADADADCFCFCFCFCDADADAD",
      INIT_6C => X"AFCFCFCFCFCFCFCFCFAFADADADADADADADADADAFAFADADADAFAFAFADADADADAD",
      INIT_6D => X"AFAFAFADADAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDAFCFCFCFCFCFCDCF",
      INIT_6E => X"ADADADCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6F => X"ADADADADADAFADADADADADADADADADADADADADADADADADCDCFCFCFCFCFCFCFCF",
      INIT_70 => X"F1EFF1F1D1CFCFCFCFCFCFCFEFEFCFCFCFCDCDCDCDCDCDADADCDCDADADADADCD",
      INIT_71 => X"CFCFADADADADADAFADADADCFCDCFCFCFEFEFEFEFCFCFCFF1CFCFCFCFCFCFEFF1",
      INIT_72 => X"CCACAAAAAAAAAAAAAAACACACACACAACCCDEFEFCFCDCDCDADADADADADADADCDCD",
      INIT_73 => X"CDCFCDADADADADADADADCFADADADCDCDADADCDCDCCCCCCCCCDCDCDCDCDCDCDCD",
      INIT_74 => X"ADADACADADADADADADADADADADADADAFCFCFCFCFCDADADCFCDCFCFCDCDCDCDCD",
      INIT_75 => X"8CADADADADADADACAC8A8A8A8A8AADADADADADADADADADADADADADADADADADAD",
      INIT_76 => X"8AADADABAB8A8A8A8A8A8A8AAAAAAAAA8A8A8A8A8D8D8BADADADADAAAAADADAD",
      INIT_77 => X"8A8A8A8AAB8A8AAA8A8A8A8A8A8A8A8A8A8A8A8A8B8B8A8A8A8A8BAD8D8D8D8D",
      INIT_78 => X"6868686868686868888888888A8A8A888A8A686868688A8A8A8A8A8A8A8A8A8A",
      INIT_79 => X"6666666666666666666848466666464666464648484646686868686868686868",
      INIT_7A => X"6666664424444666666666464444444446464666666668686868686666666646",
      INIT_7B => X"4646464646464666464646666646664646666646466666466646464666666666",
      INIT_7C => X"8D8DADADADADADAD8DADADADAD8D8D8D8D8D8D8D8B8B8D8D8D8DAD8D8D8B8B8B",
      INIT_7D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7E => X"ADADAD8D8D8D8DAD8D8DADADADADADAFADADADADAD8D8D8DADADAD8D8D8DADAD",
      INIT_7F => X"ADADADADADADADADADAD8D8D8D8D8D8DADADADADAFAFADCFCFCFCFCFADADADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(62),
      ENBWREN => enb_array(62),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(18),
      I2 => addra(16),
      I3 => addra(17),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\,
      O => ena_array(62)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(17),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\,
      O => enb_array(62)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(13),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(13),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized79\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized79\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized79\ is
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 63 to 63 );
  signal enb_array : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AFAFAFAFAFAFAFAFAFADADADADADADADADADADADAD8D8D8DADAFAFADADADADAD",
      INIT_01 => X"AFCFCFCFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCFCFCFCFCFCFAFAFAFADADADADAD",
      INIT_02 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_03 => X"CDCDADADADAFADADADADADADADADADADADADADADADADADADCFCFCFCFCFCFCFCF",
      INIT_04 => X"F1F1F1F1CFCFAFAFCFCFF1F1F1CFCFCFCFCDADADCDCDADCDCDCDCDADADADADCD",
      INIT_05 => X"CFCFCDADADCDCFCDADADADADADADADCFCFCFCFCFCFCFCFCFCFCFCFF1F1F1F1F1",
      INIT_06 => X"CCAAAAAACCCCACACACACAAACACACAAAACDCFEFEFCFCDACACACADCDADADCDCFCF",
      INIT_07 => X"CDCDADADADADADADADADADADADCDCDADADCDCDCCCCCCCCCCCDCDCDCDCDCDCDCD",
      INIT_08 => X"ADACACACADADADADADADADADADADADADCFCFCFCFCDADADCFCDCDCDADADADADAD",
      INIT_09 => X"ADADADABADADADACAAAAACACADADADADADADADADADADADADADADADADADADADAD",
      INIT_0A => X"8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAAADAD8B8DADAD8BABAAAAADAA8A8AACAD",
      INIT_0B => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A8A8A8A8B8A8B8D8B8DAD8D8A8A8D8A8A",
      INIT_0C => X"88888888888888888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_0D => X"6668666666666666664848486666464868666668686868686868686868686868",
      INIT_0E => X"6666664644446666666666464644444646464646666846464868686868686646",
      INIT_0F => X"4646464646464666464646464666666666666666666666666666666666666666",
      INIT_10 => X"8D8D8D8D8DADADADADADADAD8D8D8D8D8DADADADAD8D8D8D8DADADAD8D8A8B8B",
      INIT_11 => X"8DADADADADADADADADADADADADADADAD8D8D8D8DADADADADADADADADAD8D8D8B",
      INIT_12 => X"ADADAD8D8D8D8D8D8D8DADADADADADADADADADADADADADADAD8D8D8D8D8DADAD",
      INIT_13 => X"ADADADADADADADADADADADADADADADADCFCFADADADADADADADADAFAFADADADAD",
      INIT_14 => X"ADADADADADADADADADADAD8DADADADADADADADAD8D8D8DADADAFADADADADADAD",
      INIT_15 => X"CFCFCFCFCFCFAFAFADAFADADAFCFCFCFCFCFCFCFCFCFCFCFADADADADADADADAD",
      INIT_16 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCFCF",
      INIT_17 => X"CDCDADADADADADADADADADADADADADADADAD8B8DADADADADADCFEFCFCFCFCFCF",
      INIT_18 => X"F1F1F1CFCFCFCFCFCFEFF1F1F1CFCFCDCDCDADADADADADADADADADADADADADAD",
      INIT_19 => X"CFCFCFCDADADCDADCDADADADADADADCDCDCDADCDCFADCDCFCFCFCFCFCFEFEFEF",
      INIT_1A => X"CCAAAAAACCCCACACACACAAAAACACACAAACCDCFEFCFCDACACADADCDCDCDCDCFCF",
      INIT_1B => X"ADADADADADADADADADADADADADACACACADADADCCCCCCCCCDCDCDCDCDCDCDCDAD",
      INIT_1C => X"ADADADADADADADADADADADADADCDADADAFAFCFCFCFADADAFADADADADADADADAD",
      INIT_1D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1E => X"8A8A8A688A8A8A8A8A8A8AAAADADADADADAD8A8AADADADAD8A8A8A8A8A8A8AAD",
      INIT_1F => X"8A8A8A8A8A8A8AAB8A8A8A8A8A8A8A8A8A8BADAD8B8B8A8A8A8B8A8A8A8A8A8A",
      INIT_20 => X"88888A88888A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_21 => X"4646464646664646464646466666486868686868686868686868686868888888",
      INIT_22 => X"6666666646666646666666664646464646464646666646464646464646464646",
      INIT_23 => X"4646464646464646464646464646666666666666666666666666666666666666",
      INIT_24 => X"8D8D8B8B8B8D8D8DADADAD8D8B8B8D8D8D8D8D8D8DAD8D8D8D8DAD8D8D8B8B8B",
      INIT_25 => X"ADADADADADADADADADADADADADADADADADADADADADADADAD8DADAD8D8D8D8D8D",
      INIT_26 => X"ADADADADAD8D8D8D8DADADADADADAFAFADAFADADADADADADADADADAD8DADADAD",
      INIT_27 => X"ADADADADADADADADCDADCFCFADCFCFCFCFCDADADAD8DADADAFADADADADADADAD",
      INIT_28 => X"ADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFADAFAFAFAF",
      INIT_29 => X"CFCFCFCFCFCFAFAFADADADAFCFCFCFCFCFCFCFAFCFCFAFADADADADADADADADAD",
      INIT_2A => X"AFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCFCF",
      INIT_2B => X"CDCDADADADADADADADADADADADADADADADAD8B8DADADADADADADCFCFCFCFCFCF",
      INIT_2C => X"CFEFEFCFCFCFCFCFEFD1D1CFCFCFCDCDCDCDCDADADADADADADADADADADADADAD",
      INIT_2D => X"CFCFCFCFADADADADADADADADADADADADADCDAAAACFCDADADADAFCFCFCFCFEFCF",
      INIT_2E => X"CCACAACCCCACACACACACACACACACACACAACDCFEFCFCFCFCFCFCDCDADCDCFCFCF",
      INIT_2F => X"ADADADADADCDCDADCDADCDCFCDADCDCDADADADACACAAACCDCDCDCDCDCDCDCDAD",
      INIT_30 => X"ADADADADADADADADADADADADADADADADAFAFADADADADADADADADADADADADADAD",
      INIT_31 => X"ADADADADADADADADADADADADADADABADAAADADADADADADADADADADADADADADAD",
      INIT_32 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8B8A8BADADADADADADADADAD8A8A8A8A8A8BAD",
      INIT_33 => X"8A8A8A8A8A8A8A8A8A88888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_34 => X"888A8A8A888A8A88688A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_35 => X"46464646464646464646464868686868686868686868686868686868888A8868",
      INIT_36 => X"6666464666664646464646664646464646464646666666664646464646464646",
      INIT_37 => X"4646464646666646464666464666666666666666666666666666666666666666",
      INIT_38 => X"8D8D8D8B8B8D8D8D8D8D8D8D8B8B8B8D8D8D8B8B8D8D8D8D8D8D8D8D8B8B8D8D",
      INIT_39 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8DADADADAD",
      INIT_3A => X"ADADADADADADADADADADADAFAFAFADADADADADADADADADADADADADADADADADAD",
      INIT_3B => X"AFAFAFAFADADADADCFCFAFAFADADAFAFADADADADADADADADADADADADADADADAD",
      INIT_3C => X"ADADADADADADADADADADADADAD8D8D8D8DADADADAFADADADAFAFAFAFAFCFAFAF",
      INIT_3D => X"CFCFCFCFCFCFAFAFADADAFCFCFCFCFCFADADADADAFADADADADADADADADADADAD",
      INIT_3E => X"AFCFCFCFCFCDCDCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFCFCFCFCFCFAFADAD",
      INIT_3F => X"ADADADADADADADADADADADADADADADAD8A8CADADADADADADADADADCFCFCFCFCF",
      INIT_40 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCDCDCDCDADADADADADADADADADADADADAD",
      INIT_41 => X"CFCFCFCFCFADADADADADADADADADADADADADAA8AADCDADADADADADADAFCFCFCF",
      INIT_42 => X"ACACACCCCCAAAAAAAACCCCACAAAAAAAAAAACCFEFEFEFEFEFEFCFCFCFCFCFCFCF",
      INIT_43 => X"ADADADADADCDCDADADCDCFEFCFCFCDCDCFCDADADACAAAACDCCCDCDCDCDCDCDCD",
      INIT_44 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_45 => X"ADADADAD8A8AAB8AADAB8A8AACADADADADADADADADADADADADADADADADADADAD",
      INIT_46 => X"8A8A8A8AABAAAAAA8A8A8A8A8A8A8AABADADADADADADADADAC8A8A8A8A8AADAD",
      INIT_47 => X"8A8A8A8A8A8A88888A8A8A8A8A8A8A8A68688A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_48 => X"688A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A8A8A8A",
      INIT_49 => X"46464646464668686868686868686868686868686868686868686A6A6A6A6A68",
      INIT_4A => X"6646464646464646464646464646464646464646466868666868686868686848",
      INIT_4B => X"4646464646666666464666666666666666666666666666666666666666664646",
      INIT_4C => X"8A8AADAD8D8D8D8D8D8D8D8DAD8D8D8B8B8D8D8D8D8D8D8DAD8D8D8B8B8D8D8D",
      INIT_4D => X"ADADADADADADADADADADADADADADADADADADAD8DADAD8DADADADADADADADADAB",
      INIT_4E => X"ADADADADADADADADADADADADADADADADADAD8D8D8DADADAD8B8D8D8D8D8DADAD",
      INIT_4F => X"AFAFAFAFAFAFAFAFAFAFAFADADADADADADADAD8DADADADADADADADADAD8B8B8B",
      INIT_50 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADAFCFCFCFCFAFAF",
      INIT_51 => X"CFCFCFADCDCFAFAFCFCFCFCFCFAFADADADADADAFADADADADADADADADADADADAD",
      INIT_52 => X"CFADADADCDCDCFCFCFCFCFCFCFCFCFCFCFADADCFAFCFCFCFCFCFCFCFAFAFAFAF",
      INIT_53 => X"ADADADADAFADADAFADADADADADADADAD8DADADADADADADADADADADCFCFCFCFCF",
      INIT_54 => X"AFAFAFAFAFAFAFAFAFAFAFAFCFCFCDCDCDCDCDADADADADADADADADADADADADAD",
      INIT_55 => X"CFCFCFCFCFCFCFCDADADADADADADADADADACADAA8ACDADADADADADADAFAFAFAF",
      INIT_56 => X"ACACAACCCCAAAAAACACACAAAAAAAAAAAAAAACFEFF1EFEFEFCFEFEFEFEFCFCFCF",
      INIT_57 => X"CFADADADADADADADADCDCFCFCFEFCFCDADADADACACAAAACDCDCDCDCDCDCDCDAD",
      INIT_58 => X"ADADADADADADADADADADADADADADADADADADADCDCDCDADADADCDCDCDCDCDCDCD",
      INIT_59 => X"ADADAD8A688A8AAB8A8AADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5A => X"8AABAD8A8A8AADAD8C8C8A8AACADACADADAD8D8D8DADADAB8A8CAD8D8BADADAD",
      INIT_5B => X"8A6A6A6A8A8A8A8A8A8A8C8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AADAB8A",
      INIT_5C => X"8A8A8A8A888A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A8A8A6A",
      INIT_5D => X"6848464668686868686868686868686868686868688888886A6A8A8A6A6A8A8A",
      INIT_5E => X"4646464646464646464646464646464646484846464868686668686868684848",
      INIT_5F => X"4646466646464666666666666666666666666666666666664666666646664646",
      INIT_60 => X"8A8AACADADADADADADADAD8D8D8D8D8D8D8DADADADADADAD8D8D8D8D8DADADAB",
      INIT_61 => X"ADADAD8D8D8D8D8B8D8D8D8DADADADAD8D8DADADADADADADADADADADADADAAAA",
      INIT_62 => X"ADADADADADADADADADADADADADADADADADADADADAD8D8D8D8A8D8D8D8D8D8DAD",
      INIT_63 => X"AFAFAFAFADADADAFAFAFAFAFADADADADADADAD8D8DADADADADADADADADADAD8D",
      INIT_64 => X"AFADADADADADADADADADADADAFADADAFAFAFAFAFADAFCFCFCFAFCFCFCFAFAFAF",
      INIT_65 => X"CFCFCFADADADADADAFAFAFCFCFADADADAFAFAFAFADADADAD8D8D8D8D8DADADAD",
      INIT_66 => X"ADAFADADCFCFCFCFAFCFCFADADADADAFAFAFAFCFCFCFCFCFCFCFCFCFCFAFAFCF",
      INIT_67 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADCDCFADAF",
      INIT_68 => X"ADAFAFADADAFAFAFADADADADADCDCFCDADABCDADADADADADADADABABABABADAD",
      INIT_69 => X"CFCFCFCDCDCFCFADADADADADADADADADADADADAC8AADAFADADADADADADADADAD",
      INIT_6A => X"ACACCCCCCAAAAAAAAAACACAAACAAAAAAAAAAADCFCFCFCFCFCFCFCFEFCFCFCFAD",
      INIT_6B => X"CDCDADADADADADCDCDCFCFCDCDCFCFCFCDCDCDCCAAAAAACCCCACCCCCCCACACAC",
      INIT_6C => X"ADADADADADADCDADADADADADADADADADADADADADADADADADADADADCDCDCDCFAF",
      INIT_6D => X"AD8B8D8A8A8A8A8AADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6E => X"8B8D8D8D8DADADADAAAAAAADADADADADAD8A8A8BABADADAD8AADADADADADADAD",
      INIT_6F => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AADAB8DADAD8B8B8B8A8D",
      INIT_70 => X"6A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_71 => X"48686868686868686868686868688888686868686868888868888A8A8A8A8A6A",
      INIT_72 => X"4666464646464646464646464646464646464646466866666868686868684646",
      INIT_73 => X"6666666666666666466666666666464666666666664646464646464666666646",
      INIT_74 => X"8A8A8AADADADADAD8D8D8D8D8D8D8D8D8DADADADADADADAD8D8D8DADAD8DAB8B",
      INIT_75 => X"ADADAD8D8D8DADAD8D8D8D8DADADADAD8DADADADADADAD8DADADADADADABAA8A",
      INIT_76 => X"ADADADADADADADADADADADADADADADADADADADAD8D8D8DADADADADAD8D8DADAD",
      INIT_77 => X"AFAFAFAFADADADADADADADAFADADADADADADAD8DADADAD8DADAD8D8D8DADADAD",
      INIT_78 => X"ADADADADAFAFAFAFADADAFAFCFAFAFAFCFCFAFAFAFAFAFAFCFAFCFCFCFAFAFAF",
      INIT_79 => X"CFAFADADADADADADADADADAFCFAFAFAFAFAFAFAFADADAD8D8D8D8D8DADADADAF",
      INIT_7A => X"AFAFADADADADADADADAFAFADADADAFCFCFCFAFAFADAFAFAFAFAFAFCFCFCFCFCF",
      INIT_7B => X"ADADADADADADADADAFADADADADADADADADADADADADADABABADADADADADADADAF",
      INIT_7C => X"AFAFADADADADAFAFADADADADADADADCDADAAADADADADADADABABABABADADADAD",
      INIT_7D => X"CFCDCDCDCDCFCFADADADADADADADADADADADADCDAAAAADADADADADADADAFAFAD",
      INIT_7E => X"ACAAAAAAAAAAAAAAAAAAAAACACAAAAAAAAAACDCDCDCFCFCFCFCFCFCFCFCDCDCD",
      INIT_7F => X"CDCFCDCDCFCDCDCDCDCDCFCDCDCFCFCFCFCFCFCDAAAAAAAACCACCCCDCDACACAC",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(63),
      ENBWREN => enb_array(63),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(18),
      I2 => addra(16),
      I3 => addra(17),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\,
      O => ena_array(63)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__66\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(18),
      I2 => addrb(16),
      I3 => addrb(17),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\,
      O => enb_array(63)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addra(13),
      I1 => addra(12),
      I2 => addra(14),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(12),
      I2 => addrb(14),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\ is
  signal CASCADEINA : STD_LOGIC;
  signal CASCADEINB : STD_LOGIC;
  signal \^ena\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\ : label is "PRIMITIVE";
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\ : label is "PRIMITIVE";
begin
  ENA <= \^ena\;
  ENB <= \^enb\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"000000FFC7FF0000000001F0000000800000001FF000013FFFFFFFFFFFFFFFFF",
      INIT_01 => X"FFF81000E0000000000000000000000000000003C0000006FC00000000000000",
      INIT_02 => X"0000000100000FFFFFFFFFFFFFFFFFFFFFFFF800E0FE03800000000000000000",
      INIT_03 => X"00000000000338FFFEF00000000000000000001083C3C00000400000000001C0",
      INIT_04 => X"FE180000E000C7800000000000000000FFFC3600000000000000000000000000",
      INIT_05 => X"00000000E080FC000000000000000080744EC0000009FFFFFFFFFFFFFFFFFFFF",
      INIT_06 => X"FFFF7FE0800000000000000000000000000000000000FC1BFBD8000000000000",
      INIT_07 => X"3FFE000006DFFFFFFFFFFFFFFFFFFFFF808001FFFFFFC7C00000000000000000",
      INIT_08 => X"020020000000181FFBFF0000000000000000000078033E0000000000000000C0",
      INIT_09 => X"E3007FFFFF0193800000000000000000FFFEFFFFC00000000000000000000000",
      INIT_0A => X"000001007FF002F000001FE0000000201C00000037FF3FFFFFFFFFFFFF0FFFE7",
      INIT_0B => X"FFFF7FFFE10001E000000000000200000403E0180000005E3EFFC80000000000",
      INIT_0C => X"060000B7FFFFFFFFFFFFFFFFFF43FF840000F3FFE64600000000000000000000",
      INIT_0D => X"00000000000C06001A000080000000000000000003FF7FFCC064800849400008",
      INIT_0E => X"200E07E0003F00000000000000000000FFFFFFFFF10303E00000000000060000",
      INIT_0F => X"00000000007FFF1FF831E00064411A08000000BFFFFFFFFFFFFFFFFFFF87E304",
      INIT_10 => X"FFFFFFFFF0030080000000000076000000000000000780000F00FF8000000000",
      INIT_11 => X"0000CE7FFFFFFFFFFFFFFFFFFFFFE000247FC00033C800000000000000000000",
      INIT_12 => X"000000000000F0008DC061000000000000003000400EFF83FF007F0000013800",
      INIT_13 => X"0067F2000C6020000000000000000000FFFFE7FFFC8001C00000E00000F00000",
      INIT_14 => X"40221FC01E07FFFCC800FDE0040000000000FFFFFFFFFFFFFFFFFFFFFFF7E000",
      INIT_15 => X"FFFFE3F8F8002FF10000000000FC00000000000000000000E100000806FC35C0",
      INIT_16 => X"0000FFFFFFFFFFFFFFFFFFFFFFF0000002FFFFE019FF00000000000000000000",
      INIT_17 => X"00000000000000000006000783FC3F1FC03CE07FFC01FF7CFF7F60C000010000",
      INIT_18 => X"008FFFF0FE7108000000000000000000FFFFE37800013FF00000000001380000",
      INIT_19 => X"837CFF3FFFFBFFFFFFFFC00044000100021FFFFFFFFFFFFFFFFFFFFFFFE00000",
      INIT_1A => X"FFFFFE300001FFF80000000003F00000000000000000000000FFC0FFE13FBFFF",
      INIT_1B => X"00FFFFFFFFFFFFFFFFFFFFFFFC0000000187F001706100000000000000000000",
      INIT_1C => X"0000000000000000201CC7FCE7DFFFF063783F9FFFFFFFEFFF37800001001800",
      INIT_1D => X"003FE00CFFFF80000000000000000000FFFFFC000000FFFC000001E000000000",
      INIT_1E => X"7F78000EFFBFFFC03E00000000F83F30F2FFFFFFFFFFFFFFFFFFFFFFC0000000",
      INIT_1F => X"FFFFC0006001FFFF800000F000000010000000000000000018007FCF07C03DF8",
      INIT_20 => X"07FFFFFFFFFFFFFFFFFFFFF003000060029FF8FE0FFC00000000000000000000",
      INIT_21 => X"00000000000000000000000160407FDE7EBF800FBF3DFE0400000038007101F6",
      INIT_22 => X"0000F79CFFC4000000000000000000003CCF0000F805FFFFF080000000001800",
      INIT_23 => X"FF3BE6DE0F9FFE0000000018677181F63FFFFFFFFFFFFFFFFFFFFF8000030000",
      INIT_24 => X"80410000380DFFFFF860000000001C000000000000000000000000007809FFDA",
      INIT_25 => X"7FFFFFFFFFFFFFFFFFFFFE0000F000000000001FFFC800000000000000000000",
      INIT_26 => X"0000000000000000000000001FFFFFC2FFFFE00F0098000000000880FF71DFFF",
      INIT_27 => X"1CF8C0700FF000000000000000000000F3000000083CFFFFFC7C000000003C00",
      INIT_28 => X"FFFFF80003C000000112800003FFDFFE7FFFFFFFFFFFFFFFFFF2E00003E44000",
      INIT_29 => X"F0000000003FFFFCFFFD00000000000000000000000000000000870423FFFFFF",
      INIT_2A => X"FFFFFFFFFFFFFFFFFF8FC0000E0000000001FFFFDBE020000000000000000000",
      INIT_2B => X"000000000000000000000000007FFFFFFF7FFF20018000016032E10108FF9FFF",
      INIT_2C => X"0000F83FB0E000000000000000000000FF9C0060003FFFF9FFFFC00000000000",
      INIT_2D => X"FFFFFC200000000000FFC7733BFBFFFFFFFFFFFFFFFFFFFFFFFC000000000000",
      INIT_2E => X"FFFFC10000E0FFFFFFDFE000000000000000000000000000000000000009FFFF",
      INIT_2F => X"FFFFFFFFFFFFFFFEC7600000000000001839FFFE208000000000000000000001",
      INIT_30 => X"000000000000000000000000400007FFFFFF80000000000804FFFFFFFFF3FFFF",
      INIT_31 => X"3CDF3FF8400000000000000000000002FFFFFF0F0000FFFFFFEC000000000000",
      INIT_32 => X"3FF8000000008060F7FDFFFFFFFBFFFFFFFFFFFFFFFFFFE0070000000E300000",
      INIT_33 => X"FFFFFFC79000FFFFFFE0000000000000000000000000000000000000FFC0073F",
      INIT_34 => X"FFFFFFFFFFFFFCC8000007F7BFFDFF73FCFF007D800000000000000000000000",
      INIT_35 => X"0000000000000000000010105FC0EF3E0200000300C010780FFFFFFFFFFFFFFF",
      INIT_36 => X"FF8001F700000000000000000000E000FFFFFFF820003FFFFFE0000000000000",
      INIT_37 => X"00000000000016019FFFFFFFFFFFFFFFFFFFFFFFFFFFDC0000000FFFFFFFFEC1",
      INIT_38 => X"FFFFFFFF0000001FFF80000000000000000000000000000000000031080004FC",
      INIT_39 => X"7FFFFFFFFFFB60000C0041FF037FFF7FFF78FF20000000000000000000010000",
      INIT_3A => X"00000000000000000000003000000018000000E0003F4FC1BFFFFFFFFFFFFFFF",
      INIT_3B => X"FFFFF000000000000000000000000004FFFFFFFC000000007000000000000000",
      INIT_3C => X"000418F4C003CDFF3FFFFFFEFFFFFFFFFFFFFFFFFFE000000C0FFC203FFFFFF9",
      INIT_3D => X"FFFFFF1C000000000001C000000000818000000001C000010000000000000000",
      INIT_3E => X"FFFFFFFFFE80000007FC000000007FF1FF7FD800000000000000000000000000",
      INIT_3F => X"00000000000000010000A000030000000C40FF7FF8FFFFFF3FFFFFFFFFFFFFFF",
      INIT_40 => X"FEFFF200000000000000000000000000FFFFFD00000000000001E00000000000",
      INIT_41 => X"0F00793FF73FFFFFFFFFFFFFFFFFFFFFFFFFFFF0E0000000FFF886C100003FBB",
      INIT_42 => X"FFFE7B8000000000000000000000000000000000000000010000E086FF078000",
      INIT_43 => X"FFFFF80E000000000FFFFDFFFFFFE7FF7F700000000000000000000000000000",
      INIT_44 => X"0000000000000000001F03843F07C4FCCF4E7937FFFFFF7FFFFFFFFFFFFFFFFF",
      INIT_45 => X"83000000000000000000000000000000FFFF07E01E0000000000000000000000",
      INIT_46 => X"CCFE187EFEFFFF7FFFFFFFFFFFFFFFFFFFFFF00E00000000058001FFFFFFE3F8",
      INIT_47 => X"FFFE07FCFF80000000000000000000000000000000000000001FB70E06E7E3FC",
      INIT_48 => X"FFFE018000000000000000007FFFE179FC000000000000000000000000000000",
      INIT_49 => X"0000000000000006E3F6FFB8FE3F983FFFFE3BFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_4A => X"F8000000000000000000000000000000FFFF7FFFFF8800000000000000000000",
      INIT_4B => X"7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8838000000000000000000000023F",
      INIT_4C => X"FFFF29FFFFFE900000000000000000000000000000000015E3FFFFFEFF3FFD3F",
      INIT_4D => X"FE00000000000000000000000000000400000000000000000000000000008000",
      INIT_4E => X"000000000000003FF7FFFFFFFFFFFF7FFF8EFFFFFFFFFBFFFFFFFFFFFFFFFFFF",
      INIT_4F => X"00000000000000000000000000000000FFF0010FFF8E00010000000000000000",
      INIT_50 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000000000000000003013000002020",
      INIT_51 => X"FE000018000000000000000000000000000018000300003FFFFFFFFFFFFFFFFF",
      INIT_52 => X"8000000000000000000007FF0000008000000000000000000000000000000000",
      INIT_53 => X"0000000210F07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE",
      INIT_54 => X"00000000000000000000000000000000FF00001C000000180000000000000000",
      INIT_55 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC8000000000000000000001FFCFF1001980",
      INIT_56 => X"C00000000000003C000000000000000000000004E1E03EFFFFFFFFFFFFFFFFFF",
      INIT_57 => X"000000000000000000007F99FF843E8000000000000000000000000000000000",
      INIT_58 => X"00000807F3E07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF8000",
      INIT_59 => X"0000000000000000000000000000000000000000000000300000000000000000",
      INIT_5A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000F9D80BF9000",
      INIT_5B => X"00000000000000000000071FFFE0000000001C3EEFFFFFFFFFFFFFFFFFFEFFFF",
      INIT_5C => X"0000000000000000000000000001000000000000000000000000000010000000",
      INIT_5D => X"0003CFFFFBFFFFFFFFFFFFFFFFFFFFFFFFFFE7FFFFFFFFFFFFFFFFFFFEE00000",
      INIT_5E => X"000000000000000000000000000000010080000000000000000019FFFFE00000",
      INIT_5F => X"FFFFFFFFFFFFFFFFFFFFFFFF8000000000000000000000000000000308000000",
      INIT_60 => X"000000000000000000007FFFFFF00000001DFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_61 => X"0000000000000000000000000000000000000800000000000000000000000003",
      INIT_62 => X"3F7FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000",
      INIT_63 => X"0000000000000000000000000000000304000000000000000007FFFFFFFFF400",
      INIT_64 => X"FFFFFFFFFFFFFFFFFFFFFF000000000000700006180007800000000000000000",
      INIT_65 => X"1000000000000007FE7FFFFFFFFFFE13FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_66 => X"000027FFFFFFFFFFFFE000000000000000060320000000000000000000000001",
      INIT_67 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF800000000000",
      INIT_68 => X"0007DE10000000000000000000000001C00000000000000FFFFFFFFFFFFFFFFF",
      INIT_69 => X"FFFFFFFFFFFFFFFFFFF1C000000000000000074E0000800007FF000000000000",
      INIT_6A => X"C001FF800000300FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFBFFF",
      INIT_6B => X"00001FFFC19F87000007C08E80000000000000F0000000000000000000008001",
      INIT_6C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC3FF00000000000000",
      INIT_6D => X"0000000000000000000000000001C00000F00FC0000FF93FFFFFFFFFFFFFFFFF",
      INIT_6E => X"FFFFFFFFFFFFFF83E0000000000000000001FFFFF37FC738600F3BFFC0000100",
      INIT_6F => X"00800000F99FF9FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_70 => X"000FFFFFC0717FBF0178FFEF0600000000000000000000000000000000000000",
      INIT_71 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFC60100000000000000",
      INIT_72 => X"0000000000000000000000000000000000CFF1EFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_73 => X"FFFFFFFFFFFFFFFE000000000000000000006FFECE780F000784000000000000",
      INIT_74 => X"07FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_75 => X"000001FF3824FF80FC0000000000000000000000000000000000000000000000",
      INIT_76 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000000000000000",
      INIT_77 => X"000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_78 => X"FFE3FFFFFFFF8000000000000000000000001FFF0000FFC7C000000000000000",
      INIT_79 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7A => X"00003F0000000FFC000000000000000000000000000000000000000000000001",
      INIT_7B => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE3FFFFFFFE00000000000000000000",
      INIT_7C => X"00000000000000000000000000000001FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7D => X"FFFFFFFFFF80000000000000000000000003FC0000003FE00000000000000000",
      INIT_7E => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_7F => X"003FC00000003E00000000000000000000000000000000000000000000000001",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "LOWER",
      RAM_EXTENSION_B => "LOWER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => CASCADEINA,
      CASCADEOUTB => CASCADEINB,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOADO_UNCONNECTED\(31 downto 0),
      DOBDO(31 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOBDO_UNCONNECTED\(31 downto 0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFEF90000000000000000000000",
      INIT_01 => X"00000000000000000000100000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_02 => X"FFFFFFFC00000000000000000000000000FD00000007F80000000000C0000000",
      INIT_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_04 => X"03F00000FCFFF000000008000000000000000000000000000000000000000000",
      INIT_05 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE1000000000000000000000000",
      INIT_06 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_07 => X"FFFFFF80000000000000000000000000CFB000007E0E00000000080000000000",
      INIT_08 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"FF000000003C000000000800000000000000000000000000000000000000000C",
      INIT_0A => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF000000000000000000000000001",
      INIT_0B => X"0000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0C => X"FFFF000000000000000000000000017FC40000000FE000000000000000000000",
      INIT_0D => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"C00000009F000000040000000000000000000000000000000000000000000007",
      INIT_0F => X"FFFFFFFFFFFFFFFFFFFFFF8FFFFFFFFFFFF00000000000000000000000000070",
      INIT_10 => X"00000000000000000000000000000007FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_11 => X"FFE0000003E00000000000000000037000000007BF0000000000000000000000",
      INIT_12 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF07FFFFFFFF",
      INIT_13 => X"0000003FE0000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"FFFFFFFFFFFFFFFFFFFFFF0FFFFFFFFFE700000003800000000000000000F600",
      INIT_15 => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_16 => X"FE0300000000000000000000000FFFE34000077D000000000000000000000000",
      INIT_17 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF3FFFFFFFFE",
      INIT_18 => X"F0000FE000000000000000010000000000000000000000000000000000000000",
      INIT_19 => X"FFFFFFFFFFFFFFFFFFFFE727FFFFFFFF800000000000000000000000007CFFFF",
      INIT_1A => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1B => X"00000000000000000000030000FFFFFFFFFF7FC0000000000000000000000000",
      INIT_1C => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFCF",
      INIT_1D => X"E7B7F80000200000000000000000000000000000000000000000000000000000",
      INIT_1E => X"FFFFFFFFFFFFFFFFFFFFF7FFFFFFFF00000000000000000000000000FCFF7BFF",
      INIT_1F => X"00000000000000000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_20 => X"00000000000000000003C23FFFFFFFFFF00000000C2000000000000000000000",
      INIT_21 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00",
      INIT_22 => X"FC0400000C000000000000000000000000000000100000000000000000E30004",
      INIT_23 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFF87000000000000000000000003FFF000C43F",
      INIT_24 => X"000000007C0000000000000003E700FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_25 => X"000000003C00000000003FFFE060000FFE000000000000000000000000000000",
      INIT_26 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF00000",
      INIT_27 => X"F0000000000000000000000000000000014000007C0000000004000007C601F0",
      INIT_28 => X"FFFFFFFFFFFFFFFFFFFFFFFFEFC00000000000000000000001FFFFFF80F00007",
      INIT_29 => X"0020000000000000000C3C001FFF01F8FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_2A => X"0000000000010000017FFFFF85FF037FA000000000000000000000C000000000",
      INIT_2B => X"FF67F9FFFFFFFFFFFFFFFFFFFFE3FFFFFFFFFFFFFFFE3FFFFFFFFFFF47003001",
      INIT_2C => X"000000000000000000000080800000000AD00000000000000801E000093FC000",
      INIT_2D => X"FFFFFFFFFFFFFFFFFFFFFFF8980000000000000000030000007FF1C00FFFFFFF",
      INIT_2E => X"05E00000000000000000E00000208000777FFFFFFFFFFFFFFFFFFFFFFFC3FFFF",
      INIT_2F => X"000000000000000000FFFFE0013FFFFFE7000000000000000007000000000000",
      INIT_30 => X"FE7FFEFFFFFFFFFFFFFFFFFFFFD0FFFFFFFFFFFFFFFFFFFFFFFFFFFC00000000",
      INIT_31 => X"C000000000000000001F00000000000009FF0000000000000000C0100001E000",
      INIT_32 => X"FFFFFFFF9F2FFFFFFFFFFFF800000000000000000000000001FFFFF0FEFFFFFF",
      INIT_33 => X"0786000000000000000000180001F000047E00FFFFFFFFFFFFFFFFFFFF80FFFF",
      INIT_34 => X"0000000003C0080003FFFFC0CFFF800000000000000000000030001000000000",
      INIT_35 => X"69FC33FFFFFFFFFFFFFFFFFFFF20FFFFFFFFFFFFBE0FFFFFFFFFFF8000000000",
      INIT_36 => X"40000000000000000600000000000000000C0000000000000000001E0000F800",
      INIT_37 => X"FFFFFFFFE33FFFFFFFFFFF0000000000000000C00380000007FFBFC0063FE3C0",
      INIT_38 => X"00000000000000000000000F800038004FFEFFFFFFFFFFFFFFFFFFFFFF20FFFF",
      INIT_39 => X"000000800000000002FFFFB187A7C1F80000000000000000F000180000000000",
      INIT_3A => X"073FFFFFFFFFFFFFFFFFFFFFFF00FFFFFFFFFCFF0BFFFFFFFFFFE60000000000",
      INIT_3B => X"0000000000000000000090000000000000000000000000000000000000000008",
      INIT_3C => X"7FFFF87FFFFFFFFFFFFFE00000000000000000800000000000FFFF3FFFEFC000",
      INIT_3D => X"0000000000000000000070000000000CFF3FFFFFFFFFFFFFFFFFFFFEFF0067FF",
      INIT_3E => X"000000800000000000185FFFFFFFC6000200000000000F008000200000000000",
      INIT_3F => X"F2BF96FFFFFFFFFFFFFFFFF8DF0107FF7FEFE01FFFFFFFFFFFE0002000000000",
      INIT_40 => X"010000000C007060820000000000000000000000000000000000000000000010",
      INIT_41 => X"F3FFF8FFFFFFFFFFE20000000000000000000000000000000000033FFF100000",
      INIT_42 => X"0000000000000000000000000000001034FF7FFFFFFFFFFFFFFFFFE0F4000E66",
      INIT_43 => X"0000000000000000000000FFFF00000000006000003F30F00000000000000000",
      INIT_44 => X"31FF3FFFFFFFFFFFFFFFFFC000007002FFFFFFFFFFFFFFFFE00000003C000000",
      INIT_45 => X"0000000001FE019F000000001000000000000000000000000000000000000020",
      INIT_46 => X"FFFFFFFFFFFFFFFF1C0000000078000000000000000000000008E0EFF4000000",
      INIT_47 => X"0000000000000000000000000000000000FFFFFFEFFFF847FFFFFF0000003006",
      INIT_48 => X"0000000000000300000037FFFC000000000000117FF800800004000010000000",
      INIT_49 => X"00FFFFFFFFFFF007FFFFEF070000020CFFFFFFFFFFFFFFFC0000000780F00000",
      INIT_4A => X"000000063FF08F00000000000000000000000000000000000000000000000003",
      INIT_4B => X"06FFFFFFFFFFFF988000003000034000000000000000000000001FFFF8000000",
      INIT_4C => X"0000000000000000000000000000000304FB7EFFFFFFE00FFFF0814000030600",
      INIT_4D => X"0000000000000080000007DF30000000000003EFB3308000E000000400000000",
      INIT_4E => X"00FF47FFFFFFC00FFFE000400001008C07FFFFFFFFFFEE00080001FE1001C000",
      INIT_4F => X"00000F67E7FF8000000000000000000000000000000000000000000003800000",
      INIT_50 => X"7FFFFFFFFFFFE400000001F33C01E000000000F00000008000000E8C00000000",
      INIT_51 => X"0000000000000000000080000780000007FE8FFFFFFFC001810000200000001C",
      INIT_52 => X"000003FC800000008000CCE00000000000001FE77C4400000000000000000000",
      INIT_53 => X"07FC9C7FFFFE0003000000000000007FFFFFFFFFFFFBC01CC00001819000C000",
      INIT_54 => X"0000FFE038800C00004000000000000000000000000000000F00200007000000",
      INIT_55 => X"FFFFFFFFFFF603F20000000000000000000007FFC0000061C07BC120000E0000",
      INIT_56 => X"00000000000000000F800C000600008100DEFE0FE7DF00000003000000001FFF",
      INIT_57 => X"000003FFE00001600018C000000000000037FF3C000006000000000000000000",
      INIT_58 => X"00003EFFE7E0000000010000000007FFFFFFFFFFFFC003860000000000000000",
      INIT_59 => X"000F180000000E00000000000000000000000000000000000F80000000000080",
      INIT_5A => X"FFFFFFFFFE0000000020000000000000000007FFF80000010010800000000000",
      INIT_5B => X"00000000000000F8000000000000000000111F9F0FC0000000000001E001C7FF",
      INIT_5C => X"000007FFF8000004001E000000000000000D90FCC80030000080000000000000",
      INIT_5D => X"001907090E00000001000001FEC7FFFFFFFFFFFFC80070000000000C00000000",
      INIT_5E => X"0009E37F1F600000000000000000000000000000000000380000000000000000",
      INIT_5F => X"FFFFFFF8C00F78000000000E0000000000000FFFF8000000001A00000C000000",
      INIT_60 => X"000000000000000000000000000000000000070008000C0000000007EFFFFFFF",
      INIT_61 => X"00000FFFF3800000000F0080000380C00000003122C000000000000000000000",
      INIT_62 => X"000000000000180000000007FEFFFFFFFFFFFFFBF13D00038004000000000000",
      INIT_63 => X"18000000032500BF000000000000000000000000000000000000000000000000",
      INIT_64 => X"FFFFFF0FFFF00003000C18000000000000000FFFFFC0000000000300000F0000",
      INIT_65 => X"0000000000000000000007000000000000000000000070000000000F7EFFFFFF",
      INIT_66 => X"00001E3FFFE0000000000000227F0000800000000FE1C2F80000100000000000",
      INIT_67 => X"000000000001F600000000377FFFFFFFFFFFFFFFFC000F8E3004000000000000",
      INIT_68 => X"0000000019046800000001000000000000000000000000000003C00000000001",
      INIT_69 => X"FFFDFEFFF0003FFF00020000000000000000048FFFF000000000008007C00000",
      INIT_6A => X"00000000000000000001800000000000000000000003F80000000307FFFFFFFF",
      INIT_6B => X"00000C00FFF60000000000001F80000000000000000E80000000180000000000",
      INIT_6C => X"000000000C0F00000000011FFFFFFFFFFFF0FFFC00CFFFBF007C000000000000",
      INIT_6D => X"0000000000008100004070000000000000000000000000000000000000000000",
      INIT_6E => X"F7FFF3C087FFF01881FC00002000000000000F00FFFF000000000100FC1C0000",
      INIT_6F => X"00000000000000000000000000000000000000001C0E0000000001FFFFFFFFFF",
      INIT_70 => X"00001F00FFFF03800000001FF838000000000000000000700000E00000000000",
      INIT_71 => X"000000001C00000000008FFFFFFFFFFFFFFFE81BFFFF00DE01F0000070000000",
      INIT_72 => X"00000000000420000800E0000000000000000000000000000000000000000004",
      INIT_73 => X"FEFF83BFFFF030FE000000000000000000071E00FFFF83000000001FE0F80000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000001FFFFFFFFFFFF",
      INIT_75 => X"00001E00FFFF80000000300F67F000000000000000067E800000000000000000",
      INIT_76 => X"0000000000000000000FFFFFFFFFFFFFFFFFFFFFFFFA007C0000800000000000",
      INIT_77 => X"0000C0000000C0E0000000000000000000000000000000000000000000000000",
      INIT_78 => X"FFFFFFFFF7FE00FC0D3800000000000000000E80FFFFC00000003007FC800000",
      INIT_79 => X"000000000000000000000000C0000000000000000000000000FFFFFFFFFFFFFF",
      INIT_7A => X"00001E00FFFFC00000005800F000000000000000000001C00000000000000000",
      INIT_7B => X"000000000000020007FFFFFFFFFFFFFFFFFFFFF99CFA00C01EC0000000000000",
      INIT_7C => X"0000000000000F90C000000000000000000000000000008000000003E0000000",
      INIT_7D => X"FFFFFC0200E060801F0000000000000000001FFFFFFFC0000000180000000000",
      INIT_7E => X"000000000000000000000003E00000000000000000000007FFFFFFFFFFFFFFFF",
      INIT_7F => X"00000FE7FFFFC00000000C000000400000000000000000190000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "UPPER",
      RAM_EXTENSION_B => "UPPER",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15 downto 0) => addra(15 downto 0),
      ADDRBWRADDR(15 downto 0) => addrb(15 downto 0),
      CASCADEINA => CASCADEINA,
      CASCADEINB => CASCADEINB,
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => DOUTA(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => DOUTB(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \^ena\,
      ENBWREN => \^enb\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addra(18),
      I1 => addra(16),
      I2 => addra(17),
      O => \^ena\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => addrb(18),
      I1 => addrb(16),
      I2 => addrb(17),
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized80\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized80\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized80\ is
  signal ena_array : STD_LOGIC_VECTOR ( 64 to 64 );
  signal enb_array : STD_LOGIC_VECTOR ( 64 to 64 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADCDCDCDAD",
      INIT_01 => X"ADADADADADADADACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_02 => X"8D8A8B8B8D8D8D8D8AAAADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_03 => X"8A8A8A8A8A8A8A8A8C8A8A8A8B8A8A8A8B8B8B8B8A8B8B8A8A8D8BADADAD8A8A",
      INIT_04 => X"6A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_05 => X"6868686868686868886868686868686868888888886888888A8A8A8A8A8A8A8A",
      INIT_06 => X"4666464646464668464646464646464646464666466666466668686868686868",
      INIT_07 => X"4646666666666646666666666666464666664646464646464646464646464646",
      INIT_08 => X"8A888AADAD8D8D8DADAD8D8D8D8D8D8D8D8D8DADADADADAD8D8DADAD8D8B8B8B",
      INIT_09 => X"ADADADADADADADAD8D8D8DADADADADAD8DADADADADADAD8D8DADADADADAA8A8A",
      INIT_0A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0B => X"CFCDADADADADADADADADAFADAFAFAFADADADADADADADADAD8DADADADADADAD8D",
      INIT_0C => X"ADADADADAFADADADAFAFCFCFCFCFAFAFCFAFAFAFADADADAFAFAFCFCFCFCFAFAF",
      INIT_0D => X"AFADADADADADADADADADADADAFADADAFAFAFAFAFAFADADADADADADADADADADAD",
      INIT_0E => X"ADADADADADADADADADAFCFCFCFCFCFCFCFCFADADADADADADADADAFCFCFAFAFAF",
      INIT_0F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAF",
      INIT_10 => X"ADADAFAFAFAFADADADADADAFAFAFCFCFADAAADADADADADADADADADADADADACAC",
      INIT_11 => X"CDCDCDCDCDCFCDADADADADADADADADADADADADCDADAA8AADADADADADADADADAD",
      INIT_12 => X"AAAAAAAAAAAAAAAAAAACACACACAAAAAAAAAAACCDADADCDCFCDCDCDADADADCDCD",
      INIT_13 => X"ADADADADCDCDCDCDCDCDCDCFCFCFCDCFCFCFCFCFACAAACCCCCACACCDCDCDAAAA",
      INIT_14 => X"ADADADADADADADADADADADADAAACACADADADADADADADADADADADADADADCDCDAD",
      INIT_15 => X"ADADADADADCFADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_16 => X"8D8A8A8B8B8D8DADACADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_17 => X"8A8A8A8A8A8A8A8A8A8A8A8B8D8D8B8BAD8B8D8D8B8DADADADADADADADADADAD",
      INIT_18 => X"8A8A8A8A8A8A8A8A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_19 => X"686868686868686888886868686868688888686868688A8A6A6A8A8A8A8A8A8A",
      INIT_1A => X"4646464646464666464646464646464646466868686868684668686868686868",
      INIT_1B => X"4646464666664646466666664646464646464646464646464646464646464646",
      INIT_1C => X"8A888A8A8A8B8D8DAD8D8D8B8B8B8B8D8D8D8D8D8D8DADADAD8D8D8D8D8B8B8B",
      INIT_1D => X"ADADADADADADADADADADADADADADADAD8DAD8D8D8D8D8D8D8DADADADABAA8A8A",
      INIT_1E => X"ADADADADADADADAFADADADADADADADADADAD8D8DADADADADADADADADADADADAD",
      INIT_1F => X"ADADADADADADADADADADADADADAFADADADADADADADADADADADADADADADADADAD",
      INIT_20 => X"ADADAFAFAFADADADAFAFCFCDCDADAFAFCFCFCFAFAFADADAFAFAFAFCFCFAFADAD",
      INIT_21 => X"ADADADADADADADADADADADADADADADADADAFAFAFAFADADADADADADAFAFAFADAD",
      INIT_22 => X"ADADADAFAFADADADADAFCFCFCFCFCFCFAFADADADADADADADADAFAFAFAFADADAD",
      INIT_23 => X"ADADADADADADADADADADADCFCFCFCFCFCFCDADADADADADADADADADAFAFAFAFAD",
      INIT_24 => X"CFCFAFAFAFAFAFADADADADAFCFCFCFCFCDADADADADADADADADADADADADADADAD",
      INIT_25 => X"ADADCDCDCDCDCDADADADADCDCDADADADCDADADADCDADAAAAADADADAFAFAFAFCF",
      INIT_26 => X"AAAAAAAAAAAAACACCCCCACAAACAAAAAAAAAAACADADADADCFCDCDCDADADADADAD",
      INIT_27 => X"ADADADADADADCDCDCDCDCFCFCFCFCFCFCFCFCFCFCFCDCFEFCDCDCDCDCDCDACAA",
      INIT_28 => X"ADADADADADADADADACACADACACADADADADADAA8A8A8AAAABCDCDADADADADADAD",
      INIT_29 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2A => X"8D8B8A8B8BADADADADADADADADADADADADADADADADAD8B8A8AADADADADADADAC",
      INIT_2B => X"8A8A8A8A8A8A8A8A8A8A8B8B8B8B8B8B8A8A8DADAD8D8D8D8DADADADAD8A8DAD",
      INIT_2C => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_2D => X"6868686868686868888888686888886888686868688A8A8A6A8A8A8A8A8A8A8A",
      INIT_2E => X"4646464646464666464646464646464648686868686868686868686868686868",
      INIT_2F => X"4646464666666646464646464646464646464646464646464646464646464646",
      INIT_30 => X"8A8A8A8A8A8B8B8D8D8D8B8D8B8B8A8A8B8B8B8D8D8D8D8DAD8B8D8D8B8B8D8D",
      INIT_31 => X"ADADADADADADAFADADADADADADAD8DADADAD8D8D8D8D8D8D8DADADADABAA8A8A",
      INIT_32 => X"ADADAFADADADADADADADADADADADADADAD8D8D8D8D8D8DADADADADADAD8D8D8D",
      INIT_33 => X"ADADADADADADADADADADADADADADADADADADAD8D8DADADADADADADADADADADAD",
      INIT_34 => X"AFAFAFAFAFAFAFADAFAFCFCDADADAFAFCFAFAFAFAFAFADAFAFAFAFAFADADADAD",
      INIT_35 => X"ADADADADADADADADADADADADADADADADADAFAFAFAFADADADAFADADADADAFAFAF",
      INIT_36 => X"ADADCDAFADADADADADADADADADADADADADADADADADADADADCFCFAFADADADADAD",
      INIT_37 => X"ADADADADADADADADADADADADAFAFAFCFADADADADADADCFAFADADADADADADADAD",
      INIT_38 => X"CFCFCFCFCFAFAFAFAFAFAFAFAFCFCFAFCDADADADADADADADADADADADADADADAD",
      INIT_39 => X"ADADCDCDCDCDCDCDADCFCFCFCFCFCFCDCDCDCDADADCDADAAADCFCFCFCFCFCFCF",
      INIT_3A => X"CCAAAAACACACACACACACACACACAAAAAAAAAAAAACADADADCFCDCDCDADADADCDCD",
      INIT_3B => X"CDADADADADADADADADCDCFEFCFCFCFCFCFCDCDCFCFEFEFEFEFCFCFCFCFCDCDCD",
      INIT_3C => X"ADADADADADADADADACADADADADADADACADADADACADADADADCDCDADADADADADCD",
      INIT_3D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3E => X"8AADADAD8D8DADADADADADADADADADADADADADADADADAD8AADADADADADADADAD",
      INIT_3F => X"8A8A8A8A8A8A8A8A8B8A8A8B8A8A8A8B8A8BADADAD8B8A8B8A8DAD8BADAD8D8A",
      INIT_40 => X"8A8A6A6A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_41 => X"68686868686868686888888888888888688A8A8A8A8A8A6A8A8A8A8A8A8A8A8A",
      INIT_42 => X"4646464646466666686848464868686868686868686868686868686868686868",
      INIT_43 => X"4646464666666666464646464644464646464646464868684646466666666646",
      INIT_44 => X"8A8A8A8A8A8B8B8B8B8B8B8D8B8B8A8B8B8B8D8D8D8D8D8DAD8D8D8D8D8D8B8B",
      INIT_45 => X"8DADADADADADADADADADAD8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADAB8A8A",
      INIT_46 => X"ADADADADADADADADADADADADADADADADAD8D8D8D8D8DADADADAFADADAD8D8D8D",
      INIT_47 => X"ADADADADADADADADADADADADADADADADADADAD8D8D8D8D8D8DADADADADADADAD",
      INIT_48 => X"AFAFAFAFAFAFAFADAFAFAFAFADADAFAFADADADAFAFAFAFADAFAFAFADADADADAD",
      INIT_49 => X"AFADADADADADAFAFAFADADADADADADAFAFAFAFAFADADAFAFAFAFADADADADADAD",
      INIT_4A => X"ADADAFCFADADADADAFAFAFAFAFAFADADADADADADADAFCFCFCFCFCFAFAFAFAFAF",
      INIT_4B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4C => X"CFCFCFADADAFAFCFCFCFCFAFAFAFCFADADADADADAFADADADADADADADADADADAD",
      INIT_4D => X"CDCDCDCDCDCDCDCDADCFCFCFCFCFCFCFCDADCFCDADCDADADADCDCFCFCFCFCFCF",
      INIT_4E => X"CDADACACACACACACACACACACACACAAAAAAAAAAACADADADADCDCDCDADADCDCDCF",
      INIT_4F => X"ADADADADADADADADADCDCFEFCFCFCFCDCDCDCDCDCFCFCFCFCFEFEFEFCFCDCDCD",
      INIT_50 => X"ADADADADADADADADACACADADADADADACADADADADADADADADADADADADADADADAD",
      INIT_51 => X"ADADADADADADADADADADADADADADADADCDCDCDCFCDADADADADADADADADADADAD",
      INIT_52 => X"8AADADAD8D8A8A8AADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_53 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8BADAD8B8B8A8A8A8A8DADAD8B8BAD8B8A",
      INIT_54 => X"8A8A8A6A6A6A8A8A8A8A8A8A8A8A8A8A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_55 => X"6868686A88686868686888888888888A6A8A8A8A8A8A8A6A6A8A8A8A8A8A8A8A",
      INIT_56 => X"4646666646666868686868686868686868686868686868686868686868686868",
      INIT_57 => X"4646464646464646464646464646464646464648686868684646666666666666",
      INIT_58 => X"AD8D8A8B8D8D8B8B8B8B8B8B8B8B8B8B8B8B8D8D8D8D8D8D8D8B8B8D8D8B8B8A",
      INIT_59 => X"8DADADADADADADADADADAD8B8B8D8D8D8D8D8D8D8D8D8DADADADADADADADAD8A",
      INIT_5A => X"ADADADADADADADADADADADADADABABADADADADADADADADADADADADADAD8D8D8D",
      INIT_5B => X"ADADADADADADADADADADADADADADADADADADADADAD8D8DADADADADADADADADAD",
      INIT_5C => X"AFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADADADAFADADADADADAD",
      INIT_5D => X"AFAFADADAFAFAFAFADADADADADAFAFCFAFAFAFADADADADADAFAFADADADADADAD",
      INIT_5E => X"AFAFAFAFAFAFAFADADAFCFCFCFCFCFCFCFAFAFCFCFAFAFAFAFAFAFCFCFCFAFAF",
      INIT_5F => X"CDADADADADADADAD8DADADADADADADADADAD8DADADADADADADADADADADADADAD",
      INIT_60 => X"CDADADADADADADADAFAFAFAFADAFCDADADADADADADADADADADADADADADADADAD",
      INIT_61 => X"CDCFCDCDCDCDCFCDCDCDCDCDADADCDCDCFADADADCDCDCDADADADCDCFCDCFCFCF",
      INIT_62 => X"ADADADADADADACACACACACACAAAAAAAAAAAAAAAAADADADADADADCDCDCDCDADAD",
      INIT_63 => X"ADADADADADADADADADCDEFEFCFCFCFCDCDCDCDCDCDCDCFCFADCFCFCFCFCFCDCD",
      INIT_64 => X"ADADADADADADADADADADADADADACADADACACACADADADADADADADADADAAAAAAAC",
      INIT_65 => X"ADADADADADADADADADADADADCFCFCFCDCDCDCDCDCDADADADADADADADADADADAD",
      INIT_66 => X"ADADADAD8D8A8A8A8AADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_67 => X"8A8A8A8A8A6A6A6A8A8A8A8A8A8D8D8C8B8BABAD8B8A8A6A8A8A8BADADADADAD",
      INIT_68 => X"8A8A6A6A6A8A8A8A8A8A8A8A8A8A8A686A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_69 => X"68686868688868688A68688A8A6A6A6A6A6A6A8A8A8A6A6A6A8A8A8A8A8A6A6A",
      INIT_6A => X"4668686868686868686868686868686868686868686868686868686868686868",
      INIT_6B => X"4646464646464646464646464646464646464648484868686848686868686868",
      INIT_6C => X"ADAD8D8D8D8D8D8D8D8B8B8B8B8B8B8B8B8B8B8D8D8D8D8D8B8B8B8B8D8D8B8A",
      INIT_6D => X"ADADADADADADADADADADADAD8D8D8D8DADAD8D8D8D8DADADADAD8D8D8DADAD8B",
      INIT_6E => X"ADADADADADADADADADADADADAA8A8A8B8DADADADADADADADAFADADADAD8B8D8D",
      INIT_6F => X"ADADADADADADADADADADADADADADADADADADADAFADADADADAFADADADADADADAD",
      INIT_70 => X"AFAFADAFAFCFCFCFCFAFAFAFAFAFAFCFADAFADADADADADADADADADADAD8D8DAD",
      INIT_71 => X"AFAFAFAFAFAFAFAFADADADADAFADADCFAFAFAFAFADADADAFAFADADADADADADAD",
      INIT_72 => X"AFAFAFAFAFADADADADADAFCFCFCFCFCFCFCFCFCFCFAFAFAFAFADADADADADAFAF",
      INIT_73 => X"CDADADADADADAD8DADADADADAD8DADAD8DADADADADADADADADADAD8BADADADAD",
      INIT_74 => X"ADADADADADADAD8DADADADAFAFCFADADAAAAADADADADADADADADADADADADADAD",
      INIT_75 => X"ADCDCDCDEFEFCFCFCDCDCDADADADADCDAFADCDADCDCDADCDCDADADCDCDADADAD",
      INIT_76 => X"ADADADADADCDCDCDCDCDADACAAAAAAAAAAAAAAAAADADABADADADADCDCFCFADAD",
      INIT_77 => X"ADADADADADADADADCDCDCFEFCFCFCDCDCDADADADADADADADAFADCFCFCFCFCFCD",
      INIT_78 => X"ADAD8D8A8CADADADACADADADADADADADADADADADADADADADADADAAAAAAAAAAAD",
      INIT_79 => X"ADADADADADADADADADADCDCFCFCFCDCDCDCDADADADADADADADADADADADADADAD",
      INIT_7A => X"ADAD8DAD8D8A8A8D8A8BADADADADADADADADADADADADADADCDADADADADADADAD",
      INIT_7B => X"8A8A8A8A8A8A8A8A8A8A8C8D8D8CADAC8CACAAAAAC8A8A8A8D8D8BADADADADAD",
      INIT_7C => X"8888888A8A8A8A8A8A6868688A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A688A8A",
      INIT_7D => X"6868686888888A688A8A686A6A6A6A6A6A6A6A8A888A6A6A6A8A8A8A8A6A6A6A",
      INIT_7E => X"6868688868686868686868686868686868686868688888686868686868686868",
      INIT_7F => X"4646464648484646464646464646464646464848484868684848486868686868",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(64),
      ENBWREN => enb_array(64),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \addra[15]\,
      I1 => addra(13),
      I2 => addra(12),
      I3 => addra(14),
      O => ena_array(64)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => \addrb[15]\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => enb_array(64)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized81\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized81\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized81\ is
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 65 to 65 );
  signal enb_array : STD_LOGIC_VECTOR ( 65 to 65 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADAD8D8D8D8D8D8D8D8D8D8B8B8B8B8B8B8D8D8D8B8D8D8B8B8B8B8B8B8B8A",
      INIT_01 => X"8D8D8DADAD8DADAD8D8D8D8B8D8D8DADABADADAD8DADAD8DADADADADADADADAD",
      INIT_02 => X"ADADAD8D8D8DADADADADADAD8A8A8A8A8B8DADADADADADADADADAD8D8D8D8D8A",
      INIT_03 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_04 => X"CFADADAFAFAFAFAFAFADADADADADAFAFAFADADAD8D8D8D8DAD8D8D8DADADADAD",
      INIT_05 => X"AFAFAFAFAFADADADADADADAFAFAFAFAFAFAFAFAFAFADAFCFAFADADADADADADAD",
      INIT_06 => X"AFADADADADADADADAFAFAFCFCFCFCFCFADAFADADADADAFAFAFADAFAFADADCFCF",
      INIT_07 => X"ADADADADADADAD8DADADADADADADADADADAFADADADADADADADADADAAAAACADAD",
      INIT_08 => X"AFADADADADADADADADADADADAFADADAD8A8A8AADADADADADADADADADADADADAD",
      INIT_09 => X"ADCDCFCFCDCDCFCFCFCDCDCFCFCDCDCDCDCDCDCDADADCDCFAFADADADCFCDADCD",
      INIT_0A => X"CFADADADADADADADCDADADADACACACACAAAAAA8A8AADAD8B8DADADCDCDCDCDAD",
      INIT_0B => X"CDADADADADADCDADCFCFCFCFCFCFCDCDCDCDCDCDADADADCDCDCDCDADADCDCFCF",
      INIT_0C => X"ACADADACADADADADADADADADADADADADADADADADADADACACACACACAA8AACCDCD",
      INIT_0D => X"ADADAFAFADADADAFAFCFCFAFAFAFAFAFADADADADADADADADABADADADACAA8A8A",
      INIT_0E => X"ADAD8A8DAD8D8CAD8D8A8A8A8AADADAD8DADAD8B8BADADCFADADADADADADADAD",
      INIT_0F => X"8A8A8A8A8A8A8A8A8A8A8A8C8A8A8A8D8A8DADADADADAD8DABADADADADADADAB",
      INIT_10 => X"68686A6A6868686A6A6A688A8A8A6A6A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_11 => X"686868888A8A6A6A8A686868686A8A8A6A686A8A8A8A8A6A6A8A6A6A6A6A6868",
      INIT_12 => X"6868686868686868686868686868686868686868686868686868686868686888",
      INIT_13 => X"4646464646464846464846464646464646686868686868686846464668686868",
      INIT_14 => X"ADAD8B8B8B8D8D8D8D8D8D8D8A8A8B8D8B8B8D8D8D8B8D8D8D8D8B8B8B8B8B8A",
      INIT_15 => X"8D8D8B8B8B8BADAD8D8D8B8A8B8B8D8DADADADADADADAD8DADADADADADADADAD",
      INIT_16 => X"ADAD8D8D8D8DADADADADADAD8D8D8D8B8D8DADADADADADADADADAD8D8B8D8D8B",
      INIT_17 => X"ADADADADADADADADADADADADADADADADADADADAD8DADADADADADADADADADADAD",
      INIT_18 => X"ADADADADADADAFAFADADADADADADADADADADADADADADADADADADADADADADAFAF",
      INIT_19 => X"CFAFADADADADADADADADADAFAFCFCFAFCFCFCFAFAFADADADADADADADADADADAF",
      INIT_1A => X"AFAFAFAFCFCFCFCFAFAFAFAFAFAFADADADAFAFAFADADAFCFCFAFCFCFCFCFCFCF",
      INIT_1B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAF",
      INIT_1C => X"AFAFAFAFAFAFAFADADADADADADADAD8D8A8A8AADADADADADADADADADADADADAD",
      INIT_1D => X"CDCDCFCFCDCDCFCFCFCDCDCFCFCFCFCFCDCDCDCDADADCDCFADADAD8A8BADCFAD",
      INIT_1E => X"CFCDADADADADADADADADCDCDADACADADCCACACAAAAABAD8B8DADADADADCDCDCD",
      INIT_1F => X"ACADADADADCDCFCFCFCFCFCFCFCFCFCDCDCDCDADADADADADADCDADADADCDCDCD",
      INIT_20 => X"ADADAD8A8AADADADADADADADADADADADADADADADADADADACADADADADADADADAD",
      INIT_21 => X"ADADAFAFADADADAFADCFADADADADADCFADADADADADADADADADADADADADADADAD",
      INIT_22 => X"ADAD8A8A8D8C8AADAD8A8A8A8AABADADADADADADADADADADADADADADADADADAD",
      INIT_23 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8DAD8A8A8A8A8B8AADADADADADADAB",
      INIT_24 => X"686868686868686A6A6A6A8A8A8A6A6868888A8A8A8A8A8A8A8A688A8A8A8A8A",
      INIT_25 => X"6A8A8A8A8A6A6A688A68686868688A8A6A6A6A8A8A8A6A6A6A8A6A6A8A6A6A68",
      INIT_26 => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_27 => X"4646464646464646464848464646464648686868686868484848466868686868",
      INIT_28 => X"8D8D8B8A8A8A8A8D8B8B8D8D8B8B8B8D8D8B8D8D8B8B8B8D8D8D8B8B8B8B8B8B",
      INIT_29 => X"8B8D8B8B8B8D8D8D8B8B8B8B8B8D8D8DAD8D8D8DADADADADADADADADADADADAD",
      INIT_2A => X"8D8D8D8D8DADADADADADADADAD8D8D8D8DADADADADADADADADAD8D8B8B8D8D8B",
      INIT_2B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2C => X"ADADADADADADADAFAFADAFAFAFADADAFAFADADADAFADADADADADADAFAFAFAFAD",
      INIT_2D => X"ADADADADADADADADADADADADAFAFAFAFCFCFCFCFAFAFAFADADADADADAFADADAF",
      INIT_2E => X"AFCFCFCFCFCFCFADADADADADADADADADAFAFCFCFAFAFAFAFCFAFAFAFCFCFCFAF",
      INIT_2F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADCDCFCFAFCF",
      INIT_30 => X"ADAFAFAFAFAFAFAFADADADCFCFAFADADADADADADADADADADADADADADADADADAD",
      INIT_31 => X"CDCFCFCDCDCDCFCFCDCDADADADADADCFCFADADCDCDADADCFADAFAD8D6A6A8DAD",
      INIT_32 => X"CDCDADADADADADADADADADCDCDADADADCDCDADADADADADADADADADADADADADCF",
      INIT_33 => X"ACADCFCDCFCFCFCFCFCFCFCFCFCFCFADADADADADADADADADADADADADADADCDCD",
      INIT_34 => X"ADADADADADADAAAD8AADADADADADADADADCDADADACADADADADADADADADADADAD",
      INIT_35 => X"ADADADADADADADADADADADADADADCDCDADADADADADADADACADADADADADCFCFCF",
      INIT_36 => X"ADADADADADADADADADADADAAAAADADAD8C8A8AADADADADAD8AADADADADADADAD",
      INIT_37 => X"8A8A8A8A8A8A8A8A6A6A8A8A8A8A8A8A8A8D8B8A8A8BADADADAD8D8A8B8D8DAD",
      INIT_38 => X"8A68688A68688A8A6A6A6A6A8A8A8A888A8A8A8A8A8A8A8A8A8A6A8A8A8A8A8A",
      INIT_39 => X"8A6A6A6A6A6A686A6868686A6A688A686A6A8A8A8A8A6A6A8A6A6A6A8A6A6A6A",
      INIT_3A => X"6868686868686868686868686868686868686868686868686868686A8A68688A",
      INIT_3B => X"4646464646464646484848484646464868686868686868686868686868686868",
      INIT_3C => X"8B8B8B8A8A8A8A8A8B8B8B8B8D8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8D8D8B8B",
      INIT_3D => X"8B8D8D8D8D8D8D8B8B8D8D8DAD8D8D8D8D8D8D8D8DADADADADAD8D8D8D8D8D8D",
      INIT_3E => X"8D8D8D8DADADADADADAD8DADADAD8D8D8DADADADADADADADADAD8D8D8D8D8D8B",
      INIT_3F => X"ADADADADADADADADADADAFADADADADAFADADADADADAFAFADADADADADADADADAD",
      INIT_40 => X"ADADADADADADAFAFAFAFAFAFADADADAFAFAFAFADAFAFADADAFADAFAFAFAFADAD",
      INIT_41 => X"ADADADADADADADADADADADADADAFAFAFCFCFCFCFAFAFADADADADADAFAFADADAD",
      INIT_42 => X"AFCFCFCFAFAFADADADADADADADAFAFCFAFAFAFAFAFAFAFAFAFAFADADCFAFAFAD",
      INIT_43 => X"ADADADCDADADADADADADADADAFADADADAD8DADAD8DADADADADADADADADADAFCF",
      INIT_44 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADAFCFCFAFAFAFAD",
      INIT_45 => X"CDCDCDCDCDCDCDCFCFCDADADADADADADADADADADADADADADAFAFAFADAD8A8A8D",
      INIT_46 => X"CDCDCDCDADADADADADADADADCDCDADADCDCDCDCDADADADADADAD8DADADADADAD",
      INIT_47 => X"CFCFCFCFEFEFCFCFCFCFCFCDCFADADADADADADADADADADADADADADADADADADCD",
      INIT_48 => X"ADADAFADAFADAA8AADADCFAFADAFCFCFADCDCFADADADADADADADADADADADADAD",
      INIT_49 => X"ADADADADADADADADADADADADCFCFCDCDADADADADADADADADADADCFCFCFCFCFAF",
      INIT_4A => X"8D8D8D8DADADADADADADADADADADADADADADADADADADADAD8AADADADADADADAD",
      INIT_4B => X"8B8A8A8A8A8A8A8A8C8A8A8A8A8A8A8A8B8DADADADADAD8D8D8C8A8A8A8A8A8A",
      INIT_4C => X"8A8A8A8A8A8A686868686A6A6A6A6868888A88688A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_4D => X"68686A686A6A688A686868686A6A6A8A68686A8A8A8A8A8A8A8A8A8A8A6A6A8A",
      INIT_4E => X"6868686868686868686868686868686868686868686868686A6A686A6A8A688A",
      INIT_4F => X"4646464646464646484848464646686868686868686868686868686868686868",
      INIT_50 => X"8D8B8B8B8B8A8A8A8B8B8B8B8D8D8B8B8B8B8B8B8B8B8B8D8D8D8D8D8D8D8A8A",
      INIT_51 => X"8B8D8B8B8B8DADADADADADADAD8D8D8D8D8D8D8D8DADADADAD8D8D8D8D8DAD8D",
      INIT_52 => X"8D8DADADADADADADADADAD8D8DADAD8DADADADADADADADADADADADAD8D8D8D8B",
      INIT_53 => X"ADADADADADADADADAFAFAFADADADADADADADADADAFAFCFADAFADADADADADADAD",
      INIT_54 => X"AFADADAFADADADAFADADAFADADADADADADADADADADADADADADADAFAFAFAFADAD",
      INIT_55 => X"CFADADADADADADADADADCFAFADAFCFCFCFAFAFAFADADADADADADADAFAFAFAFAF",
      INIT_56 => X"ADADAFAFADADADADADADADADAFAFAFAFAFAFADADADAFAFAFCFCFAFAFCFAFAFAF",
      INIT_57 => X"CFCFCFCFCDCDADCFADADADCFCFCFCFADADADADADADADADADABADABABADADADAF",
      INIT_58 => X"CFCFCFCFCFADADADADADADADADADCDCDADADAFADADADADADADADADADAFADADAD",
      INIT_59 => X"ADCDADADCDCDCDCDCDCDADADADADADADADADADADADADADADADADADADCFADADAD",
      INIT_5A => X"CDCDCDCDADADADADADADADADADCDCDCDCDCDCDCDADADADADADAD8D8D8DADADAD",
      INIT_5B => X"CFCFCFCFCFCFCFCDCFCDCDADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5C => X"AFAFCFCFCFCFADCDADCFCFCFAFADADADAFADADADADACAAAAADCDCDCDCDCDCFCF",
      INIT_5D => X"ADADADADADADADCFADAFAFAFAFADADCFADADADADADADADADADCFCFCFADADADCF",
      INIT_5E => X"ADADADADADADADADADADADADADADADADADADADADADCDCDADADADADADADCFCFAD",
      INIT_5F => X"8A8A8B8A8AABABAB8C8A8AADAD8A8A8D8DADADADAD8D8A8A8A8A8DADADAD8A8D",
      INIT_60 => X"8A8A6A6A8A8A68688A8A8A8A6A6A8A8A8A8A6A6A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_61 => X"68686A6A6A6A68686868686868686A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A",
      INIT_62 => X"68686868686868686868686868686868686868686868686A68686868686A6868",
      INIT_63 => X"4646464646464646484848686868686868686868686868686868686868686868",
      INIT_64 => X"AD8D8D8B8B8B8D8D8B8B8D8D8D8B8B8B8B8D8B8D8D8B8D8D8D8D8D8D8B8B8B8A",
      INIT_65 => X"8DAD8DADADADADAD8DADADADADAD8D8D8DAD8D8D8DADAD8D8D8D8DADADADADAD",
      INIT_66 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8D8D8D8D",
      INIT_67 => X"ADAFADADAFADADADADADADADADADADADADADAFAFADADADADADADADADADADADAD",
      INIT_68 => X"AFAFAFAFADAD8DADADADADADADADADADADADADADADADADADADADADADADAFAFAF",
      INIT_69 => X"CFAFADADADADADACABADADADAFAFAFCFCFAFADADADADADADADADADAFAFAFAFAF",
      INIT_6A => X"ADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFCFCFAFAFAFCFCFCF",
      INIT_6B => X"ADADADADCFCFCFCFCFCFCFCFCFCFADADAFADADADADADADADADADADADADADADAD",
      INIT_6C => X"CFCFCFCFCFCFCFCFAFAFAFAFCFCFCFADAFADADAFADADAFADADADADADADADADAD",
      INIT_6D => X"ADADADADCDCDADADCDCDADADCDADADADADADADADADADADADADADADADADCDCFCD",
      INIT_6E => X"CDCDCFCFCDADADADADADADADADADADCDCDCDADADCDADADADADAD8D8D8DADADAD",
      INIT_6F => X"CFCFCFCFCDCDCDADCDCDCDCDADADADADADADADADADADADADADADADADADADADAD",
      INIT_70 => X"AFADAFADCFCFADCDCDADADADCFADADCFADAFCDADADCDCDCDCDCDCFCFCFCFCFCF",
      INIT_71 => X"ADADAFCFADADADADADAFADADADADADAFCFCFCDADADADCFCFCFCFADADADCFADAD",
      INIT_72 => X"ADADADADADADADADADADADADADADADADADADADADADCFCFADADADADADADAFAFAD",
      INIT_73 => X"8A8A8A8A8A8A8A8A8A8A8AADAD8B8DAD8D8DADADADAD8D8D8DADADADADADADAD",
      INIT_74 => X"6A8A8A6A8A8A6A6A8A8A8A8A6A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_75 => X"68686A8A8A6A6A686A68686868686A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A",
      INIT_76 => X"686868686868686868686868686868686A6A6A8A6868686A68686868686A6868",
      INIT_77 => X"4646464646464666484868686868686868686868686868686868686868686868",
      INIT_78 => X"ADAD8D8D8D8D8D8D8D8DAD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8B8B8B8B8A8A",
      INIT_79 => X"ADADADADADADAD8D8D8D8DADAD8D8D8D8D8D8D8D8D8D8D8D8B8B8DADADADADAD",
      INIT_7A => X"ADADADADADADADADADADADADADADADADADADADADADADADAD8DADAD8D8D8DAD8D",
      INIT_7B => X"AFAFADADAFAFADADADADADADADADADADAFAFAFAFADADADADADADADADADADADAD",
      INIT_7C => X"AFCFAFAFADADAD8DADADADADADADADAD8D8DADADADADADADADADADADADADAFAF",
      INIT_7D => X"CFAFADAD8DAD8B8A8A8BADADADADADADADADADADADADADADADAFAFAFAFAFAFAF",
      INIT_7E => X"ADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFCFCFCFCF",
      INIT_7F => X"ADADADADADADAFAFADAFCFCFAFADADADADADADADADAFAFAFADAFAFAFAFAFADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(65),
      ENBWREN => enb_array(65),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\,
      I1 => addra(14),
      I2 => addra(12),
      I3 => addra(13),
      O => ena_array(65)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addra(16),
      I1 => addra(18),
      I2 => addra(17),
      I3 => addra(15),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__37\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\,
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => addrb(13),
      O => enb_array(65)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => addrb(16),
      I1 => addrb(18),
      I2 => addrb(17),
      I3 => addrb(15),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized82\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized82\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized82\ is
  signal ena_array : STD_LOGIC_VECTOR ( 66 to 66 );
  signal enb_array : STD_LOGIC_VECTOR ( 66 to 66 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADADADCFCFCFCFCFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADAD",
      INIT_01 => X"ADADADADADADADADADADADCDCDCDCDCDADADADADADADADADADADADADADADCFCF",
      INIT_02 => X"CCCDCDCFCDADADAD8BADADADADADADADCDCDADADADADADCFADADADADADADADAD",
      INIT_03 => X"CFCDCDCDCDADADADADADCDCDCDCDCDCDADADADADADADADADADADADADADADADAD",
      INIT_04 => X"AFAFADCFCFCFADADCDADADADCFADADCFAFCFCFCFCFCFCFCDCFCFCFCFCFCFCFCF",
      INIT_05 => X"ADADADADADADADADADADADADAFCFCFADCDCFCDCDCFCFADCFADADADADCFCFCDAD",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADCFADADADADAF",
      INIT_07 => X"8A8A8A686A8A8A8C8A8A8A8A8A8A8DADADADADADADADADADADADADADADADADAD",
      INIT_08 => X"8A8A8A8A8A8A8A8A8A6A8A8A8A8A6A8A8A8D8B8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_09 => X"68686A8A8A8A8A6A6A6A68686A6A6A8A8A888A8A8A6A8A8A8A6A8A8A8A8A8A8A",
      INIT_0A => X"6868686868686868686868686868688A6A686868686868686868686868686868",
      INIT_0B => X"4646464646466666486868686868686868686868686868686868686868686868",
      INIT_0C => X"ADAD8D8D8D8D8D8DADAD8D8D8D8D8D8D8D8D8D8D8D8D8D8DADAD8B8B8A8A8A8A",
      INIT_0D => X"ADADADADAD8D8D8D8D8D8D8D8D8D8A8A8A8B8D8D8D8D8D8D8D8DADADADADADAD",
      INIT_0E => X"ADADADADADADADADADADADADAFADADADADADADADADADADADADADADADADADADAD",
      INIT_0F => X"AFAFADADCFAFAFAFADADADADADADADAFAFADAFAFADADADAFADADADADADADADAD",
      INIT_10 => X"AFCFCFADADAFAFAFADADADADADADADAD8D8DADADADADADAFADADADADADADADAD",
      INIT_11 => X"AFADAD8D8D8D8D8A8AAB8D8DADADADADADADADADADADADADAFAFAFAFAFAFAFAF",
      INIT_12 => X"ADADADADADADADADADAFAFAFAFAFAFAFADADADADADADADADAFAFAFAFCFCFCFCF",
      INIT_13 => X"ADADADADADADADADADADADADADADADADADADADADADAFADADADAFAFAFAFAFAFAF",
      INIT_14 => X"ADADADADADADADCFAFCFCFCFAFAFAFAFADADADADAFADADADADADADADADADADAB",
      INIT_15 => X"ADADADADADADADADADADADCDCDCDCDCDCDCFCDADADADADADADADADADADAFAFAD",
      INIT_16 => X"CDCDCDCDCDADADADADADADADADADADADADCDADADADADADADCDCDCDCDADADADAD",
      INIT_17 => X"CDCDCDCDCDCDADADCDCFCFCDCDCDCDCDADADADADADADADADADADADADADADADAD",
      INIT_18 => X"ADADADADADCFADCFCDADADCFCFCFADADCFCFADCDCDCDCDCFCFCFCFCFCFCFCFCF",
      INIT_19 => X"ADADADADADADADADCDCFCFCFCFCFCFCDCFCFCFCDCFCFCFCFCDADADADCFCFCDCD",
      INIT_1A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1B => X"8A8A8A688A8A8C8CADAD8D8B8BADADAD8D8D8B8DADADADADADADADADADADADAD",
      INIT_1C => X"8A688A8A8A8A8A8A6A6A6A8A8A8A8B8B8A8B8D8D8B8B8A8A8A888A8A8A8A8A8A",
      INIT_1D => X"68686888888A8A6A6A6A6A6A8A6A6A8A8A68686A68688A686868686A6A6A6A8A",
      INIT_1E => X"6868686868686868686868688A6868686868688A8A6A686A6868686868686868",
      INIT_1F => X"4646464648686666686868686868686868686868686868686868686868686868",
      INIT_20 => X"8D8D8D8D8D8D8D8BABADADABABAB8D8DAD8D8D8D8D8D8D8D8D8D8B8A8A8A8C8A",
      INIT_21 => X"ADAD8D8D8D8B8BAB8A8A8B8D8D8B8B8B8A8A8B8B8B8DADADADADADADADADADAD",
      INIT_22 => X"ADADADADADADADAD8D8D8D8DADADADADADADADADADADADADADADADADADADADAD",
      INIT_23 => X"AFADADADADAFADADADADADADADADADADADADAFADADADADADCDADADADADADADAD",
      INIT_24 => X"ADAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADADADADADADAFAF",
      INIT_25 => X"ADADADAD8D8D8D8D8A8A8B8D8D8D8D8D8DADADADADADADADAFAFAFADAFAFAFAF",
      INIT_26 => X"AFAFAFADADADADADADAFAFAFADADADAFAFADADADADADADAFADAFCFCFAFAFAFAD",
      INIT_27 => X"8D8DADADADADADADADADADADADADADADADADADADADADADADADADAFAFAFADADAD",
      INIT_28 => X"CDCDADADADADADADADADCDCFCFADADADADADADADADADADADAFAFADADADAD8B8B",
      INIT_29 => X"ADADADADADADADADADADCDADADCDCDADCDCDCDCFCDADAFADADADADADADCFCFCD",
      INIT_2A => X"CDCDCDCDCDADADADADADADADADAAACADADADADADADADADADADADCDCFCFADADCF",
      INIT_2B => X"CDCDCDCDCDADADAFCFCDCDCDCDADADADCDADADADADADADCDADADADADADADADAD",
      INIT_2C => X"CDADADADCFCFCFCFADADADADADCFCFCFCFCFAFADAFADAFCFCFCFCFCFCFCFCFCF",
      INIT_2D => X"ADADADADADADADADADADCFCFCFCFCFCFCFCFAFAFAFCFCFCFAFADADCFCDCDCDCD",
      INIT_2E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8A8BAB8A",
      INIT_2F => X"8A8D8D8C8A8C8D8DADADADADADADADADADADADADADADADAD8B8BADADADADADAD",
      INIT_30 => X"6868688A8A8A8A8A8A6A6A686868888A8A8A8A8A8A8A8A8A888A8A8A8A8A8BAD",
      INIT_31 => X"6868686A8A8A6A6A6A6A6A8A8A8A8A8A8A6A6A6A6A686A686868686A68686A8A",
      INIT_32 => X"686868686868686A68686868686868686868686868686888686868686A686868",
      INIT_33 => X"4646464646464666486868686868686868686868686868686868686868686868",
      INIT_34 => X"8D8D8D8D8D8D8B8B8B8B8B8B8B8B8D8D8D8D8B8B8B8D8D8D8C8A8A8A8A8A8C8A",
      INIT_35 => X"ADAD8D8D8D8D8B8B8B8B8B8B8B8B8D8D8D8D8D8D8D8DADADADADADADADADADAD",
      INIT_36 => X"ADADADADADADAD8DADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_37 => X"ADADADADADAFAFADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_38 => X"ADAFADADADADAFADADADADAFAFADADADADADADADADADADAFADADADADADADAFAF",
      INIT_39 => X"ADADADADAD8D8D8D8D8D8D8D8D8DADAD8DADADADADADAFCFAFAFAFAFAFAFAFAF",
      INIT_3A => X"ADADADADADADADADAFADADADADADAFAFAFAFADADADADAFAFAFAFADADADADAFAF",
      INIT_3B => X"8DADADADADADADADADADADADADADADADADADADADADADADADADAFAFADADADADAD",
      INIT_3C => X"CDADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3D => X"ADADADADADADADADADADADADADADCDCDADADCDCDCFCFCFCFAFADADADCFCFCFCD",
      INIT_3E => X"ACCDCDCDCDADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3F => X"CDCDCDADADADCDCDCFCDCDCDADADADADCDADADADADCDADCDADADADADADADCDCD",
      INIT_40 => X"CFCFCFCFCFCFCFCFADADADADADADADADADADADADAFCFCFCFCDADCDCDCDCDCDCD",
      INIT_41 => X"ADADADADADADADADADADADADADCDCFCFCFADAFAFAFAFAFCFADADADADCFCFCDAD",
      INIT_42 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADAD8DADADADAD",
      INIT_43 => X"8D8D8DADADADADADADADADADADADADADADADADADADADADAD8D8DADADADADADAD",
      INIT_44 => X"8A688A8A8A6A6A6A6868686A6A68688A888A8A8A8A8A68688A8A8AADAD8D8D8D",
      INIT_45 => X"88688A6A6A6A6A6A6A68686868686A8A8A8A6A6A6A6A6A6A6868686868686868",
      INIT_46 => X"8A8A6868686868686868686868686868686868686868688A686A686868686868",
      INIT_47 => X"4646464646464646486868686868686868686868686868686868686868686888",
      INIT_48 => X"8DAD8D8D8D8D8D8B8B8B8B8B8B8D8D8D8B8B8B8B8B8B8B8B8B8B8B8B8A8A8A8A",
      INIT_49 => X"8D8D8D8D8D8D8B8B8B8D8B8B8B8DAD8D8D8D8D8DADADADADADADADADAD8DAD8D",
      INIT_4A => X"ADADADADADADAD8DADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4B => X"ADADADADADAFAFADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4C => X"AFAFADADADADADADAFADAFAFAFAFADADAFAFAFAFAFAFAFAFADADADADADAFAFAF",
      INIT_4D => X"ADADADADADADADADADADADADADADADADADADADADADADAFCFAFAFAFAFAFAFAFAF",
      INIT_4E => X"AFADAFAFAFADADADADADADADAFAFAFAFAFADADADADADAFAFAFADAFAFAFAFAFAF",
      INIT_4F => X"ADADADADAD8DADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_50 => X"ADADADADADADADADADADADADADADADADAFAFAFADADAFAFAFADADADADADADADAD",
      INIT_51 => X"ADADADADADADADADADADADADADADADCDADADADCDCDCFCFCFCFADADCFCFCFCFAD",
      INIT_52 => X"ACCDCDCDCDADADABADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_53 => X"ADADADADCDCDCDCDCDCDCDADCDADADADCDADCDADCDCDADCDCDADADCDCDCDCDCD",
      INIT_54 => X"ADCDCFCDADADCFADADADADADADADADADADADAFADADCFCFCDADADADADCDCDCDCD",
      INIT_55 => X"ADADADADADADADADADADADADADADADCFCDAFAFAFAFADADCFADADADADCFCFCDAD",
      INIT_56 => X"ADADADADADADADADADADADADADADADADADADAD8BADADADADADADADADADADADAD",
      INIT_57 => X"8D8D8D8DADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_58 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A6A8A8A8A8868686A8A8A8A8D8D8D8D8D8D8D8D",
      INIT_59 => X"6868686868686A6A686846464668686A6A68686A6A686A8A8A68686A6A8A8A8A",
      INIT_5A => X"6868686868686868686868686868686868686868686868686868686868686868",
      INIT_5B => X"4646464648484668486868686868686868686868686868686868686868688888",
      INIT_5C => X"8DAD8D8D8D8D8D8D8B8B8B8B8B8D8D8D8B8B8B8B8B8B8B8B8B8B8B8B8A6A6A8A",
      INIT_5D => X"ADADAD8D8D8D8D8D8B8D8D8D8DADAD8D8D8D8DADADADADADADAD8D8D8D8D8D8D",
      INIT_5E => X"ADADADADADADADADADADADADADADADADADAD8DADADADADADADADADADADADADAD",
      INIT_5F => X"AFADADADADAFAFADADAFADADADADADADADADADADAFADADADADADADADADADADAD",
      INIT_60 => X"AFCFAFAFAFCFCFADAFADAFAFAFAFAFADAFAFAFAFAFAFAFADADADADADADAFAFAF",
      INIT_61 => X"ADADADADADADADADADADADADADADADADADADADAFAFAFADAFAFAFAFAFAFCFAFAF",
      INIT_62 => X"CFCFCFCFCFCFAFAFAFAFAFAFCFCFCFAFAFAFAFADAFAFAFAFAFAFAFAFAFAFAFAD",
      INIT_63 => X"CFCFAFADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAF",
      INIT_64 => X"ADADADADADADADADADADADADADCFCFCFCFCFCFCFAFCFCFCFCFCFCFCFCFCDADAD",
      INIT_65 => X"ADADADADADADADADADADADADADADADCDCDADADADCDCDCDCDCDCDCFCFCFADADAD",
      INIT_66 => X"CDCDCDCDCDCDADABADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_67 => X"ADADADADCDCDCDCDCDCDADCDADADADADCDCDCDADADADADCDADADADADCDADACAA",
      INIT_68 => X"CDCDCDCDADADADADADADADADADADADADADADADADADADCDCDADADADCDCDCDCDCD",
      INIT_69 => X"ADADADAD8BADADADADADADADADADCDCFADADADADADADADADADADADADCFCFCDCF",
      INIT_6A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6B => X"8D8D8D8D8DADAD8AADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6C => X"8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A8A8A8A8A8A8A8A8C8D8D8C8C8D8D8D8D",
      INIT_6D => X"686868686A6A684868686846486868686A6A68686A68888A8A8A8A8A8A8A8A8A",
      INIT_6E => X"6868686868686868686868686868686868686A68686868686868686868686868",
      INIT_6F => X"4648484848484868686868686868686868686868686868686868686868686868",
      INIT_70 => X"AB8DAD8D8D8D8D8D8D8D8D8D8D8D8DAD8D8D8A8A8B8A8A8B8B8B8B8B8B8A8A8A",
      INIT_71 => X"ADADADAD8D8DAD8DADADADADADADADADADADADADADADADADAD8D8D8D8D8D8D8D",
      INIT_72 => X"ADADADADADADADAD8D8D8D8D8D8DADADADADADADADADADADADADADADADADADAD",
      INIT_73 => X"AFAFAFADADADAFADADAFAFADADADADADADADADADADADADADADADADADADADADAD",
      INIT_74 => X"CFCFAFCFCFCFCFCFCDCDAFAFAFCFCFCFAFAFAFAFAFAFADADADADADADADAFAFAF",
      INIT_75 => X"ADADAFAFAFAFAFAFADADADAFAFADADADADADAFAFCFAFAFAFAFAFAFAFCFCFCFAF",
      INIT_76 => X"AFAFAFAFCFCFCFCFAFCFCFCFCFCFCFCFAFAFAFAFAFAFAFAFAFAFAFAFAFAFADAD",
      INIT_77 => X"CFCFCFCFCFAFADADADADADADADADADADADADAFCFCFAFADAFAFAFAFAFAFAFAFAF",
      INIT_78 => X"ADADADADADADADABADADADADADADCFCFCFCFCFCFCFCFCFCFCFCFCFCFADADADCF",
      INIT_79 => X"ADADADADADADADAD8DADADADADADCDCDCDCDADADCDCDCDCDCDCDCFCFCDADADAD",
      INIT_7A => X"CDCDCDCDCDADADADADADADADADACADADADADADADADADADADADADADADADADADAD",
      INIT_7B => X"CDCDCDCDCDCDADADCDADCDADADADADADADCDCDCDCDADADCDADADADADADADACAC",
      INIT_7C => X"CFADADCFCDADADCDADADADADADADADADADADADADADADCDCDCDCDCDCDCDADADAD",
      INIT_7D => X"ADADAD8B8AADADADADADADADADADADCDCDADADAD8DADADADADADADADADCDADCF",
      INIT_7E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADACADADADAD",
      INIT_7F => X"8D8D8D8D8D8DAD8A8D8B8DADADADADADADADADADADADADADADADADADADADADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(66),
      ENBWREN => enb_array(66),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \addra[15]\,
      I1 => addra(13),
      I2 => addra(12),
      I3 => addra(14),
      O => ena_array(66)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \addrb[15]\,
      I1 => addrb(13),
      I2 => addrb(12),
      I3 => addrb(14),
      O => enb_array(66)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized83\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized83\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized83\ is
  signal ena_array : STD_LOGIC_VECTOR ( 67 to 67 );
  signal enb_array : STD_LOGIC_VECTOR ( 67 to 67 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8D8D8A8A8A",
      INIT_01 => X"686868688A6848464668686868686868686A6A6A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_02 => X"686868686868686868686868686868686868686868686868686868686868686A",
      INIT_03 => X"4848686868684848484846686868686868686868686868686868686868686848",
      INIT_04 => X"8B8D8DAD8D8D8D8D8D8D8D8D8D8D8D8DAD8A8A8A8A8A8A8C8B8B8B8B8A6A8A8A",
      INIT_05 => X"ADADADADADADADADADADADADAD8D8DADADADADADADADADAD8D8D8D8D8D8D8D8D",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_07 => X"AFADADADADADAFAFADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_08 => X"AFAFAFCFCFCFCFAFCDADADADADCFCFCFADADADADADADADADADADADADADAFAFAF",
      INIT_09 => X"ADADADAFAFAFAFAFAFAFAFAFAFADADADADADAFAFAFAFADADAFAFAFAFCFCFAFAF",
      INIT_0A => X"AFAFAFADAFCFCFAFADCFCFCFCFCFCDADADADAFAFAFAFAFAFAFAFAFAFAFAFADAD",
      INIT_0B => X"CDCDCFCFCFCFCFCFADAFAFADADADADADADAFADAFCFAFAFAFAFAFCFCFAFAFAFAF",
      INIT_0C => X"ADADADADABABADABADAB8DADADADADADADADADCFCFCFCDCDCFCFCFCFAFAFCFCF",
      INIT_0D => X"ADADADADADADADADADADADADADCDCDCDCDCDCDADADCDCDCDCDCDCDCFCDCDADAD",
      INIT_0E => X"ADADCDCDCDADADADADABADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0F => X"CDCDCDCDCDADADADADADADADADADADADADCDCDCDCDADADADADADADADADADADAD",
      INIT_10 => X"ADADADADCDADADCDADADADADADADADADADADADADADADCDCDCDCDCDCDCDADADAD",
      INIT_11 => X"ADADADADADADADADADADADADADADADADADADADADADADADAFADCFADADADADADCD",
      INIT_12 => X"ADADADADADADADADADADADADADADADADAB8A8A8BADADADADADADADADADADADAD",
      INIT_13 => X"8D8D8D8D8DADADADAD8D8DADADADADADADADADADADADADADADADADADADADADAD",
      INIT_14 => X"6A8A8A8A8A8A8A8B8A8A8A8A8A8A8CAD8A8A8A8A8A8A8A8D8A8A8AADADADADAD",
      INIT_15 => X"6A6A6A6A6A6868466868686868686A6A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_16 => X"686868686868686868686868686A68684868686868686868686A68686868686A",
      INIT_17 => X"4868686868684848484848686868686868686868686868486868686848686848",
      INIT_18 => X"8B8B8D8D8D8D8D8D8B8D8D8D8D8D8D8D8B8A8A8A8A8B8B8B8B8B8B8B8A8A8A8A",
      INIT_19 => X"ADADADADADADAD8DADADADAD8D8D8D8DADADADADADAD8D8D8D8D8D8D8D8D8D8B",
      INIT_1A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1B => X"ADADADAFADAFAFADAFADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1C => X"ADAFCFCFCFAFAFADADADADADADADAFADADADADADADADADADADADADAFAFAFAFAD",
      INIT_1D => X"AFADAFAFAFAFADAFAFAFAFAFAFADADADAFAFAFAFADADADADAFAFCFAFADADADAD",
      INIT_1E => X"CFCFAFAFAFCFCFAFAFAFAFAFADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_1F => X"ADADADADCFCFCFCFAFAFAFADADAFCFADAFAFAFAFAFAFAFAFCFCFCFCFCFAFAFAF",
      INIT_20 => X"ADADADADADADADAD8D8B8DADADADADADADADADADADADADADADADADADADADADAD",
      INIT_21 => X"8CACADABABABABADADADADADADADADCDCDCDCDADADCDCDCDCDCDCDCDCDCDCDAD",
      INIT_22 => X"ADADCDCDCDADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_23 => X"ADADCDCDCDCDCDCDADADADADADADADADADCDADCDCDADADADADADADADADADADAD",
      INIT_24 => X"CFADADADCDADADADCDADADADADADADADADADADAFADADADCDCDCDCDCDCDCDADAD",
      INIT_25 => X"ADADADADADADADADADADADADADAD8A8A8AACADAFCFCFAFADCFADADADADADADAD",
      INIT_26 => X"ADADADADADADADADADADADADADADADADABABADADADADADADADADADADADADADAD",
      INIT_27 => X"ADADAD8D8D8DADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_28 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAD8A8A8A8A8A8A8A8A8A8A8DADADADADAD",
      INIT_29 => X"6A6A6A6A6A6A6A6A6A68686868688A8A8A8A8A8A8A8A8A8A8A8A8A6A8A8A8A8A",
      INIT_2A => X"6868686868686848686868686A68686848464646686868686A6A6A6A6A686868",
      INIT_2B => X"6848686868686848486868686868686868686868686868486868686868686868",
      INIT_2C => X"8B8B8D8D8D8D8D8D8B8B8D8D8D8DAD8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B8B",
      INIT_2D => X"ADADADADADAD8D8DADAD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8B8B8B",
      INIT_2E => X"AFADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2F => X"ADADADAFADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_30 => X"AFCFCFCFAFADADADADADADADADADAFAFADADADAFADADADADAFADADAFAFAFADAD",
      INIT_31 => X"AFAFAFAFAFAFADADADADAFADADADAFAFAFAFAFAFAFAFAFADADAFCFAFAFADAFAF",
      INIT_32 => X"AFAFAFAFAFAFAFAFAFAFADADADAFAFAFCFCFCFCFAFAFAFAFAFAFAFCFCFCFCFCF",
      INIT_33 => X"AD8DADADADCDADADADAFCFAFADADCFADADADAFCFAFAFAFAFCFAFAFCFCFAFAFAF",
      INIT_34 => X"ADADADADADAD8D8DADADADADADADAD8D8DADADADADADADADADADAD8D8DADADAD",
      INIT_35 => X"8CADADADAA8A8BAD8A8DADADACACADADCDCDCDADADCDCFCDCDADCDCDCFCFCDAD",
      INIT_36 => X"ADACADADCDCDCDADADADCDCDCDCDCDCDADADADADADABAAADADADACADADADAC8A",
      INIT_37 => X"ADADCDCDCDCDCDADADADADADADADADADADADADADADADADADADADADADACACADAD",
      INIT_38 => X"ADADADADCDADADADCFCFCFCDADADCFCFCFCFADADADADADCFCFCDCDCDCDCDADAD",
      INIT_39 => X"ADADADADADADADADADADAD8BABADADADADCFCFCFAFADADCDCFADADADADCFCFAD",
      INIT_3A => X"8DADADADADADADADADADADADADADADADADADADAD8B8DAD8DADADADADADADADAD",
      INIT_3B => X"ADADADADADADAD8DADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3C => X"8A8A8A8B8A8A8B8A8A8D8B8A8B8B8B8BADAD8D8D8D8D8D8D8D8D8D8D8D8DADAD",
      INIT_3D => X"6A6A6A6868688A8A684646686868888A8A8A6A8A8A8A8A8A8A6A6A8A8A6A8A8A",
      INIT_3E => X"68686868686A68486868686868686868684846466668686A6A6A6A6A6A8A8A8A",
      INIT_3F => X"4846686868686868686868686868686868686868686868686868686868888868",
      INIT_40 => X"8D8D8D8D8D8D8D8D8B8B8B8B8D8D8D8C8A8A8A8B8B8B8B8B8B8B8B8B8B8B8B8B",
      INIT_41 => X"ADAD8D8DADADADADADADADADADADADADADADAD8D8D8D8D8D8D8D8A8A8A8A8A8A",
      INIT_42 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_43 => X"AFAFAFAFAFAFADAFADADADADADADADADADADADADAFADADADAFADADADADADADAD",
      INIT_44 => X"CFAFAFAFAFCFCFCFADADADADADADADAFCDCDADADADADADADADADADAFADADADAD",
      INIT_45 => X"AFAFAFAFAFAFAFAFADADADADADAFAFADAFAFAFAFCFAFADADADAFAFAFADAFAFAF",
      INIT_46 => X"ADADADADADADADAFADADADADADAFAFAFAFAFAFAFAFAFAFAFCFCFCFAFCFAFAFAF",
      INIT_47 => X"8D8D8DADADADADADADADADAFCFCFADADAFAFAFAFAFADAFAFAFAFAFADADADADAD",
      INIT_48 => X"ADADADADADADADADADADADCDADAD8D8DADAD8DADADADAD8DADADADADADADAD8D",
      INIT_49 => X"AAAAAA8AAD8B8A8D8A8B8D8D8DABAAADCDCDCDCDCDCDCDCDCDCDCDCDCDCFCDCD",
      INIT_4A => X"ACACADADADADADCDCDCDCDADADADCDCFCDCDCDCDADADADADAAACADADACADADAD",
      INIT_4B => X"ADCDCDCDCDCDCDCDCDCDCDADADADADABADADADADABABADADADADADAAAAAAAAAD",
      INIT_4C => X"ADADADADCFCFCFCFAFAFADADCDCFCFCFCFADADADADADADCFCDCDCDCDCDCDCDCD",
      INIT_4D => X"ADADADADADADADADADADAD8AACADCDADADADADADAFAFADADAFAFAFAFAFCFADAD",
      INIT_4E => X"8DADADADADADADADADADAD8DADABADADADADADADADADADADADADADADADADADAD",
      INIT_4F => X"ADAD8DADAD8DADADADADADADADAD8D8DADADADADADADADADADADADADAD8D8DAD",
      INIT_50 => X"8B8A8A8A8A8A8A8A8B8B8A8A8AADAD8D8D8D8D8D8D8D8D8DADAD8D8BADADAD8D",
      INIT_51 => X"6868686868686A6A6868686868888A6A8A6A6868686A6A6A6A8A8A8A8A8A8A8A",
      INIT_52 => X"68686868686868686868686868686868686868686868688A6A6A68688A8A8A88",
      INIT_53 => X"4848486868686868686868484848686868686868686868686868686868686868",
      INIT_54 => X"8B8B8D8D8D8D8D8D8B8B8B8B8D8D8D8D8A8A8A8A8B8B8B8B8D8B8B8B8B8A8B8B",
      INIT_55 => X"ADADADADADADADADADADADADAD8D8D8D8D8D8D8D8D8DAD8D8D8B6A6A6A8A8A8A",
      INIT_56 => X"ADADADADADADADADADADADADADADADADAFADADADADADADADADADADADADADADAD",
      INIT_57 => X"AFAFAFADAFADADCFADADADADADADAFAFADADADAFAFADADADADADADADADADADAD",
      INIT_58 => X"ADAFAFAFCFCFCFCFAFADADADAFAFAFAFCDADADADADADADADADADAFAFADADADAF",
      INIT_59 => X"AFAFADAFAFADADADAFADADADAFAFADADAFAFAFADADADADADADADADADADADADAD",
      INIT_5A => X"ADADADADADADADADAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_5B => X"AFADADADADADADADADADADADADADADADAFAFAFADADADADADADADADADADADADAD",
      INIT_5C => X"CFCDADADADADADADADADADCDCDADADADADADADADAD8D8B8DADADCFCFADAFAFAF",
      INIT_5D => X"ABAA8A8AAD8A8AABAB8B8B8B8DADADADADCDCDCDCDADADADCDCDCFCFCFCFCFCF",
      INIT_5E => X"ADADADADADADADCDCDCDADADADADADADADADCDCDADADADADAAACADACACADADAD",
      INIT_5F => X"CDCDCDCDCDCDCDCDCDCDCDCDCDADADABADADADADADADADADADADADAAAAAAAAAC",
      INIT_60 => X"AB8B8BADADCFCFCFCFCFCFADCDCFCFCFCDADADADAFAFCFCFCDADCDCDCDCDCDCD",
      INIT_61 => X"ADADADADADADADADADADADADADADCDCDAFAFAFADADAFADADAFAFAFADADADAD8B",
      INIT_62 => X"8D8DADADADADADADAD8D8A8A8A8AADAD8DADADADADADADADADADADADADADADAD",
      INIT_63 => X"8D8D8DAD8D8A8BADADADADADADAD8D8DADADADADADADADADADADADADADADADAD",
      INIT_64 => X"8B8B8D8D8A8A8A8A8A8A8A8A8A8B8D8D8D8D8D8D8D8D8D8D8A8B8B8DADAD8D8D",
      INIT_65 => X"4666686868686868686868888A8A8A8A68686868686A6A6A8A8A8A6A8A8A8A8A",
      INIT_66 => X"68686A6868888A68686868686868686868686A68686868688A8A686868686868",
      INIT_67 => X"6868686868686868686868484868686868686868686868686868686A6A686868",
      INIT_68 => X"8B8B8D8D8D8D8D8D8D8D8D8D8B8B8B8B8B8A8B8B8B8B8B8A8B8B8B8B8B8A8A8A",
      INIT_69 => X"ADADADADADADADADADADADAD8D8B8D8D8D8D8D8D8DADADAD8D8B8B8B8B8B8B8D",
      INIT_6A => X"ADADADADADADADADADADADADADADADADADADADADADAD8D8DADADADADADADADAD",
      INIT_6B => X"AFAFAFADADADCFCFAFAFADADADAFAFAFAFADAFAFADADADADADADADADADADADAD",
      INIT_6C => X"AFAFAFAFAFCFCFCFAFADADADADADADADADADADADADADADADAFCFCFCFAFADAFAF",
      INIT_6D => X"ADADADAFAFADADADAFADADADAFAFAFADAFAFAFAFAFAFADADADADAFAFADADAFAF",
      INIT_6E => X"ADADADADADAFAFCFCFAFAFAFAFAFAFAFAFAFAFADADADADADAFAFAFAFAFAFAFAF",
      INIT_6F => X"ADCDADADADADCDADADADADADAFADADADAFAFADADADADAFAFADAFADADADADADAD",
      INIT_70 => X"CFCFCFCDADADADADADADADADADADADADADCFCFAFAD8D8B8BADADCFCFADADADAD",
      INIT_71 => X"ADAD8A8AAB8A8AABADAD8A8A8BADADADABCDCDADADADADADCDCDCDCFCFCFCFCD",
      INIT_72 => X"ADADAAAAADADADADADADADADADADADADADADADADADADADADADAA8AAA8CAAADAD",
      INIT_73 => X"CDCDCDCDCDCDCDCDADADCDCDCDADADADADADADADADADADADADADACAAAAAAAAAA",
      INIT_74 => X"ADADADADADADADADADCDCDCDCFCFCFCFCFCFCFCFCFCFCFADCDCDADCDCDCDCDCD",
      INIT_75 => X"ADADADADADADAD8AADADADCFADADCDCDCFCFAFAFAFAFAFAFAFCFCFAFADADADAD",
      INIT_76 => X"466A8DAD8D8CADACAD8A8A8A8A8A8A8A8CADADADADADADADADADADADADADADAD",
      INIT_77 => X"ADADADADAD8DADADADADADADADADAD8DADADADADADADADADADADADADADAD8D8A",
      INIT_78 => X"8D8D8D8D8A8A8A8D8B8B8B8B8D8D8D8D8D8D8B8B8D8DADADAD8DADADAD8D8D8C",
      INIT_79 => X"46686868684846686868686868686A6A8A8A6A686A8A8A8A8A8A8A8A8A8A8D8D",
      INIT_7A => X"6868686868888A6A68684848686868686A686868686868688A6A686868484646",
      INIT_7B => X"4848686868686868686868686868686868686868686868686868686868686868",
      INIT_7C => X"8D8D8D8D8DADADAD8D8D8D8B8B8D8D8D8D8B8B8B8B8B8A8A8A8B8B8B8A8A8A8A",
      INIT_7D => X"ADADADADADADAD8D8D8D8D8D8D8D8D8D8D8D8DADADADADAD8D8D8D8D8D8D8D8D",
      INIT_7E => X"ADADADADADADADADADADADADADADADADADADADADADADAD8DADADADADADADADAD",
      INIT_7F => X"AFADADADADADCFCFCFAFAFAFAFAFAFADADADADADADADADADADADADADADADADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(67),
      ENBWREN => enb_array(67),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      I3 => \addra[15]\,
      O => ena_array(67)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \addrb[15]\,
      O => enb_array(67)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized84\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized84\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized84\ is
  signal ena_array : STD_LOGIC_VECTOR ( 68 to 68 );
  signal enb_array : STD_LOGIC_VECTOR ( 68 to 68 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AFAFAFAFAFAFADADADADADADADADADADADADADAFAFAFAFAFAFAFAFCFAFAFAFAD",
      INIT_01 => X"ADADADAFAFAFADADADADADADAFCFCFCFCFCFCFCFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_02 => X"ADADADADAFAFCFCFAFAFAFAFAFAFAFAFAFAFAFAFADADADAFAFAFAFAFAFAFAFAF",
      INIT_03 => X"ADADCFCFCFCFCFADCFCFCFCFCFCFCFCFADADADAFAFAFAFCFAFAFAFAFAFAFADAD",
      INIT_04 => X"CDCFCFCFCFADADADADADAD8D8DADADCFCFCFCFCFAFADADADADADAFADADADADAD",
      INIT_05 => X"ABADADADAB8A8A8BAD8B8A8A8BADADAAABADCDADADADADADADADADCDCDCDCDCD",
      INIT_06 => X"ACAAABABADADABABADADADADADADADADADADADADADADADABADAC8A8A8A8AABAD",
      INIT_07 => X"CDCDCDCDCDCDCDCDADCDCDCDCDADADADADACACADADADADADADADADADACAAAAAA",
      INIT_08 => X"ADCFCFAFADCFCFCDADADCDCFCFAFAFAFCFCFCFCFCFCFCFCDCDADADCDCDCDCDCD",
      INIT_09 => X"CFADADADADADADADADADAFAFADADCFADADADADADADADADADADAFAFADADADADAD",
      INIT_0A => X"686A8C8D8A8CACAC8A8A8AACADADADACADADADADADADAD8DADADADADADADADAD",
      INIT_0B => X"ADADADADADADADADADADADADADADADADADADADADADADADAD8DADADAD8D8C8A8A",
      INIT_0C => X"8D8D8D8A8A8A8A8D8D8D8D8D8D8D8D8D8D8D8B8B8B8DADADADADADADADADADAD",
      INIT_0D => X"6868686868464668686A6A68686A6A8A8A8A8A8A6A8A8A8A8D8B8DAD8A8A8D8D",
      INIT_0E => X"686868686868686868686868686868686A686868686868688868686868686868",
      INIT_0F => X"4848484848484848486868686666686868686868686868686868686848464848",
      INIT_10 => X"AD8D8B8D8DADADAD8D8D8D8B8B8D8D8D8D8B8B8B8B8B8D8D8D8D8A8A8A8A8A8A",
      INIT_11 => X"ADAD8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADADADADADADADADADADAD",
      INIT_12 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_13 => X"ADADADADADCFCFCFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADAD",
      INIT_14 => X"AFAFAFADAFAFADADADADADADADADADADADADADAFAFAFAFAFCFCFCFAFCFAFADAD",
      INIT_15 => X"ADADADAFADADADADADADAFAFAFCFAFADCFCFCFCFAFAFAFAFCFCFAFADADADADAF",
      INIT_16 => X"AFAFAFCFAFAFADADAFAFAFAFAFAFAFAFCFAFAFAFAFCFCFAFAFAFAFAFAFAFADAD",
      INIT_17 => X"ADADADAFAFAFAFAFCFCFCFCFCFCFCFCFCFCFAFAFAFAFCFCFCFCFAFAFAFAFAFAF",
      INIT_18 => X"CFCFCFCFCFCFCDADADADAD8D8BADADCFCFCFCFAFADADADADAFAFADADADADAD8D",
      INIT_19 => X"ABABADADAD8B8A8B8A8A8B8B8BADADADABADADADADACACADADADADCDCDCDCDCD",
      INIT_1A => X"ADADADADADADADABAAADADADADADADADABABADADADADADADACAC8C8A8A8AADAB",
      INIT_1B => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCCADADCDCDADADADADADADACADADADADADADAD",
      INIT_1C => X"ADCFCFAFAFCFCFCDCFCDCDADADADADADADADADADADCFCFCDCDCDCDADADCDCDCD",
      INIT_1D => X"ADADADADADADADADADADAFAFAFAFADADADADADADCFCFADADAFAFCFADADADADAD",
      INIT_1E => X"AC8CACADADADADADADAD8AADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1F => X"ADADADADADADADADADADAD8D8D8DADAD8DADADADADADADADAD8D8D8D8CADADAD",
      INIT_20 => X"8D8D8A8D8D8B8D8DAD8D8DADAD8D8D8DADAD8DADADADADADADADADADAD8A8AAD",
      INIT_21 => X"68686868686868686A8A6A68686A6A8A8A8A8A8A8A8A8A8A8A8A8B8D8A8A8A8A",
      INIT_22 => X"686868686868686868686868686868686868686868686A6A8868686868686868",
      INIT_23 => X"4646464848484846484868686668686868686868686868486868686868666868",
      INIT_24 => X"AD8D8D8D8D8DADADAD8D8D8B8B8B8B8B8D8B8B8B8B8D8D8D8C8A8A8A8A8A8A8A",
      INIT_25 => X"AD8D8D8D8D8D8D8D8D8D8D8DADADADADADADADADADADADADADADADADADADADAD",
      INIT_26 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_27 => X"CDADCDCFCFCFCFADAFAFADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_28 => X"CFAFAFAFAFAFAFAFADADADADADADAFAFAFAFAFAFAFAFAFAFCFCFCFCFAFADAFAF",
      INIT_29 => X"ADAFAFAFADAFAFAFAFAFAFAFAFAFAFAFCFCFAFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_2A => X"AFAFAFCFCFAFAFAFAFAFCFCFCFCFAFAFAFAFCFCFCFCFCFCFCFCFAFAFAFAFADAD",
      INIT_2B => X"8DADADADAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFAFAFCFCFCFCFCFAFAFAFAFAFAF",
      INIT_2C => X"ADADCDCDCDCFCDCDADADAD8DADADCFCFADADADADADADADCFADADADAD8D8D8D8D",
      INIT_2D => X"ABABADADAD8D8B8DADADADADADADADABADADADADCDCDADADADADADCDCDCDCDAD",
      INIT_2E => X"ADADADADAAABADADADADADADADABADADABABADADADADADADAAACAC8B8AABABAB",
      INIT_2F => X"CDCDCDCDCDCDCDADCDCDCDCDCDCDCDCDCDCDADADADADADADADADADADADADADAD",
      INIT_30 => X"CFCFAFAFAFCFCFCFCFCFCFADADADADADADADADADADCDCDCDCDCDCDCDADCDCDCD",
      INIT_31 => X"8A8AADADADADADADADADADADADADADADADADADADADADADADADADADADADCFADAD",
      INIT_32 => X"ACACADADADADADADADADADADADAD8A8AADADADADADADADADADADADADADAD8D8B",
      INIT_33 => X"ADADAD8D8DADAD8DADADAD8D8D8DADAC8D8DADADADADADADADADADADADADAD8C",
      INIT_34 => X"8A6A6A8A8A8B8D8DADADADADADAD8D8DADADADADADADADADADADADAD8A8A8A8B",
      INIT_35 => X"68686868686A6A8A8A8A8A6A8A8A8A8A8A8A6A8A8A8A6A6A68686A8A8A8A8A8A",
      INIT_36 => X"6868484646666868486868686868686A6A6A686868686A6A8868688A68686888",
      INIT_37 => X"4646464848486868484868686868686868686868686848464646464646466868",
      INIT_38 => X"AD8DADAD8D8D8B8B8D8D8B8B8B8B8D8D8D8B8D8D8D8D8D8C8A8A8A8A8D8B8A8A",
      INIT_39 => X"8D8D8D8D8D8D8D8D8D8D8DADADADADADADADADADADADADADADADADADAD8D8D8D",
      INIT_3A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3B => X"ADADADAFADADAFADAFAFADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3C => X"CFCFAFAFAFAFAFAFAFAFAFADADAFAFAFADAFAFAFAFCFCFCFCFCFCDADADADADAF",
      INIT_3D => X"AFAFAFAFAFAFAFCFAFAFAFAFAFAFAFAFCFCFCFAFAFAFAFAFAFAFAFCFCFAFAFCF",
      INIT_3E => X"AFAFCFCFAFAFAFAFAFAFCFCFCFCFAFAFAFCFCFCFAFAFAFCFCFCFCFCFCFAFAFAF",
      INIT_3F => X"ADADADADAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFAFAFAFAFAFAFCFCFCFCFCFCFCF",
      INIT_40 => X"ADADADADCDCDCFCFCFADADADADAFAFADADADADADADADADADADADADADADADADAD",
      INIT_41 => X"ABABABABADAD8D8DADADADADADADAD8B8AADADADCDCDCDCDCDCDADCDCDCDADAD",
      INIT_42 => X"ADADADABAAABADADADADADADABABADADADADADADADADADADAAAAABADADABABAB",
      INIT_43 => X"CDCDCDCDCDCDADADCDCDCDCDCDCCADADCCCCACADACADADCDCCCDCDADADADADAD",
      INIT_44 => X"ADADADADADCFCFCDAFAFAFADADADADADADADADADADCFCFCDCDCDCDCDADCDCDAD",
      INIT_45 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADCFCD",
      INIT_46 => X"ADADADADAD8D8A8A8CADADADAD8A8A8AADADADADADADADADADADADADADADADAD",
      INIT_47 => X"8DAD8D8B8BAD8B8AADADAD8D8DADADAD8D8DADADADADADADADADADADADADADAD",
      INIT_48 => X"8A8A8A8A8D8D8DADADADADADADADADADADADADAD8D8D8D8D8BAB8A8A8A8A8A8B",
      INIT_49 => X"6A686A6A8A8A6A8A8A8A8A8A8A8C8A8A8A6A6A6A6A8A8A6A6A6A6A8A8A8A8A8A",
      INIT_4A => X"4646464646464646486A6A8A8A8A8A8A8A8A68686A6A6A6A6A686A6A6A686868",
      INIT_4B => X"6868686868686868684868686868686848686868686646464646464644464646",
      INIT_4C => X"AD8DADADAD8D8B8B8D8D8D8D8D8B8DAD8D8D8D8D8D8D8D8D8D8D8B8B8A8A8A8A",
      INIT_4D => X"8A8B8DADADADADAD8DADADADADADADADADAD8D8D8D8D8D8D8D8D8D8D8D8D8D8D",
      INIT_4E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8D",
      INIT_4F => X"ADADADADADADAFAFAFAFADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_50 => X"CFCFAFAFAFAFAFAFAFCFCFAFAFAFAFADADAFAFAFAFCFCFADCFCFADADCDCDADAD",
      INIT_51 => X"CFAFAFCFCFADADADAFAFAFAFAFAFAFAFCFCFCFCFCFAFAFADCFCFCFCFAFAFAFCF",
      INIT_52 => X"AFCFCFCFAFAFAFAFAFAFAFCFCFCFAFAFAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_53 => X"ADADADAFAFAFADADAFAFAFAFAFCFCFCFCFAFAFAFAFAFAFAFCFCFCFCFCFCFCFCF",
      INIT_54 => X"ADADADADCDCDCDCDCFADCDCDADADADADADADADADADADADADCDCDADADADADADAD",
      INIT_55 => X"ADAD8B8A8BABADADADADADADADADADADADADADADADCDCDCDCFCFCFCDCDCDCDAD",
      INIT_56 => X"ADADCDCDABABADADABABABABAAAAAAAC8CADADABADADABAAADAAAAADADABAAAB",
      INIT_57 => X"CDCDCDCDCDADCDCDCDCDCCCCCDCDCDCDCDCDCDADADADADADCCCCCDCDADADADAD",
      INIT_58 => X"ADADADADADADADADADADADADADADADADADADADADADCDCDCDCDCDCDADADCDADAD",
      INIT_59 => X"ADADADADADADADADADADADADADCFCFAFADADADADADADADADADADADADADADADAD",
      INIT_5A => X"8D8D8D8A8C8A8A8A8DADADAD8D8A688A8A8AADADADADADADADADADADADADADAD",
      INIT_5B => X"8D8D8D8B8A8B8BADACADAD8DADADADADADADADADADADADADADADAD8D8DADADAD",
      INIT_5C => X"8A8A8DADADADADADADADAD8DADADADADADADADAD8D8D8D8B8AAB8A8A8AAD8D8B",
      INIT_5D => X"68686A8A8A8A8A8A8B8B8B8A8A8D8D8A8A8A8A8A8A8A8A8A6A8A8A8A8A8A8A8D",
      INIT_5E => X"4646484868684648686A6A6A8A8A8A8A8A8A686A6A6A6A6A6A6A684848484868",
      INIT_5F => X"4668686868686868684848684868684848486868664646464646464624464646",
      INIT_60 => X"ADADADADAD8D8B8B8DADAD8D8D8D8DAD8B8B8B8D8D8D8D8DAB8B8B8B8B8A8A8A",
      INIT_61 => X"8A8A8CADADADADADADADADADADADADADAD8D8D8D8D8D8D8D8D8D8D8D8D8DADAD",
      INIT_62 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD8B8A8A",
      INIT_63 => X"ADADADADADADADADADADAFADADADADAFADADADADADADADADADADADADADADADAD",
      INIT_64 => X"CFCDCFCFCFAFAFAFCFCFCFCFCFCFCFAFCFCDCDCFCFAFAFADCDCDADADAFAFAFAD",
      INIT_65 => X"AFAFCFAFAFCFCFADADADADADAFAFAFAFCFCFCFCFAFAFCFCFCFCFCFCFCFAFADAF",
      INIT_66 => X"AFAFCFCFCFCFAFAFAFCFCFAFAFAFAFAFCFCFAFAFAFAFCFCFCFCFCFCFCFAFAFAF",
      INIT_67 => X"CFCFCFCFCFCFCDADAFAFAFAFAFCFCFCFCFADAFAFCFCFAFCFCFCFCFCFCFCFCFCF",
      INIT_68 => X"CDCDCDADADCDCFCFCDCFCFCFCFAFADADADADADADADADADADCDCDCFCFCFCFCFCF",
      INIT_69 => X"8BAD8B8A8A8A8B8B8D8DAD8DACADADADADADADADCDCFCFCFCFCDCDCFCFCDCDCF",
      INIT_6A => X"ADCDCDADACACACAAADADADAAAAADAAAA8BABADADADADADACAAAAAAAAAA8B8B8B",
      INIT_6B => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADADADADACADADCDCDCDCDCDCD",
      INIT_6C => X"CFCFCFAFADCDCDCDADADADADADADADADADADADADCDCFCDCDADADADCDCDCDADCD",
      INIT_6D => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADCD",
      INIT_6E => X"8A8A8AADADADADADADADAD8D8A8A8A8A8DADADADADADADADADADADADADADADAD",
      INIT_6F => X"8D8D8B8A8A8A8CADADADADADADADAD8D8A8DADADADADAB8B8A8DAD8D8A8C8C8A",
      INIT_70 => X"8D8D8D8D8DAD8D8D8D8D8DAD8D8D8D8D8B8A8A8B8D8B8B8B8D8D8D8D8D8BABAD",
      INIT_71 => X"6A6A6A6A68686A6A8A8A8A8A8A8BADAD8A8A8A8A8A6868888A8A8A8A8D8D8D8D",
      INIT_72 => X"68684848686868686868686868686A68686868686A6A6A8A68686A6A68486868",
      INIT_73 => X"4648686868464646664646464868684848486868684848486868464646464668",
      INIT_74 => X"ADADAD8D8D8B8B8B8D8D8D8D8D8D8D8D8D8B8D8D8D8D8D8DAB8B8B8B8B8A8A8A",
      INIT_75 => X"8C8A8DADADADADAD8D8D8DADADADADADADADAD8DAD8D8D8D8D8D8D8D8D8DADAD",
      INIT_76 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8B8B8B8D",
      INIT_77 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_78 => X"CFCFCFCFCFAFAFAFCFCFCFCFCFCFAFAFAFADAFAFAFAFADADADADADADAFADADAD",
      INIT_79 => X"AFAFCFAFAFCFCFCFAFAFAFAFCFCFAFCFCFCFCFCFCFCFCFCFCFCFAFCFAFAFADAF",
      INIT_7A => X"AFCFCFCFCFCFCFAFCFCFCFAFAFAFAFAFCFCFCFCFCFCFCFADCDAFAFAFCFAFAFAF",
      INIT_7B => X"CFCFCFCFCFCFCFCFAFCFCFCFAFAFAFAFAFADAFCFCFAFAFCFCFCFCFCFCFCFCFAF",
      INIT_7C => X"CFCFCFCFCDCDCDCFCFCFCFCFCFAFADADADADADADADADADADADCDCFCFCFCFCFCF",
      INIT_7D => X"8B8B8D8A8A8B8D8D8D8DADADADADAD8DADADADADADADADADCDADADCDCFCFCFCF",
      INIT_7E => X"ADADADAAAAACADADADADADADAAAAADADADADADADADADADADABABAAAA8A8A8B8B",
      INIT_7F => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADADCDCDCDADADADADADCDCDCD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(68),
      ENBWREN => enb_array(68),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(12),
      I3 => \addra[15]\,
      O => ena_array(68)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__35\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0400"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \addrb[15]\,
      O => enb_array(68)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized85\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized85\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized85\ is
  signal ena_array : STD_LOGIC_VECTOR ( 69 to 69 );
  signal enb_array : STD_LOGIC_VECTOR ( 69 to 69 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CFCFCFAFCFCFCDCDADADADADADADADADADCDCDADADCDCDCDADADADCDCDCDCDCD",
      INIT_01 => X"8A8AADADADADADADADADADADADADADADADADADADADADADADADADADADCFCFCFCF",
      INIT_02 => X"6A8AADADADADAD8D8B8B8DADADADADADADADADADADADAD8D8DADADADADADADAD",
      INIT_03 => X"8A8A8B8B8D8D8DADADADADADAD8D8D8D8D8DADADADADADADADADAD8A8A8A8A8A",
      INIT_04 => X"8D8D8D8D8D8D8D8D8D8D8D8B8D8D8D8D8A8A8A8A8A8A8D8D8D8D8DAD8D8B8BAD",
      INIT_05 => X"6A8A8A6A686868686A6A6A8A8A8A8A8A8D8A8A8A8A6A6A8A8A8B8B8B8D8D8D8D",
      INIT_06 => X"46686868686868686848484868686846466868686868686868686A8A6A6A6A68",
      INIT_07 => X"4846464646462424464646486848486848686868686868686868684846464646",
      INIT_08 => X"8D8D8D8B8B8B8B8B8B8D8D8D8D8D8D8D8D8B8D8D8D8D8D8B8B8B8B8D8B8B8A8A",
      INIT_09 => X"8D8DADADADADADAD8D8D8DADADADADADADADADADADADAD8D8D8D8D8D8D8D8D8D",
      INIT_0A => X"ADADADADADADADADAFADADADADADADADADADADADADADADADADADAD8D8D8D8D8D",
      INIT_0B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0C => X"CFCFCFCFCFCFCFCFCFCFCFCFCFADADADAFAFAFAFAFCDCDCDADADADAFADADADAD",
      INIT_0D => X"AFAFAFAFCFCFCFCFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFCFCFAFAFAFAFAF",
      INIT_0E => X"AFCFCFCFCFCFCFAFAFAFAFAFAFAFAFCFCFCFCFCFCFCFCFCFCFCFAFAFAFAFAFAF",
      INIT_0F => X"CFCFCFCFADADADADAFCFCFCFCFCFCFCFCFCFCFCFAFAFAFCFCFCFCFCFAFCFCFCF",
      INIT_10 => X"CDCFCFCFCFCFCFCFCFCFCFCFCFAFADADADADADADADADADADADCDCFCFCFCFCFCF",
      INIT_11 => X"8B8B8B8B8D8D8D8D8D8DADADADADAB8B8DADADADADADADADADADADADCDCFCFCD",
      INIT_12 => X"ADADACAAACADADADAAADADADAAAAADADADADADADADADADADADADADAC8A8A8A8A",
      INIT_13 => X"CDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDCDADADADADADCDCDADADADADCDCDCDCD",
      INIT_14 => X"AFAFAFADADADADCDADCDCFCFADADCDADCFCFADADADCDCDADCDADADCDCDCDCDCD",
      INIT_15 => X"8B8A8B8A8A8A8BADADADADADADADADADADADADADADADADCDADADCDCFCFCFCFCF",
      INIT_16 => X"8D8DADADAD8DAD8D8B8DADADADADADADADADADADADADADAD8DADADADADADAD8D",
      INIT_17 => X"ADADADADAD8D8D8DADAD8DAD8D8D8D8D8D8DADADADADADADAD8B8A8A8A8A8A8A",
      INIT_18 => X"8D8D8D8D8D8D8D8D8D8D8B8B8B8B8D8DADADADAD8D8D8D8D8A8B8D8D8A8A8A8D",
      INIT_19 => X"686A8A8A8A8A8A8A8A6A6A8A8A8A8A8A8D8D8D8C8A8A8A8A8DAD8D8D8D8D8D8D",
      INIT_1A => X"48686868686868484646464646464646466868684848686A6A8A8A8A8A8A8A68",
      INIT_1B => X"4646262426242444464646684846464868686868686868686868684848686868",
      INIT_1C => X"8D8B8B8B8B8B8B8B8D8D8D8D8D8D8D8D8D8D8B8D8D8B8B8B8A8A8A8B8B8B8A8A",
      INIT_1D => X"AD8DADADADADADAD8D8DADADADADADADADADADADADADAD8DADADAD8D8D8D8D8B",
      INIT_1E => X"ADADADADADADADADAFAFADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_20 => X"CFCFCFCFCFCFCFCFCFCFCFCFAFADADADAFAFAFADAFADADCDADADADAFADADADAF",
      INIT_21 => X"CFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFAFAFAFAF",
      INIT_22 => X"AFADAFCFCFAFAFCFAFAFAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFAFAF",
      INIT_23 => X"ADADADADADADADADAFCFAFAFCFCFCFCFCFCFCFCFAFAFAFCFAFAFCFCFAFAFAFAF",
      INIT_24 => X"CDCFCFCFCFCFCFCDCDCFCFCFCFADADADADADADADADADADADADADCFCFCFCFCFAF",
      INIT_25 => X"8D8D8D8B8D8D8D8D8DADADADADADABAD8D8DADADADADADADADADADADADCDCFCD",
      INIT_26 => X"ACACADADADADADAAACADADAAAAAAAAAAACADADADADADADADADADADADADAA8A8A",
      INIT_27 => X"CDCDCDCDCDADCDCDCDCDCDCDCDCDCDCDCDCDADADADADCDCDACACACCDCDCDCDCC",
      INIT_28 => X"ADADADADADADADCDADCFCFADADADADADADAD8A8AABCFCDADCDCDCDCDCDCDCDCD",
      INIT_29 => X"ADADADADADADADADADADADADACACADADADACADADADADADADADCDCDCFCFAFADAD",
      INIT_2A => X"AD8D8A8A8A8AADADADADADAFAFADADADADADADADADADADADADADABADADADADAD",
      INIT_2B => X"ADADADAD8D8B8B8DADADADADAD8DADAD8D8C8A8AAA8C8A8A8A8A8A8AADADADAD",
      INIT_2C => X"8D8D8D8D8D8D8D8C8D8B8A8A8A8A8D8DADADADAD8D8D8D8A8A8B8DAD8D8D8DAD",
      INIT_2D => X"688A8A8A8D8B8A8B8A8A8A8A8D8D8D8DAB8A8A8A8A8A8A8B8DAD8D8D8D8D8D8D",
      INIT_2E => X"684848466868464646464646464646464646466868686A6A8A8A8A8A8A8A8A8A",
      INIT_2F => X"4646262426464646464646664646464668684646666868686868684868686868",
      INIT_30 => X"8D8B8B8B8B8B8D8D8D8D8D8D8D8D8D8B8D8D8B8D8D8B8B8B8A8A8A8A8A8A8A8A",
      INIT_31 => X"ADADADADADADADAD8D8D8DADADADADADADADADADADADADADADADADAD8D8D8D8D",
      INIT_32 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_33 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_34 => X"CFCFCFCFAFAFAFCFCFCFCFADADADADADADADADADAFADADADADADADAFADADADAF",
      INIT_35 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCFCFCFCFCFCFAFAFAFCFCFCFCFAFAFAFCF",
      INIT_36 => X"AFADAFAFAFADAFCFCFAFAFAFAFAFCFCFCFCFCFCFCFAFCFAFAFAFCFCFCFCFCFCF",
      INIT_37 => X"ADADADADADADADADADAFCFCFCFCFCFAFCFAFAFAFCFAFAFCFCFAFAFAFAFAFAFAF",
      INIT_38 => X"CFCFCFCFCFCFCDADADADCFCFADADADADADADADADADADADADADADADCDCFAFAFAD",
      INIT_39 => X"AD8D8D8D8D8D8B8B8B8BABADAB8B8BAD8D8D8DADAD8DADADADADADADADADCDCF",
      INIT_3A => X"CDADACACACADADAAADADADADADADADADADADADADADADADADADADADADADADADAB",
      INIT_3B => X"CDCDCDCDCDCDCDCDADADCDCDCDCDCDCDCDCDCDADADCDCDCDACACADCDCDCDCDCD",
      INIT_3C => X"ADADADADADADADADCDCDADADADAD8A8A8A8888668ACFCDCDCDCDCDCDCDCDCDCD",
      INIT_3D => X"ADADADADADADADACADADADACACACACACABAAADADADADADADADADADADADADADAD",
      INIT_3E => X"ADAD8A8AADADADADADADADADADADADADADADADADADADADADADACAAACAA8A8AAD",
      INIT_3F => X"AD8B8BAB8D8D8D8DADADADADADADADADADAA8A8A8A8C8D8DADAD8A8AADADADAD",
      INIT_40 => X"8D8D8D8B8A8A8DAD8D8D8D8A8A8B8DADADADADAD8D8A8A8DADADADADADADADAD",
      INIT_41 => X"8A8A8A8A8A8A8A8A8A8A8C8C8A8A8A8A8A8A8A8A8A8A8D8D8D8D8D8D8A8A8D8D",
      INIT_42 => X"68484848684646262424264646462424244668688A8A8A8A8B8A8A8A8A8A8A8A",
      INIT_43 => X"4646464646464646464646464668484648484646464646464668686868686868",
      INIT_44 => X"8D8B8D8D8DADADAD8D8D8D8D8D8D8B8B8A8A8A8D8D8A8A8A8A8A8A8A8A8A8A8A",
      INIT_45 => X"AD8B8D8D8D8DADADADADADADADADADADADADADADADADAD8D8D8D8D8D8D8D8D8D",
      INIT_46 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_47 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_48 => X"CFAFCFAFAFAFAFAFCFCFAFADADAFADADADADADAFAFADADAFADADAFAFAFAFADAD",
      INIT_49 => X"CFCFCFCFCFCFCFCFCFAFAFADCDCDCDCFAFAFAFCFAFAFAFAFCFCFCFCFCFCFCFCF",
      INIT_4A => X"ADADAFADADADCFCFAFAFAFCFCFCFCFCFCFCFAFAFCFAFAFAFAFAFCFCFCFCFCFCF",
      INIT_4B => X"ADADADADAD8D8DADADCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFAFADADADADADADAD",
      INIT_4C => X"CDCFCFCFCFCFADADADADADADADADADADADADABABADABADADABABADADADADADAD",
      INIT_4D => X"ADADADADAD8D8B8D8B8BADADAD8B8D8D8D8D8D8DAD8D8DADADADADADADADADCD",
      INIT_4E => X"ADADACACACADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4F => X"CDCDCDCDCDCDADCDCDCDCDCDCDADADADCDCDCDADADCDCDADACADADADADCDCDCD",
      INIT_50 => X"ABADADADADADADADADADADADADAD8A8A686666668ACFCDCDCDCDCDCDCDCDCDCD",
      INIT_51 => X"ADADADADADADAD8AADADAAACAD8A8AACABABADADADADADADADADADADADAD8B8B",
      INIT_52 => X"ADADADADADADADADAD8D8B8CACADACADADADADADADADADADADADADADACAAAAAA",
      INIT_53 => X"AD8B8B8B8B8BAC8DADADADADADADADADAD8A8A8A8D8DAD8DADADABAAADADADAD",
      INIT_54 => X"8D8D8D8B8B8D8D8D8D8D8D8D8B8DADADADADADAD8D8B8B8DAD8D8D8D8D8D8D8A",
      INIT_55 => X"8A8A8A8A8A8A8A8A8A8A8A8A6A8A8A8A8A8D8D8D8D8D8D8D8D8D8D8D8A8A8B8B",
      INIT_56 => X"6868484846464646262646464646464668686A8A8A8A8A8A8B8B8A8A8A8A8A8A",
      INIT_57 => X"4646484646464646464646464668684868686868686846466868686868686868",
      INIT_58 => X"8D8B8DADADADADAB8B8A8A8A8A8DAD8B8A8A8A8A8D8A8A8A8B8A8A8A8A8A8A8A",
      INIT_59 => X"AD8B8B8D8D8DADADADADADADADADAD8DADADADADADAD8D8D8D8D8D8D8D8D8D8D",
      INIT_5A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5C => X"AFAFAFAFADADAFAFAFAFAFADADCFADADADADADADADADAFAFAFAFAFAFAFAFADAD",
      INIT_5D => X"CFCFCFCFAFCFCFCFADADADADCDAFAFCFCFAFCFAFAFAFAFAFCFCFCFCFCFCFCFCD",
      INIT_5E => X"ADADAFADADAFAFAFAFAFAFCFCFCFCFCFAFCFAFCFCFCFCFAFAFCFCFCFCFCFCFAF",
      INIT_5F => X"ADAD8DAD8C8A8CACADADCFCFCFCFCFCFCFCFCFCFAFAFADADADADADADADADADAD",
      INIT_60 => X"CDCFCFCFCFADADADADADADADADADADADADADAD8B8B8B8BADAD8AABADADADADAD",
      INIT_61 => X"ADADADADADAD8D8D8D8DADADAB8D8D8D8D8D8D8D8D8D8D8DADADADADADADADCF",
      INIT_62 => X"ACACADADADADADADAAADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_63 => X"CDADADADADADADADCDCDADCDCDADADADCDCDCDADADADADADADADADADADADADAD",
      INIT_64 => X"ADAB8B8D8B8D8D8A8A8A8A8A8AAA8A8A68464666ACCFCDCDCDCDCDCDCDADCDCD",
      INIT_65 => X"8BADADADADADADADAD8A8A8CADACACAC8AAAACADADADADADADADADADADADAD8D",
      INIT_66 => X"8B8BADADADADADADADAD8A8AAAADADADADADADADADADADADACACACACACADAA8A",
      INIT_67 => X"ADAB8A8A8A8BADADADADADAD8D8D8D8A8D8D8DADADADAD8DADAD8AABADADADAD",
      INIT_68 => X"8D8B8B8D8DAD8D8A8D8B8D8D8D8D8A8A8A8A8B8D8DADADAD8D8D8D8D8D8D8B8A",
      INIT_69 => X"8A8A8A8B8B8B8D8B8A8A8A8A8A8A8D8D8D8D8D8D8C8B8B8B8D8D8D8D8A8A8B8A",
      INIT_6A => X"68684848464648484848686848688A8A8A8A8A8A6A6A6A68688A8A8B8D8D8A8A",
      INIT_6B => X"4646464646464646464646466668686868686868686868686868686868686868",
      INIT_6C => X"AD8B8BADABADADAB8A6868688A8B8B8AAB8B8A8A8A8A8A8A8B8A8A8A8A8A8A8A",
      INIT_6D => X"AD8B8D8D8D8DADADADADADADAD8D8DADADADADADAD8D8D8D8D8D8D8D8D8D8D8D",
      INIT_6E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6F => X"ADADADADAFADADADADADADADADAFAFAFADADADADADADADADADADADADADADADAD",
      INIT_70 => X"AFAFAFAFAFADADAFADAFAFADADADADADADADADADADADADCFAFCFAFADADCDADAD",
      INIT_71 => X"CFAFAFCDCDADCFCFADAFCFCFCFCFAFAFCFCFCFCFAFAFAFAFCFCFCFCFCDCDCDAD",
      INIT_72 => X"AFAFAFAFAFAFAFCDAFAFAFAFAFAFCFCFCFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCF",
      INIT_73 => X"8D8B8D8D8B8AABADADADADCFCFCFCFCFCFCFCFADADADADADADADADADADADADAF",
      INIT_74 => X"CDCDCDCDADADADADADADADCDCFCDADADADADADADAD8D8D8DAD8BABADADAD8D8D",
      INIT_75 => X"CFADADADADAD8BADAD8D8B8B8B8D8D8D8D8D8D8D8D8D8D8DADADADADADADADAD",
      INIT_76 => X"ACACADADADAAADADAAABADADADADADADADADADADADADADADADADADADADADADCD",
      INIT_77 => X"CDCDADADADCDCDADCDADADADADADADCDCDCDCDCDCDADADADCDADADADADADADAD",
      INIT_78 => X"AD8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A68688ACFCFCFCDCDCDCDCDADADADAD",
      INIT_79 => X"8BADADADADADAD8A8D8D8BADADADACACACACADADADADADADADAD8D8D8DADADAD",
      INIT_7A => X"ADADADADADADAD8BAD8B8A8A8AADADADAAAAADADADADADADADADAD8A8AAD8A8A",
      INIT_7B => X"AC8A8A8A8A8BAD8B8A8A8A8A8A8A8D8D8D8D8D8DAD8AAB8BAD8DADADADADADAD",
      INIT_7C => X"8D8D8D8B8B8D8DADAD8D8D8D8D8B8A8A8A8A8D8D8DADADAD8D8D8D8D8D8B8B8B",
      INIT_7D => X"8B8B8B8B8B8D8D8D8A8A6A8A8A8D8B8D8D8D8D8D8B8B8B8B8D8A8B8B8A8A8A8A",
      INIT_7E => X"46484848486868686A6A6A68686A8A6A6A6A8A8A6A68686868686A6A8A8A8A8A",
      INIT_7F => X"4646464646464648464646686868686848686868686848486868686868686848",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(69),
      ENBWREN => enb_array(69),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      I3 => \addra[15]\,
      O => ena_array(69)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__34\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \addrb[15]\,
      O => enb_array(69)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized86\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized86\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized86\ is
  signal ena_array : STD_LOGIC_VECTOR ( 70 to 70 );
  signal enb_array : STD_LOGIC_VECTOR ( 70 to 70 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"AD8D8D8D8A8AABAA68664646688A8A8A8B8B8B8B6A6A6A8B8B8A8A8A8B8A8A8A",
      INIT_01 => X"8D8D8DADADAD8D8DADADADADAD8DAD8DADADADADAD8D8D8B8D8A8D8D8D8D8D8D",
      INIT_02 => X"ADADADADADADADADADADADADADADADADADADADADAD8DADADADADADADADADADAD",
      INIT_03 => X"ADADADADAFADADADADADADADCFCFCDADADADADADADADADADADADADADADADADAD",
      INIT_04 => X"ADADADADADAFAFAFAFAFAFADADADADADADADADADADADADADADADADADADADADAD",
      INIT_05 => X"CFAFAFAFAFCFAFAFCFADCFCFCFCDCFAFAFAFAFAFCFCFCFCFAFAFADADAFADADAD",
      INIT_06 => X"CFAFAFAFAFAFAFCFCFCFCFCFCFAFAFAFCFCFCFCFAFAFAFAFAFCFCFCFCFCDCDCF",
      INIT_07 => X"ADADADAD8D8D8D8DADADADADAFAFAFAFAFAFAFAFADADADADADADADAFAFADADCF",
      INIT_08 => X"ADADADADADADADADADADADADADADADAFCDCDADADADADADADADADADADADADADAD",
      INIT_09 => X"EFCDCDCDADADAD8D8D8D8D8D8D8D8D8D8D8D8D8D8DADADADADADADADADADADAD",
      INIT_0A => X"ADADACADACAAABABADADADADADADADADADADADADADADADADADADADADADADADCD",
      INIT_0B => X"CDCDCDADADCDCDCDCDADADADADADADACACADCDCDCDCDCDCDADADADADADADACAD",
      INIT_0C => X"8A8A8AAAAA8AAA8A8A8A8A8AAB8A8A8AAC8A8AADCFCFCDCDADADCDCDADCDCDCD",
      INIT_0D => X"ABADADADADADADADACADADADADADADADADADADADADADADADADADADAD8A8B8B8A",
      INIT_0E => X"8A8D8A8AADADAD8A8CADAD8A8A8A8B8BADAD8BADADADADAD8C8A8AACACACAD8A",
      INIT_0F => X"8A8A8A8A8B8D8D8A8A8A8A8B8A8A8A8A8A8A8A8A8A8A8A8AADAD8A8A8C8C8D8C",
      INIT_10 => X"8B8D8D8C8C8D8D8DAD8B8D8D8D8C8A8A8D8D8D8DADAD8DADADADADAD8C8A8A8A",
      INIT_11 => X"8B8B8B8B8B8D8D8B8D8A8A8A8A8A8BAD8D8D8D8D8A8A8A8A8B8A8A8A8B8A8A8B",
      INIT_12 => X"46464868686868688A8A6A684868686868686868686A6A6A6A6A6A6A6A6A8A8A",
      INIT_13 => X"4646464646464848484646686868686868686868686868686868684848484846",
      INIT_14 => X"AD8D8A8A8A8A8A886646444646688A8A8B8A8A8A6A6A8A8B8A8A8A8A6A8A8A8A",
      INIT_15 => X"AD8DADADADADADADADADADADAD8DADADADADADAD8D8D8DAD8D8B8D8D8D8D8D8D",
      INIT_16 => X"ADADADADADADADADADADADADADADADADADADADAD8D8DADADADADAD8D8D8DADAD",
      INIT_17 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_18 => X"ADADADADADADAFAFAFADADAFADADADADADADADADADADADADADADADADADADADAD",
      INIT_19 => X"AFAFADADADAFAFAFCDADCFCFCFAFCFAFAFCFAFAFAFCFCFAFAFAFADADADADADAD",
      INIT_1A => X"CFAFAFAFAFAFCFCFCFCFCFCFCFAFAFAFCFCFCFCFAFAFAFAFAFAFAFCDCDCDAFCF",
      INIT_1B => X"ADADADADAD8D8D8DADADADADAFADADAFAFAFAFAFADADADAFAFAFAFAFAFAFAFCF",
      INIT_1C => X"ADADADADADADADADADADADADADADAFAFCDCFCDCDADADADADADADADADADADADAD",
      INIT_1D => X"CDCDCDCDCDADADADADADADADAD8D8D8D8D8D8DADADAD8D8DADADADADADADADAD",
      INIT_1E => X"ADADADADADADABABADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1F => X"CDCDCDCDCDCDCDCDCDADADADADADCDADACADCDADADADADCDCDCDCDCDADADACAD",
      INIT_20 => X"ABAA8A8AACACACACACADADAAAB8A8AACAC8AAAADCFCFCDCDCDADADADCDCDCDCD",
      INIT_21 => X"ADADADADAA8BADADADADADADADADADADADADADADADADADAB8A8A8A8A8A8A8A8A",
      INIT_22 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AADADADADADADADACADADADADAD",
      INIT_23 => X"ADAD8D8A8A8A8B8D8D8D8D8D8D8A8A8A688A8A8A8D8A8C8CADADAD8C8C8D8D8A",
      INIT_24 => X"8D8D8D8D8D8D8D8B8B8B8D8D8D8DADADADADAD8D8D8D8DADAD8D8A8A8A8AACAD",
      INIT_25 => X"8B8B8B8B8B8D8D8D8A8A8A8A8D8D8DADADADADADADAD8D8D8B8D8D8D8D8D8D8D",
      INIT_26 => X"6868686A6A6A6A8A8A8A6868686A6A68686A8A8A8A8A6A8A6A8A8A8B8B8A8A8A",
      INIT_27 => X"4646464646484848484868686868686868484868686868686868686848484846",
      INIT_28 => X"8D8B8A8A8A8A88686666664668688A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A8A",
      INIT_29 => X"ADADADADADADADADADADADAD8D8DADADADADADAD8D8B8B8D8D8D8D8D8D8D8D8D",
      INIT_2A => X"ADADADADADADADADADADADADADADADADADADAD8D8DADADADADADAD8D8D8D8DAD",
      INIT_2B => X"8DADADADADADADADAFADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2C => X"ADADADADADADADAFAFADADADADADADAFADADADADADADADADADADADADADADADAD",
      INIT_2D => X"CFCFAFAFAFAFCFCFAFAFCFCFCFCFCFAFAFAFAFAFAFAFAFADAFAFADADADADADAD",
      INIT_2E => X"AFAFAFAFAFAFCFCFCFCFCFAFAFADAFAFAFAFAFAFADADADAFAFAFAFAFCFCFCFCF",
      INIT_2F => X"ADADADADADADADADADADADADADADADADAFAFAFADADADAFAFAFADAFAFAFAFAFAF",
      INIT_30 => X"ADADADADADADADADADCDADCDADADAFAFADCDCFCFCFCDADADCDADADADADADADAD",
      INIT_31 => X"ADCDCDCFCFCDCDCDCDCDADADAD8D8D8D8D8DADADADAD8D8DADADADADADADADAD",
      INIT_32 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_33 => X"CDCDCDCDCDCDCDCDCDCDADADADADCDCDCDCDCDADADADCDCDCDCDCDCDCDADACAD",
      INIT_34 => X"8AAA8A8A8AAAAAADADADAC8A8A8A8AAD8A8AADCFCFCDCDCDCDCDADADCDCDCDCD",
      INIT_35 => X"ADAD8AACADACADADADADADADADADADADADADADAD8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_36 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AADADADAD8A8A8A8AADADADAD",
      INIT_37 => X"ADAD8D8D8D8D8BADADAD8D8A8A8A8A8A8A8A8D8A8A8C8DADADADADADAD8C8C8A",
      INIT_38 => X"8D8D8B8D8D8D8D8C8A8DADADADADADAD8D8D8D8D8D8B8D8D8D8A8A8A8A8DADAD",
      INIT_39 => X"8B8B8B8B8B8B8B8B8A8B8B8B8B8D8B8B8D8D8D8DAD8D8D8A8B8DADADAD8D8D8D",
      INIT_3A => X"686A6A6A6A686A6A6A6A6A6A6A6A6A686A8A8A8A8A8A6A8A8A8A8A8B8B8D8B8B",
      INIT_3B => X"4646484848686868686868686868684868486848464648486846464868686868",
      INIT_3C => X"8B8B8A8A8A8A6A6868686868686A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A6A",
      INIT_3D => X"AD8DADADADADADADAD8D8D8D8D8DADADAD8D8D8D8D8B8B8D8D8D8D8D8D8D8D8D",
      INIT_3E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8D8D8DADAD",
      INIT_3F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_40 => X"ADADADADADADADAFADADADADADADADAFADADADADADADADADADADADADADAD8D8D",
      INIT_41 => X"CFCFCFCFCFCFCFCFAFCFAFAFAFCFAFAFAFAFAFAFAFAFADADAFAFAFADADADADAD",
      INIT_42 => X"ADADAFAFAFAFAFAFAFAFAFAFAFADAFAFAFAFAFADADADADAFAFAFAFAFCFCFCFCF",
      INIT_43 => X"ADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFADAFAFADADAFAD",
      INIT_44 => X"ADADADADADADADADCFCFCFCFCFCFCFADADADADADCDCDCDCDCDADADADADADADAD",
      INIT_45 => X"ADADADCDCDCFCFCFCFCDCDCDADADADADADADADADADADADADADADADADADAD8D8D",
      INIT_46 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_47 => X"CDADCDCDCDADADCDCDCDADCDADADCDCDCDCDCDCDCDCDCDCDCDCDCDADADADACAC",
      INIT_48 => X"8A8A8A8A8AAA8AAAACACAA8A8AAA8AAC8AACCDCFCFCDCDCDCDADADADCDCDCDCD",
      INIT_49 => X"ADAC8AACADADADADADADADADADADADADADADADAD8A8A8A8A8A8A8AACAC8A8A8A",
      INIT_4A => X"8A8A8A8A8AAC8C8A68688A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8BADABADAD",
      INIT_4B => X"AD8D8C8D8D8D8DADAD8B8A6A6A8A8AAA8A8D8A8A8A8A8C8C8A8AABADAC8A8A8A",
      INIT_4C => X"8D8D8B8B8D8B8A8A8D8DADADADAD8D8C8D8A8DAD8D8D8B8A8B8A8A8DAD8D8D8D",
      INIT_4D => X"8B8B8B8D8B8A8A8A8A8A8A8A8B8D8D8B8B8B8B8A8D8D8D8A8B8D8DADADAD8D8D",
      INIT_4E => X"686A6A8A8A6A6A6A6A6A686868686A686A6A8A8A8A8A8A8A8A8A8A8A8B8B8B8B",
      INIT_4F => X"6848484848484868484848484868684846466868464646484646466868686868",
      INIT_50 => X"8B8B8B8A8A8A6A6868686A6A8A8A8A8A8A8A8A8A8A8A88888A8A6A6A6A6A6A6A",
      INIT_51 => X"ADADADADADADADADADAD8D8D8D8D8D8D8D8B8B8B8D8D8D8D8D8D8D8D8B8D8B8B",
      INIT_52 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8D8DADADAD",
      INIT_53 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_54 => X"ADADADADADADADADADADADADADADADAFADADADADADADADADADADADADADAD8DAD",
      INIT_55 => X"CFCFCFCFCFCFCFCFCFCFAFAFAFAFAFADCFAFAFAFAFAFAFADAFAFAFAFADADADAF",
      INIT_56 => X"ADADAFCFCFCFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFAFCFCFCFCFCFCFCF",
      INIT_57 => X"ADADADADADADADADADAFADADADADADADAFAFAFAFAFAFAFAFAFADAFAFADADAFAD",
      INIT_58 => X"ADADCFADADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFADADADADADADAD",
      INIT_59 => X"ADADADADADCDCDCDCFCFCFCFCDCDCDCDCDCDADADADADADADADADADADADADADAD",
      INIT_5A => X"ADADADADADADADCDADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5B => X"CDCDADADADADCDCDCDCDCDADADADCDCDCDCDCDCDCDCDCDCDCDCDADADADADACAC",
      INIT_5C => X"AC8A8A8AACADACAA8AACAC8AACACAC8A8AADCDCFCDCDCDCDCDADADCDADADCDCD",
      INIT_5D => X"ADADADADCDADADADADADADADADADADADADADADADACAC8A8A8A8AACAC8A8AACAC",
      INIT_5E => X"8A8A8A8A8AAC8C8A688A8A8AAC8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_5F => X"8D8A8A8A8A8A6A8A8A8A8A8A8A8AADADAC8A8A8A8A8A8CADAB8A8AADAC8A8C8C",
      INIT_60 => X"8D8D8D8D8D8D8D8D8D8DADADADAD8D8C8D8D8DADADADAD8D8D8D8D8DAD8D8B8D",
      INIT_61 => X"8A8A8A8B8B8A8A8A8A8B8A8A8A8A8A8A8A8B8B8A8A8D8D8D8D8D8D8A8BAD8D8B",
      INIT_62 => X"686A8A8A6A68686A6868686868686A6A6A6A8A8A8A8A8A8B8A8A8A8A8A8A8A8A",
      INIT_63 => X"464848484848486846484646484848482424486868686868686868686A686848",
      INIT_64 => X"8D8D8B8A8A8A8A6A6A6A8A8A8A8A8A8A8A8A8A8A8A6868686A6A6A6A6A6A6A8A",
      INIT_65 => X"ADADADADADADADADADAD8D8D8D8D8D8D8B8B8B8D8D8D8D8D8DAD8D8D8D8D8B8B",
      INIT_66 => X"ADADADADADADADADADADADADADADADADADADADADADADADAD8DADADADAD8DADAD",
      INIT_67 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_68 => X"CFAFADADADADADADADADADADADADAFAFADADADADADADADADADADADADADADADAD",
      INIT_69 => X"CFCFCFCFCFCFCFCFCFCFAFAFAFAFCFCDCFCFAFAFAFAFAFAFADAFAFADADADADAF",
      INIT_6A => X"AFAFCFCFCFCFCFAFCFCFCFCFAFADAFAFAFAFAFAFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_6B => X"ADADADADADADADADADADADADAFAFAFCFADADADADADADADAFAFAFAFAFAFAFAFAF",
      INIT_6C => X"ADCDCFADADADCDCFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFADADADADCDAD",
      INIT_6D => X"ADADADADADADADCDADCFCFCFCFCFCDCDCFCFCDCDCDCDCDADADCFCFCFCFCFCFAD",
      INIT_6E => X"ADADADADADADADCDADADADADADADADADADADADADABADADADADADADADADADADAD",
      INIT_6F => X"CDADADADADCDCDCDCDCDADADADADCDCDCDCDCDCDCDADADADADADADADADADADAD",
      INIT_70 => X"AA8AACAC8AACADAAACADADACACADAC8AABADCFCFCDCDCDCDCDADADADADADCDCD",
      INIT_71 => X"ADADADADADADADADADADADADADADADADADAC8CACACACACAC8A8AACAC8AACACAC",
      INIT_72 => X"ACAAAA8A8A8AAA8A8A8AACACACACACAC8A8AAC8A8A8AACADADAD8A8A8A8A8CAC",
      INIT_73 => X"AD8D8C8A8A8A8A8AAC8A8A8C8DADADADADAA8A8A8A8A8AAAAD8A8AACAC8A8CAC",
      INIT_74 => X"8A8A8A8B8D8D8D8D8D8D8D8D8DAD8D8D8D8D8D8D8D8DADADADAD8D8D8D8A8A8D",
      INIT_75 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A8A8A8A8A8A8A8B8D8D8D8D8DADAD8D8B",
      INIT_76 => X"686A6A6868686868686A6A6A6A6A8A8A8A8A8A8A8A8A8A8B8A8A8B8A8A8A8A8A",
      INIT_77 => X"4646484848484848484848484848484846244668686868686A6A6A6A6A68686A",
      INIT_78 => X"ADAD8B8B8B8A8A6A6A8A8A8A8A8A8A8A8A8A8A6A6A68686A686A6A6A6A6A6A6A",
      INIT_79 => X"ADADADADADADADADADAD8D8D8D8D8B8B8B8B8D8D8D8D8D8DADAD8D8D8D8D8B8D",
      INIT_7A => X"ADADADADADADADADADADADADADADADADADADADADADADADAD8DADADADADADADAD",
      INIT_7B => X"ADADAFADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_7C => X"CFAFAFADADADADADADADAFADADADADAFADADAFAFAFAFAFADADADADADADADADAD",
      INIT_7D => X"CFCFCFAFCFCFCFCFCFAFAFAFAFAFCFCFCFCFCDADAFAFAFAFAFAFADADADAFAFAF",
      INIT_7E => X"AFAFCFCFCFCFAFAFAFCFCFCFAFAFCFCFAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7F => X"ADADADADADADADADADADADADADAFADADADADADADADADAFAFAFAFCFCFAFADAFAF",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(70),
      ENBWREN => enb_array(70),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addra(13),
      I1 => addra(14),
      I2 => addra(12),
      I3 => \addra[15]\,
      O => ena_array(70)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__33\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => addrb(13),
      I1 => addrb(14),
      I2 => addrb(12),
      I3 => \addrb[15]\,
      O => enb_array(70)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized87\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized87\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized87\ is
  signal ena_array : STD_LOGIC_VECTOR ( 71 to 71 );
  signal enb_array : STD_LOGIC_VECTOR ( 71 to 71 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"CDCFCDADADADADADCFCFCFCFCDADCFCFCFCFCFCFCFCFCFCFCFCFADADADADADAD",
      INIT_01 => X"ADADADADADADADADADADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_02 => X"ADADADADADADADCDCDADADADADADADADADADADADABADADADADADADADADADADAD",
      INIT_03 => X"CDADADADADCDCDADCDCDADADADCDCDCDCDADADADADADADADADADADADADADADAD",
      INIT_04 => X"8AAAACACAAADADADADADADADABAB8A8A8AABCDCFCDCDCDADCDCDCDADADADCDCD",
      INIT_05 => X"ADADADADADADADADADADADADADADADADADAD8C8C8C8CACAD8AAAACAC8A8A8A8A",
      INIT_06 => X"8A8A8A8A888A8A8A8A8A8A8A8A8A8AABACACAD8A888AADADADADACACADADADAD",
      INIT_07 => X"ADADAD8D8D8A8DADADAD8AADAD8A8C8C8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_08 => X"8B8A8A8A8C8D8A8A8A8DAD8D8D8DAD8D8D8D8D8D8D8B8A8C8D8D8D8D8A8A8A8D",
      INIT_09 => X"8A8A8A8A8A8A8A8A6A6A6A8A8A8A8A8A8A8A8A8A8A8A8A8B8A8A8D8D8DADAD8D",
      INIT_0A => X"686A6A6868686A6A8A8A6A6868686A8A8A8A8A8A8A8A8A8B8A8A8A8A8A8A8A8A",
      INIT_0B => X"464668684848486868686868686868686848686868686868686A6A6A6A6A6A6A",
      INIT_0C => X"8BAD8D8D8B8A8A8B8B8B8B8A8A8A8A8A8A8A8A6A8A6A6A6A686A6A6A6A6A8A6A",
      INIT_0D => X"ADADADADADADADAD8D8D8D8B8D8B8B8B8DADAD8D8D8D8D8D8D8D8D8D8D8B8B8D",
      INIT_0E => X"ADADADADADADADADADADADADADADADADADADADADADADADAD8DADADADADADADAD",
      INIT_0F => X"ADCDCDADADADADADADADADADADADADADADADADADADADADADAFADADADADADADAD",
      INIT_10 => X"AFAFAFADADADADADADADADADADADADADADAFAFAFAFCFAFADADADAFAFADADADAD",
      INIT_11 => X"CFCFCFCFCFCFCFCFCFADAFAFAFAFCFCDADADADCDAFCFAFAFAFAFADADAFCFAFAF",
      INIT_12 => X"AFAFCFCFCFAFAFAFADAFAFADADAFCFCFAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_13 => X"ADADADADADADADADADAFAFADAFAFADADADADADADADADADAFCFCFCFCFAFADAFAF",
      INIT_14 => X"CDCFCDADAFADAFAFADCFCFCDADADADADCFCFCFCFCFCFCFCFCDCFCDADADADADAD",
      INIT_15 => X"ACACADADADADADADADADADADADADADCDCFCFCFCFCFCFCFCFCFCFADADADCDCDCD",
      INIT_16 => X"ADADADADADADADADCDCDADADADADADADAD8BADADADADADABABABABABABABADAD",
      INIT_17 => X"ADCDADADADCDCDADACCDADADCDCDCDCDCDADADADADADADADADADADACADADADAD",
      INIT_18 => X"ACACAC8AADADADAD8A8A8A888888686888AACDCDCDCFCDCFCDCDADADADADCDAD",
      INIT_19 => X"ADADADAD8D8B8D8DABADADADADADADADADADAD8A8A8A68688A8A8A8AAA8A8A8A",
      INIT_1A => X"8A8A8A8A88888A8A8A8A8A68888A8A8A8A8A8A8A8A8AADADABADADADADADADAD",
      INIT_1B => X"ADADADADAD8D8B8A8AACACCDAD8A8AAD8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_1C => X"8B8A8A8A8CAD8B8A8A8B8D8D8D8D8B8B8C8D8D8B8D8D8D8CADADADAD8D8D8DAD",
      INIT_1D => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8B8B8B8A8C8D8A8A8A8D8D",
      INIT_1E => X"686A6A6A6A6A6A8A6A6A686868686A6A8A8A8A8A8A8A8A8A8B8A8A8A8A8A8A8A",
      INIT_1F => X"4668666666686868686868686868686A6868686A6868686A8A8A6A6868686868",
      INIT_20 => X"AB8B8B8B8B8B8B8B8A8B8B8B8B8B8B6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A8A6A",
      INIT_21 => X"ADADADADADADADADADADADAD8D8B8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8B8BAD",
      INIT_22 => X"ADADADADADADADADADADADADADADADADAD8D8DADAD8D8DADADADADADAD8DADAD",
      INIT_23 => X"ADADADADADADADCDADADADADADADADADADADADADADADADADADADADAD8DADADAD",
      INIT_24 => X"AFAFADADADADADCDAFADAFAFAFCFCFCDADADADADADAFAFAFADADCDCDADADADAD",
      INIT_25 => X"CFCFCFCFCFCFCFCFAFAFAFAFCFCFCDADADADADAFADADAFADAFAFAFADADAFAFAF",
      INIT_26 => X"AFAFAFAFAFAFADAFCFAFADADADADCFCFCFCFAFAFAFAFCFCFCFCFCFCFCFCFCFCF",
      INIT_27 => X"ADADADCFCFAFAFADADADADADADAFAFAFADADADADAFAFAFAFAFCFCFCFCFAFAFAF",
      INIT_28 => X"ADCDCDCFAFAFCFCFCFCFAFAFADADAD8FADADCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_29 => X"ADADADADADADADADADADADADADADADADADADCDCFCFCFCFCFCDCDADADADADADAD",
      INIT_2A => X"ADADADADADADADADCDCDCDACADADADADADABADADABABADADADADADADADADADAD",
      INIT_2B => X"CCCCCDCDADADADADCDCDCDCDCDCDCDCCADADADADADADADADADADADADADADADAD",
      INIT_2C => X"ADAB8A8AABADADAD8A8A8A888A8AAA8AAAADCFCFCFCDCDCDADCDCDCDCDCDCDCD",
      INIT_2D => X"8DAD8D8D8D8D8B8B8A8A8B8B8D8D8D8DACAC8A8A8A6868688A8A8A8A8AAAABAD",
      INIT_2E => X"8AACADACACAC8A8A8A8A8D8CADAC8A8A8A8A8A8A8A8AACADADADADADADADADAD",
      INIT_2F => X"ADADADAD8D8A8A8A8A8A8C8C8A8A8C8CAD8C8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_30 => X"8A8A8A8A8D8D8A8A8A8A8A8A8A8A8A8A8A6A6A8A8A8B8D8DABADADAD8D8DADAD",
      INIT_31 => X"6A8B8A8A8A8A8A8A6A8A8B8B8A8A8A8AAB8B8B8A8D8C8A8C8B8D8D8D8D8A8A8A",
      INIT_32 => X"8A686A6A6A6A6868686A6A6A8A8A8A8A8A8A8A8A8A8B8B8B8A8A8A8A8A8A8A8A",
      INIT_33 => X"4646686868686868686868686868686868686A6A68686868686868686868686A",
      INIT_34 => X"8B8B8B8B8B8B8B8B8A8B8B8B8A8A8B8B6A6A6A6A6A6A6A6A6A8A8A6A6A6A8A6A",
      INIT_35 => X"8D8DADADADADAD8DAD8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8D8DAD8D8B8B8B",
      INIT_36 => X"ADADADADADADADADADADADADAD8DADAD8D8D8D8D8D8D8D8DADADADADADADADAD",
      INIT_37 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_38 => X"AFADADADAFCDADADADADADAFAFADCDCDAFADADAFAFAFAFAFAFADADADADADADAD",
      INIT_39 => X"CFCFCFCFCFCFCFCFAFAFAFCFCFCFCFCFCFCFCFCFAFAFAFAFADAFAFAFAFAFAFAF",
      INIT_3A => X"AFAFAFAFAFAFAFAFCFCFCFAFAFAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_3B => X"CFADADCFADAFAFADADADADADAFAFCFAFCFCFAFAFAFAFAFAFCFCFCFAFCFCFAFAF",
      INIT_3C => X"ADADADADCFCFCFCFCFAFAFADADADADADADADAFADADADADCFCFCFCFCFCFCFCFCF",
      INIT_3D => X"ADADADADADADADADADADADADADADADADADADADADADCDCDCDCDADADADADADADAD",
      INIT_3E => X"ADADADADADADADADCDCDCDADACADADADABABABABABABADADADADADADADADADAD",
      INIT_3F => X"CCCCCDCDADADADADADADADCDCDCDADADADCDADADADADADADADADADADADADADAD",
      INIT_40 => X"888A8A8A8A8AADAD8AADAC8A8AAAADADAAADCDCDCDCDCDCDADCDCDCDCDCDCDCD",
      INIT_41 => X"8B8B8A8A8A8A8A8A8A8AAD8A8A8D8D8D8A8A8A8A8A8A8A8A8A8A8C8A8A8A8A8A",
      INIT_42 => X"8A8AACACACAC8A8A8A8BAC8A8A8AAAAA8A8A8A8A8A8CADADADAD8D8D8DAD8D8B",
      INIT_43 => X"ADADADAD8D8CADAC8C8C8CAC8D8D8C8C8A8A8A8A8A8A8AAD8A8A8A8A8A8A8A8A",
      INIT_44 => X"8D8A8A8A8A8A8A8A8A8A8A8D8D8D8D8D8A8A8A8A8B8A8B8A8A8B8DAD8DADADAD",
      INIT_45 => X"6A8A8A6A6A8A8A8A8A8A8A8A8A8A8A8A8B8D8D8C8C8A6A6A6A8A8B8D8D8A8A8B",
      INIT_46 => X"6A6868686A6A68688A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A6A6A6A6A6A6A",
      INIT_47 => X"68686868686868686868686868686A686A6A686848484868686868686A686A8A",
      INIT_48 => X"8B8B8B8B8B8B8B8B8B8A8A8A8A8A8A8B6A6A6A6A6A6A8A8A8A8A6A6A6A6A6A6A",
      INIT_49 => X"8DADADADADADADAD8D8D8D8D8D8D8D8D8B8D8D8D8B8B8D8D8D8D8DAD8D8D8D8B",
      INIT_4A => X"ADADADADADADADADADADADADAD8DADAD8D8D8D8DADADADADADADADADADADADAD",
      INIT_4B => X"ADADADADADADADAD8DADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_4C => X"CFADADAFCFCFADCDADADADAFAFADADADAFAFAFAFAFAFADADAFADADADADADADAD",
      INIT_4D => X"CFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCFCFCFCFCFAFAFCFCFADAFAFAFAFAFAFAF",
      INIT_4E => X"CFCFCFAFAFAFAFAFAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_4F => X"CFCFCFCFCFCFAFADADADAFAFAFAFAFAFADAFAFAFAFAFCFCFCFCFCFCFCFCFCFCF",
      INIT_50 => X"ADADADADCDCFCFCFCFAFAFADADADADADADADADADADADADADCDCFCFCFCFCFCFCF",
      INIT_51 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_52 => X"ADADADADADADADADCDCDCDCDADACADADABADADABABADADADADADADADADADADAD",
      INIT_53 => X"CDCDCDCDCDCDCDCDCDADADADCDADADADADADCDADADADADADADADADADADADADAD",
      INIT_54 => X"8A8A8A8A8A8A8A8A8A8A8A8AADADADADADCDCFCDCDCDCDCDCDCDCDADCDCDCDCD",
      INIT_55 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A8A8A8A",
      INIT_56 => X"8A8A8CAC8C8A8A8A8AADADAAAAAAAAACACADADADADADADADAD8D8C8A8A8B8A8A",
      INIT_57 => X"8B8B8BADADADACACADADAD8BADADAD8DAC8A8A8A8A8A8A8C8A8A8A8A8A8A8A8A",
      INIT_58 => X"ADADAD8A8A8A8A8A8D8D8D8D8D8D8D8B8D8D8D8D8D8D8D8D8A8B8D8D8A8DAD8B",
      INIT_59 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A6A6A8A8A8A8A6A686A6A8A8D8D8BADAD",
      INIT_5A => X"6A6A6A6A6A6A6A8A8A8A8A8A8A8A8A8A8B8B8A8A8A8A68686A6A6A8A8A8A8A8A",
      INIT_5B => X"6868686868686848686868686868686868686848484848686A6A6A6A8A8A6A6A",
      INIT_5C => X"8B8B8B8B8B8B8B8B8B8A8A8A8A8A8A8B6A6A6A6A6A6A8A8A8A6A6A6A6A68686A",
      INIT_5D => X"ADADADADADADADADAD8D8D8D8D8D8D8D8D8D8D8B8B8D8D8D8D8B8DAD8D8DAD8D",
      INIT_5E => X"ADADADADADADAD8D8D8D8D8DADADADAD8DADADADADADADADADADADADADADADAD",
      INIT_5F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_60 => X"AFADADAFADADADADADADADAFAFADADADADADADADADADADADAFADADADADADADAD",
      INIT_61 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDCDAFAFAF",
      INIT_62 => X"CFCFCFAFAFAFAFAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_63 => X"CFCFCFCFCFCFAFADADCFCFCFCFAFAFAFAFAFCFCFCFCFCFCFCFCFCFAFADAFCFCF",
      INIT_64 => X"ADADADADADADCDCDAFAFADADADADADADADADADADADCDCDCFCDCDAFCFCFAFCFCF",
      INIT_65 => X"ADADADADADADADADABABADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_66 => X"ADADADADADADADADADCDCDCDCDADADADADADADADADADADADADADADADADABABAD",
      INIT_67 => X"CDCDCDCDCDCDCDCDCDCDADADADADADADADADADCDCDCDCDCDADACADADADADADAD",
      INIT_68 => X"8A8A8A8A8A8A8A8A8A8A8A8A8CAA8A8AADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_69 => X"8AADAD8A8A8A8A8A8A8A8A8A8A8A8AAA8A8A8A8A8A8A8A8A8A8A6A68688A8A8A",
      INIT_6A => X"8A8A8AACAC8A8A8A8AACACAAACADACACADADADADADADADAD8D8D8A8D8B8A8B8D",
      INIT_6B => X"6A686A8A8A8A8A8C8A8A8A8A8A8AADADAC8A8A8AACAD8C8A8A8A8A8A8A8A8A8A",
      INIT_6C => X"ADABABAD8D8D8A8A8B8B8A8B8D8D8B8B8A8D8D8A8D8D8D8B8B8B8B8A6A8A8A8A",
      INIT_6D => X"8D8A8A8A8A8A8B8A6A6A8A8A8A6A6A6A6A6A6A6A8A8A8A8A8A8A8A8DADADADAB",
      INIT_6E => X"8A6A8A8A6A8A6A8A8A8A6A6A686868686A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_6F => X"68686868686848484868686868486868686868686868686A6A6A6A6A8A8A8A6A",
      INIT_70 => X"8D8B8B8B8B8B8B8B8B8B8B8A8A8A8A8B6A6A6A6A6A6A8A8A8A8A6A6A6A6A6A6A",
      INIT_71 => X"ADADADADADADADADADADADADADADADADADAD8D8B8D8D8D8D8D8B8DAD8DADAD8D",
      INIT_72 => X"ADADADADADADAD8DADADADADADADADAD8D8DADADADADADADADADADADADADADAD",
      INIT_73 => X"ADADADADADADAD8DADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_74 => X"ADADADAFAFADADADADADADADAFADADADADADADADADADADADAFAFADADADADADAD",
      INIT_75 => X"CFCFCFCFCFCDCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCDADAD",
      INIT_76 => X"CFCFAFAFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_77 => X"CFCFCFCDADCFCFAFCFCFCFCFCFAFCFCFCFCFCFCFCFCFCFCFAFADADADADADADAF",
      INIT_78 => X"ADADADADADADADCDADADADADADADADADADADADADADADCFCFCDADADADAFADADCF",
      INIT_79 => X"ADADADADADADADADABADADADABABABABADADADADADADADADADADADADADADADAD",
      INIT_7A => X"ADADADADADADADADADCDCDCDCDCDADADADADADADADADADADADADADADAD8B8BAB",
      INIT_7B => X"CDCDCDCDCDCDCDCDACADADADADADADADADADADCDCDCDADADADADADADADADADAC",
      INIT_7C => X"68888A8A8A8A8A8A8A8A8A8A8A688A8AADCDCDCDCDCDCDCDCDCDCDCDCDCDCDCD",
      INIT_7D => X"8AAC8A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_7E => X"ADAD8AADADADAC8A8CAC8C8CADADADADADADADADADADADADADADADADADADADAD",
      INIT_7F => X"8A8A8A8A8B8A8A8A8A8A8A8B8B8B8A8A8A8A8A8A8A8A8C8AACACACAC8CACADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(71),
      ENBWREN => enb_array(71),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      I3 => \addra[15]\,
      O => ena_array(71)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__32\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      I3 => \addrb[15]\,
      O => enb_array(71)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized88\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized88\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized88\ is
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 72 to 72 );
  signal enb_array : STD_LOGIC_VECTOR ( 72 to 72 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8A8A8A8A8D8D8D8D8D8B8A8A8B8B8B8B8B8B8DADADADADAD8B8A8C8A6A6A8A8A",
      INIT_01 => X"8A8A6A6A8A8A8A8B8A8A8A8A8A8A8A8A8A6A6A8A8C8A8A8A8A8A8A8BABABAB8A",
      INIT_02 => X"8A6A8A8A6A6A6A6A6A6A6A6848484848484848686A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_03 => X"4868686868686868686868686848686868684868686868686A6A6A6A6A6A6A6A",
      INIT_04 => X"8D8B8B8D8B8B8B8B8B8B8B8A8A8A8A8A8A6A6A6A6A6A8A8A8A8A8A6A6A8A8A6A",
      INIT_05 => X"ADADADADADADADADADADADADADADADADADAD8D8B8D8D8D8D8D8B8DADADADAD8B",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_07 => X"ADADADADADADADADADADADADADAFADADADADADADADADADADADADADADADADADAD",
      INIT_08 => X"AFAFADADCFCFADADADADAFAFAFADADADADADADADADADADADADADADADADADADAD",
      INIT_09 => X"AFCFCFCFCFCFCFAFADADADCFCFCFCFCDCDCFCFADCDCFCFADCFCFCFCFCFCDADAD",
      INIT_0A => X"CFCFAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_0B => X"AFAFADADADADCFCFCFCFCFAFCFCFCFCFCFCFCFAFAFAFCFCFAFADADADADADADAF",
      INIT_0C => X"ADADADADADADADADADADADADADCDADADADADADADADADADADCFADADADADADAFAF",
      INIT_0D => X"ADADADABABABADADABABABABABADABABADADADADADADADADADADADADADADADAD",
      INIT_0E => X"ADADACADADADADADCDCDCDCDCDCDADADADADADADADADADADADADADADADABABAB",
      INIT_0F => X"CDADCDCDCDCDCDCDCDCDADADADADADADADADADCDCDADADADADADADADADADADAD",
      INIT_10 => X"8A8A8A8A88888A8A8A8A8A8A8A8A8AAACDCFCDCDCDCDCDCDCDCDCDCDADADADAD",
      INIT_11 => X"AC8A8A688A8A8A8A8A8A8A8A8A8A8A8A8A8AAAAAAA8A8A8A8A8A8A8A8A8A8A8A",
      INIT_12 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD8A8A",
      INIT_13 => X"8C8C8C8DAD8A8A8A8A8A8B8A8D8A8A8A8A8A8A8A8A8A8A8AADADADADADADADAD",
      INIT_14 => X"8C8D8D8D8D8D8D8D8D8D8D8D8B8B8B8A8B8B8BADABABADAB8D8A8C8D8A8A8A8A",
      INIT_15 => X"6A6A8A6A6A6A6A8A8A6A6A8A8A8A8C8D8A8A8A8A8A8A8A8A8A8A8A8B8A8A8BAD",
      INIT_16 => X"6A6A6A8A6A6A6A6A6A6A6A6848484848486848686A8A8A8A8A8A8A8A8A8A6A6A",
      INIT_17 => X"4848484868686868686868686868686868484868686868686A6A6A6A6A6A6A6A",
      INIT_18 => X"8B8B8D8D8B8B8B8B8B8B8A8A8A8A8A8A8A8A8A8A8A8A8A6A8A8A8A6A8A8A8A8A",
      INIT_19 => X"ADADADADADADADADAD8DADADADADADADADADAB8D8B8B8B8D8D8D8DADADAD8D8B",
      INIT_1A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_1C => X"AFAFADADAFAFADADADCFAFADAFAFAFAFADADADADADADADADADADADADADADADAD",
      INIT_1D => X"CFCFCFCFCFCFAFAFAFADADAFCFCFCDADCDCFADADADCDADADADCFCFCDAFADADAD",
      INIT_1E => X"CFCFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_1F => X"ADADCFCDCDADADCFCFADADADAFCFCFCFAFAFAFAFAFCFCFCFAFAFAFCFCFCFCFCF",
      INIT_20 => X"ADADADADADADADADADADADAFCDCDADADADADADADADADADADADADADADADADADAF",
      INIT_21 => X"ADADAB8BABABABABADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_22 => X"ADADACADADADADCDCDADCDCDCDADADADADADADADADADADADADADADADADAD8BAD",
      INIT_23 => X"CDADADCDCDCDCDCDCDCDCDADADADADADADADADCDCDADADADADADADADADADADAB",
      INIT_24 => X"AA8AAA8A8A8A8A8A8A8A8A8A8A8A8A8AADCDCDCDCDCDCDCDCDCDCDADADADADAD",
      INIT_25 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AACAC8A8A8A8A8A8A8A8A8A8A8AAAAAAAAA",
      INIT_26 => X"ADAD8D8DADADADADADADCFADADADADADADADADADADADADADADADADADADAD8A8A",
      INIT_27 => X"8C8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8CAC8A8A8B8DADADADAD8B",
      INIT_28 => X"8D8D8D8D8D8D8D8D8A8A8D8D8D8D8D8D8D8A8A8A8A8A8B8B8A8A8A8C8A8B8DAD",
      INIT_29 => X"686A6A6A6A6A6A6A6A6A6A8A8A8B8D8D8D8D8A8A8A8A8A8A8A8B8D8A8A8A8D8D",
      INIT_2A => X"6868686A8A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A8A8A8A8A8A8A8A6A6A6A6A",
      INIT_2B => X"484848686868686868484848686868686868686A6A6A6A6A6A6A8A8A6A686868",
      INIT_2C => X"8D8D8D8B8B8B8B8B8B8B8A8B8A8A8A8A8A8A8A8B8B8A8A6A8A8A6A8A8A6A688A",
      INIT_2D => X"ADADADADADADADAD8D8D8D8D8D8DADADADABAB8B8B8B8D8DAD8D8DABAD8D8D8D",
      INIT_2E => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_2F => X"ADADCDCDADADADADADADADADAFADADADADADADADADADADADADADADADADADADAD",
      INIT_30 => X"AFAFAFADADADADADCDCFCDADADADADADADADADADADADADADADADADADADCDADAD",
      INIT_31 => X"CFCFAFCFCFAFAFAFAFAFAFAFAFCDCDCDCDCFCFADCFCFCFCFADCFCFADADADADAD",
      INIT_32 => X"CFCFCFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_33 => X"AFAFCFCFCDADADADCFCFCFCFCFCFCFCFAFAFAFAFAFCFCFCFAFCFCFCFCFCFCFCF",
      INIT_34 => X"ADADADADADADADADCDCFCFCFCDADADADADADADADADADADADADADADADADADADAF",
      INIT_35 => X"8BADABABABABABABABABADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_36 => X"ADADADADCDADADADADADCDCDADADADADADADADADADADADADADADADADADADADAD",
      INIT_37 => X"CDCDCDCDCDCDCDCDCCCDCDADADADCDCDADADADCDCDADADADADADADADADCDABAB",
      INIT_38 => X"ACAA8A8A8A8A8A8A8A8A8A8A8A8A8AAAADCDCDCDCDCDCDCDCDCDCDADADADADAD",
      INIT_39 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8AAC8AAC8A8A8A8A8A8A8A8A8A8A8AACACAAAA",
      INIT_3A => X"8D8DADADADADADADCDCDADADADADADADADADAD8D8B8BADADADAD8D8A8A8A8C8D",
      INIT_3B => X"8A8A8A8A8A8A8AAA8A8A8A8A8A8C8A8A8A8A8A8A8AACADAA8A8B8D8D8D8D8D8B",
      INIT_3C => X"8D8C8A8A8B8D8B8B8A8BADAD8D8D8D8D8D8D8D8C8A8A8B8A8A8A8A8A8A8C8A8A",
      INIT_3D => X"8A8A8A6A6A8A8A8A8A8A6A8A8A8A8B8BAD8D8A8A8A8A8DAD8B8D8D8B8A8D8D8D",
      INIT_3E => X"6A68688A8A8A6A6A6A8A8A8A8A8A8A8A8A8A6A686A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_3F => X"46464648484868686868484868686A686868686A6A6A686A6A6A8A8A6A68686A",
      INIT_40 => X"8D8D8D8B8B8A8A8B8A8A8A8A8A8A8A8A8A8A8A8A8B8B8A6A8A8A8A8A68686A6A",
      INIT_41 => X"ADAD8D8D8DADADADAD8D8B8D8D8D8D8D8D8D8B8D8D8D8D8D8D8D8D8B8B8D8D8D",
      INIT_42 => X"ADADADADADADADADADADADADADADADADADAD8DADADADADADADADADADADADADAD",
      INIT_43 => X"ADADADAFAFADADADADADAFADADADADADADADADADADADADADADADADADADADADAD",
      INIT_44 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAF",
      INIT_45 => X"CFCFCFCFCFCFCFADADCDADADCFCFCDCFCFCFCFCFCFAFADADCDCFADADADADADAD",
      INIT_46 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_47 => X"AFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFADAFAFAFCFCFAFCFCF",
      INIT_48 => X"CFCFADADADADADCDCDCDCDCFCDADADADADADADAFADADADADADADADADADADAFAF",
      INIT_49 => X"ADADABABADAB8B8B8D8DADADADADADADADADADADADADADADADADADADADCFCFCF",
      INIT_4A => X"ADCDADADADADADADADADADCDADADADADADADADADADADADADADADADADADAD8DAD",
      INIT_4B => X"ADADCDCDCDADCDADCDCDADADADADADACADADADADADADADADADADADADADADACAD",
      INIT_4C => X"8A8A8A8A8A8A8A8A8A8AAA8A8A8AAA8AADCDCDCDCDCDADADCDCDCDCDADCDCDCD",
      INIT_4D => X"AD8AAAAC8A8A8AAAAA8A8A8A8A8A8A8A8A8A8AAA8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_4E => X"ADADADADADADADADADADADADADADADADADADADAD8BADADADADAD8D8D8D8DACAC",
      INIT_4F => X"8A8A8A8AAD8A8A8B8A8A8AABABAB8B8A8AADAD8D8D8A8A8D8A8A8A8A8AABABAB",
      INIT_50 => X"8A8A8A8A8A8BAD8B8D8DADADADADADAD8DAD8D8C8D8D8A8A8A8A8A8A8A8A8A8A",
      INIT_51 => X"8A8A8A8A8A8A8A8A8A8A8A6A6A6A8A8A8A8AAD8D8A8A8C8D8D8C8B8B8B8B8DAD",
      INIT_52 => X"6A6A6A8A8A8A6A6A8B8A8A8BAB8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_53 => X"46464848484848686868686868686868484868686A6A6A6A6A6A8A6A68686A6A",
      INIT_54 => X"8A8B8B8B8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8A8A8A8A6A6A8A68686A6A",
      INIT_55 => X"ADAD8D8D8D8D8D8D8D8D8D8DAD8DADAD8D8DAD8D8D8D8D8D8D8B8B8B8B8B8B8B",
      INIT_56 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_57 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_58 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAFAFAF",
      INIT_59 => X"AFAFAFAFCFCFCFCFCFAFADADCFCFCFCDCFCFCFCFAFAFAFAFADCFADADADCDADAD",
      INIT_5A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_5B => X"ADAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFADADADADADAFCFCFCFCF",
      INIT_5C => X"CFCFADADADCDCFCFCDCFCFCFCDADADADADADADADADADADADADADADADADADADAD",
      INIT_5D => X"ADADAAAAADADABAB8D8DADADADADADADADADADADADADADADADADADCDCFCFCFCF",
      INIT_5E => X"ADADADADADADADADADADCDCDCDADADADADADADADADADADADADADADADADADADAD",
      INIT_5F => X"CDADADADADADCDADADADADADADADACACADCDCDADADADADADADADADADADADACAD",
      INIT_60 => X"8A8A8AAA8A8A8A8AAA8A8A8AAAAAADAAADCDCDCDCDCDADADCDCDCDCDADCDCDCD",
      INIT_61 => X"8AAAADAC8A8A8A8A8A8A8AAAAA8A8AAA8A8AAC8A8A8A8A8AAA8A8A8A8A8A8A8A",
      INIT_62 => X"ADADADADADADADADADADADADADADADADADADADAD8B8BAD8BADAB8B8B8DADADAC",
      INIT_63 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AADAD8A8AAD8D8A8A8A8A8A8B8B8B8BAD",
      INIT_64 => X"8A8A8A8A8D8DADAD8D8D8DADADADADAD8C8C8C8DADADADAD8B8A8A8A8A8A8A8A",
      INIT_65 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8B8B8A8A8A8A8A8A8A8A8C8A8B8D8B8B8BAD",
      INIT_66 => X"8A6A6A6A8A8D8D8D8D8D8D8D8D8D8D8D8D8D8A8A8A8A8A8A8A8A8B8B8A6A8A8A",
      INIT_67 => X"686868686868686868686868686868686868686A6A6A6A6A8A6A6A6A6A6A6A8A",
      INIT_68 => X"8A8A8B8B8B8A8A8A8A8A8A8A6A6A6A6A8A8A8A8A8A8A8A8A8A8A8A6A6A6A6A6A",
      INIT_69 => X"ADADAD8D8D8D8D8D8D8D8D8D8D8DADAD8DAD8D8D8D8D8D8D8B8B8B8B8D8D8B8B",
      INIT_6A => X"ADADADADADADADADADADADADADADAD8DADADADADADAD8D8DADADADAD8D8DADAD",
      INIT_6B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6C => X"ADADADADADADADAFADADADADADADADADADADADADAFADADADADADADADADAFAFAD",
      INIT_6D => X"ADADADADAFCFCFCFCFCFADAFCFCFCFCFAFAFADAFAFADADADADADADADAFADADAD",
      INIT_6E => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAD",
      INIT_6F => X"ADAFAFAFAFAFAFAFCFCFCFCFADADADADADCFCFCFCFCFAFAFAFAFAFCFCFCFCFCF",
      INIT_70 => X"AFADADAFCFCFCFCFCFCFCFCFCFCFADADADADADADADADADADADADADADADADADAD",
      INIT_71 => X"ADADABABADADABABADADADADADADADADADADADADADADADADADADCDCFCFCFCFAD",
      INIT_72 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB",
      INIT_73 => X"CDCDADADACADADADADADADADADCDCDCDCDCDCDCDCDCDADADADCDADADADADACAD",
      INIT_74 => X"ABAA8AAC8AAC8A8A8A8A8A8A8AABABABADCDCDCDCDCDADADCDCDCDCDADCDCDAD",
      INIT_75 => X"8AADAD8D8CACAC8A8A8A8A8A8A8A8A8A8A8A8A8A888A8AAAADADAC8A8A8A8A8A",
      INIT_76 => X"ADADADADADADADADADADADADADADADADADADADADADACADADADADAB8A8B8A8A8A",
      INIT_77 => X"8A8A8A8B8B8A8A8A8A8A8A8A8A8A8A8A8A8A8AADAD8A8A8A8D8D8D8D8D8D8DAD",
      INIT_78 => X"ADADADADADAD8D8D8D8D8DADADADADADADADADADAD8B8A8A8A8A8A8A8AAAAAAA",
      INIT_79 => X"8A8A8A8A8A8A8A8A8D8D8D8D8D8D8A8A8A8A6A6A8A8A8A8A8A8A8B8B8B8A8A8A",
      INIT_7A => X"6A6868688A8A8A8A8A8C8D8D8D8DAD8D8D8D8D8D8D8D8D8B8D8D8D8A8A6A8A8A",
      INIT_7B => X"6868686868686868686868686868686868686868686868688A8A6A6A8A8A6A6A",
      INIT_7C => X"8A8A8B8B8B8A8A8A8A8A8A6A6A6A6A6A8A8A8A8A6A6A6A8A8A8A6A6A6A6A6A6A",
      INIT_7D => X"ADADADADAD8D8D8D8D8D8D8D8D8B8DAD8D8B8B8B8B8D8D8D8B8B8B8D8D8D8D8B",
      INIT_7E => X"ADADADADADADADADADADAD8D8D8D8D8DADADADADADAD8D8DADAD8D8D8D8D8D8D",
      INIT_7F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => DOPBDOP(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(72),
      ENBWREN => enb_array(72),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(17),
      I2 => addra(18),
      I3 => addra(16),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\,
      O => ena_array(72)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(17),
      I2 => addrb(18),
      I3 => addrb(16),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\,
      O => enb_array(72)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized89\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized89\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized89\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 73 to 73 );
  signal enb_array : STD_LOGIC_VECTOR ( 73 to 73 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"ADADADADADADADADADADADADADAFAFAFADADADADADADADADADADADADADADAFAD",
      INIT_01 => X"ADADADADADAFCFCDCFAFAFAFADADADCFAFADADADADADADADADADADADADADADAD",
      INIT_02 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFADAD",
      INIT_03 => X"ADADADADADADADADADADADADADADADADADADADAFAFAFAFCFCFCFCFCFCFCFCFCF",
      INIT_04 => X"ADADADAFAFAFADAFCFCFADCFCFCFCFADADADADADADADADADADADADADADADADAD",
      INIT_05 => X"AAADABABABABABADADADADADADADADADADADADADADADCDCDADCDCDCDADADADAD",
      INIT_06 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB",
      INIT_07 => X"CDCDCDCDADADADADADADCDADADADCDCDADCDCDCDADADADADADADADADADADACAD",
      INIT_08 => X"8A8A8A8A8A8A8A8A8A8A8A8A8AAA8A8ACDCDCDCDCDADADADCDCDCDCDADCDCDAD",
      INIT_09 => X"8A8A8A8A8C8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_0A => X"8D8D8B8B8B8DADADADADADADADADADADADADADADAD8C8CADADAB8A8AADAB8A8A",
      INIT_0B => X"8A8A8A8A8A8A8A8A8A8A8A8C8A8A8A8A8A8A8A8A8A8A8A8A8A8A8D8D8DADADAD",
      INIT_0C => X"ADADADADADAD8D8D8D8DADADADADADADADAD8A8A8A8A8A8A8A8A8AAAAAADADAB",
      INIT_0D => X"8A8A8A8A8A8A8C8C8C8A8A8A8C8C8A8A8A6A6A6A8A8A8A8A8A8A8B8B8B8A8BAD",
      INIT_0E => X"6A6A8A8A8D8D8D8D8D8D8D8D8D8D8D8DAD8D8A8A8B8DADADAD8D8A8A8A8A8A8C",
      INIT_0F => X"48686868686868486868686868686868686868686848686868688A8A8A8A8A8A",
      INIT_10 => X"8B8B8B8B8B8B8B8A8A8A6A6A6A6A6A6A6A6A6A6A6A6A6A6A8A8A6A6A6A6A6A6A",
      INIT_11 => X"ADADADAD8D8D8D8DAD8D8D8D8D8D8D8D8B8B8B8B8B8D8D8D8B8B8B8B8B8D8D8B",
      INIT_12 => X"ADADADADADADADADADADADAD8D8D8D8D8D8DADADADADADADADAD8D8D8D8D8D8D",
      INIT_13 => X"ADADADAFADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_14 => X"ADADADADADADADADADADADADADAFAFAFAFAFAFADADADADADADADADADADADADAD",
      INIT_15 => X"ADADADADADADAFCDAFADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_16 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFADADADAD",
      INIT_17 => X"ADADADADADADADADADADADADADADADADADADADADADADAFCFCFCFCFCFCFCFCFCF",
      INIT_18 => X"ADADADAFAFADADADADADADADADADADADCDCDCDADADADADADADADADADADADADAD",
      INIT_19 => X"AAAAADADABABADADADADADADADADADADADADADADADCDCDCDCDCDCDADADADADAD",
      INIT_1A => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAB",
      INIT_1B => X"CDCDCDCDCDADADACADCDADADADADADADACADADADADADADADADADADADADADADAD",
      INIT_1C => X"8A8A8A8A8A8A8A8A8A6888886868468ACDCDCDADCDADADCDCDCDCDCDADADCDAD",
      INIT_1D => X"8A8A686A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AACAC8A8A8A8A8A8A8A8A8A8A8A",
      INIT_1E => X"8B8B8D8DADAD8D8D8B8DADADADADADADAD8B8BAD8B8A8A8B8A8A8AAAAAAA8A8A",
      INIT_1F => X"8C8A8A8A8A8A8A8A8A8AACADAD8C8CACAD8A8A8A8A8A8A8A8AABADADAD8D8D8D",
      INIT_20 => X"ADADADADAD8D8D8D8D8D8B8B8A8BADAD8A8A8A8A8A8A8A8A8A8CADADACADAD8B",
      INIT_21 => X"8A8A8A8A8A8A8A8A8A8A6A6A8A8A8A8A8A8A8A8A8A8C8A8A8A8D8D8D8B8D8D8D",
      INIT_22 => X"8A8A8A8D8D8D8B8DADADADADADADAD8DAD8B8A8A8BADADADAD8D8A8A8A8A8C8A",
      INIT_23 => X"48686868686848486868484848686868686868484646466868688A8A6A8A8A8A",
      INIT_24 => X"8D8D8D8B8B8B8B8B8A8A8A8A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_25 => X"ADADADADAD8DAD8DADADAD8D8D8D8D8D8B8B8B8B8B8D8D8D8D8D8D8B8D8D8D8B",
      INIT_26 => X"ADADADADADADADADADADADAD8D8D8D8D8D8DADADADADADADADAD8D8D8D8D8D8D",
      INIT_27 => X"ADAFAFADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_28 => X"ADADADADADADADADADADADADADAFAFADAFAFAFADADADADADADADADADADADADAD",
      INIT_29 => X"ADAFADADADADAFAFADADADADADADADADADADADADADADADADADADADADADAFADAD",
      INIT_2A => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFADADAFAFAD",
      INIT_2B => X"AFADADADADADADADADADADADADADADADADADADADADADAFCFCFCFCFCFCFCFCFCF",
      INIT_2C => X"ADADADADADADADADADADADADADADADADCDCFCFCFAFADADADADADADADADADADAD",
      INIT_2D => X"ADADABADABADAB8AAAAAABADADADADADADADADADADCDCDCDCDCDADADADADADAD",
      INIT_2E => X"ADADADADADADADADADADADADADADADADADADADCDADADADADADADADADADADADAB",
      INIT_2F => X"CDCDCDADCDADADADCDADADADADADADADADADADADADADADADADADADADADADADCD",
      INIT_30 => X"8A8A8A8AAAAA8A8A8A688A88686866AACDADADADADADADCDCDCDCDADADADADAD",
      INIT_31 => X"8A8A68688A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AADACAAAA8A8A8A8A8A",
      INIT_32 => X"ADADADADADAD8D8A8A8AADADADADADAD8D8B8B8B8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_33 => X"8AADADADAA8AAAAA8AAAAAADACACADADADADACACADADADADADADADADADADADAD",
      INIT_34 => X"8A8A8A8B8B8B8B8D8B8B8B8B8D8D8D8DABADAB8A8A8A8A8A8DADADADAD8D8DAD",
      INIT_35 => X"8A8A8B8A8A8A6A6A8A6A6A6A6A8A8A8AAB8B8B8B8A8A8A8B8B8B8D8D8D8D8D8D",
      INIT_36 => X"8A8A8A8A8B8B8B8D8B8B8BADADADADAD8B8A8BADADADAD8B8B8A8A8A8A8C8D8D",
      INIT_37 => X"4848486868484848484848484868686868686848484868686A6A6A6A68688A8A",
      INIT_38 => X"8B8B8B8B8B8B8B8A8A8A8A8A8A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_39 => X"ADAD8D8D8D8DADADADAD8DAD8D8D8D8D8B8BAB8D8D8D8D8DADAD8D8D8D8D8D8B",
      INIT_3A => X"ADADADADADADADADADADADADAD8D8D8DADADAD8D8D8DADAD8DADADADAD8D8D8D",
      INIT_3B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3C => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3D => X"AFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADADADAFADADAFAFADAD",
      INIT_3E => X"CFCFCFCFCFCFCFCFCFCFCFAFAFCFCFCFCFCFCFAFCFCFCFCFCFCFAFADAFAFAFAF",
      INIT_3F => X"AFADADADADADADADADADADADADADADAFADADADADADADCFCFCFCFCFCFCFCFCFCF",
      INIT_40 => X"ADADADADADADADADADADADADADADADADADCDCFCFCFAFADADCFCFAFAFAFAFAFAF",
      INIT_41 => X"ADADADADAAAB8B8AAAAAAAABADADADADABADADADADADCDCDADADADADADADADAD",
      INIT_42 => X"ADADADADADADADADADADADADADCDADADADADCDCDCDADADADADADADADADADADAD",
      INIT_43 => X"ADCDADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_44 => X"8A8A8A8A8868686846466868686868ACCDADADADADADADCDADADADADADADADAD",
      INIT_45 => X"8A8A8A8A8A8A8A8A8A8A8AAAAA8A8A8A8A8A8C8A8A8A8AAAADAAAA8A8A8A8A8A",
      INIT_46 => X"ADAD8D8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A",
      INIT_47 => X"ADADADADADADADADADADADAD8DADADADADADADADADADADADADADADADADADADAD",
      INIT_48 => X"8B8B8B8B8B8B8B8B8B8D8D8D8D8D8D8DABABADADADADADADADADADADAD8D8DAD",
      INIT_49 => X"8D8D8B8A8A8A8A8A8A8A8A8A8A8A8A8A8B8B8A8A8A8A8A8B8B8B8A8C8D8B8B8B",
      INIT_4A => X"6A6A6A6A6A8A8A8A8A8A8B8A8A8A8B8B8A8A8A8B8D8D8A8A8A8A8A8A8A8A8A8D",
      INIT_4B => X"4646466668686868686868486868686868686868686A6A6A6A6A6A684848686A",
      INIT_4C => X"8B8B8B8B8B8B8B8B8A8A8A8A8A8A6A6A8A8A8A8A8A8A8A8A6A8A8A8A8A8A6A6A",
      INIT_4D => X"8D8D8D8D8D8DADAD8D8D8D8DAD8D8D8D8DADADAD8D8D8CAC8D8D8D8D8D8D8B8B",
      INIT_4E => X"ADADADADADADADADADADADADADADADADADADAD8D8D8D8DADADADADADADAD8D8D",
      INIT_4F => X"ADADADADADADADADADADADADADADADAD8DADADADADADADADADADADADADADADAD",
      INIT_50 => X"AFADAFAFADADADAFADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_51 => X"AFAFAFAFAFAFAFADADADADADADADADAFAFADADAFAFAFAFAFADAFAFADAFAFADAD",
      INIT_52 => X"CFCFCFAFAFAFAFAFAFAFAFAFCFCFCFCFAFAFAFCFCFCFCFCFCFCFAFAFAFAFAFAF",
      INIT_53 => X"AFAFADADADADADADADADADADADAFAFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_54 => X"ADADADADADADADADADADADADADADADADADCDCFCFCFAFAFCFCFCFCFCFAFAFAFAF",
      INIT_55 => X"ADAAAAAAAA8B8D8DAAADADAAADADAD8BADADADADADADADCFADADADADADADADAD",
      INIT_56 => X"ADADADADADADADADADADADADADADCDCDADCDCDCDCDADADADCDADADABADADADAD",
      INIT_57 => X"ADADADADCDCDCDCDADADADADADADCDCDCDADADADADADADADADADACADADADACAD",
      INIT_58 => X"8A8A8A886866464646464646666668ADCDADADADADADADCDADADADADADADADAD",
      INIT_59 => X"8A8A8A8A8A8A8A8A8A8AAAAAAA8A8A8A8A8A8A8A8A8A8A8A8A888A8A8A8A8AAA",
      INIT_5A => X"ADADAD8A8A8A8A8A8B8A8A8A8A8A8A8A8A8A8A8A686A6A6A6A8A8A8A686A8A6A",
      INIT_5B => X"ADADADADADADADADADADADADADADADADADAFADADADADADADADADADAD8D8DADAD",
      INIT_5C => X"8A8B8D8B8B8B8D8D8D8D8DAD8D8D8B8B8A8A8BAD8D8A8A8DABADADADADAD8DAD",
      INIT_5D => X"8A8A8A8A8BABAB8A8A8A8A8A8A8A8A8A8B8A8A8B8B8B8B8A8B8A8A8A8A8A8A8A",
      INIT_5E => X"6A6A6A6A6A6A6A6A6A6A6A68686A8A8B8D8C8C8A8A8A8C8C8A8A8A8A8A8A8A8A",
      INIT_5F => X"464646666868684668686868686868686868686A6A6A6A8A8A6A684848486868",
      INIT_60 => X"8C8C8A8B8B8A8A8A8A8A8A8B8B8B8A8A6A6A6A8A8A8A8A8A8A8A8A8A6A6A6A68",
      INIT_61 => X"ADADADADADAD8D8D8D8D8D8D8D8D8D8D8D8BABAD8D8D8D8D8D8D8D8D8D8D8D8B",
      INIT_62 => X"ADADAD8D8D8D8D8DADAD8D8D8D8DADADADADADAD8DADADADADADADAD8D8D8D8D",
      INIT_63 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_64 => X"AFAFAFADADCDCFCFCDCFAFADADADADADADADADADADADADADADADADADADADADAD",
      INIT_65 => X"ADADADADADAFCFCDCFCFCFCFCDCFCFCFCFCFCFAFAFAFCFCFAFAFAFAFAFAFAFAF",
      INIT_66 => X"CFAFCFCFAFAFAFAFAFAFAFAFCFCFCFCFAFCFCFAFAFAFAFAFAFAFAFAFAFAFAFAF",
      INIT_67 => X"AFAFAFADADADADCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_68 => X"ADADADADADADADADADADADADADADADCFADAFAFAFAFAFAFAFCFCFCFCFCFCFCFCF",
      INIT_69 => X"ACACACAC8AAAAD8AABADABAAADADABADADABADADADADCFADAFADADADADADADAD",
      INIT_6A => X"ADADADCDCDADADADADADADADADADCDCDCDADADCDCDADADADADADADADADADADAD",
      INIT_6B => X"ADADADCDCDADADACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_6C => X"8A6868888868686868464646666668ADADADADADADADADADCDCDADADADADADAD",
      INIT_6D => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8AAA8A",
      INIT_6E => X"AD8B8A8A8A8A8A8AAB8A8A8A8A8A8A8A8A8A8A8A88688A688A8A8A8A8A8A8A8A",
      INIT_6F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8A8A8C8D8D",
      INIT_70 => X"8A8A8A8A8D8D8D8D8B8D8D8D8D8D8C8A8B8B8B8B8B8A6A686A8DADADAD8C8A8A",
      INIT_71 => X"8A8A8A8A8A8D8B8A8B8A8B8A8B8D8A8B8A8B8B8A8A8A8A8A8A68688A8A8A8A8A",
      INIT_72 => X"8B8B8A8A6A6A6A6A6A6A6A686A6A6A8A8A8B8D8D8D8D8D8B8B8B8A8A8A8A8B6A",
      INIT_73 => X"4646464848484646464648464648686868686A6A6A6A6A6A6A6A686868686A8A",
      INIT_74 => X"8D8B8B8B8B8B8B8A8A8A8A8A8A8A8A8A6A8A6A8A8A8A8A8A8A8A8A6A6A6A686A",
      INIT_75 => X"ADADADADAD8D8DAD8D8D8D8D8D8D8D8DADADADAD8D8D8D8D8B8D8D8D8D8D8B8B",
      INIT_76 => X"ADAD8D8DADADADADADAD8D8D8D8DADADADADADADADADADADAD8D8D8D8D8D8D8D",
      INIT_77 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_78 => X"AFADADADADCDCFADADADAFADADADADADADADADADADADADADADADADADADADADAD",
      INIT_79 => X"ADADAFADAFCFCFCFCFCFCFADADCDCDCDADADAFAFAFAFCFCFAFAFAFAFADAFAFAD",
      INIT_7A => X"AFAFAFAFAFAFAFAFAFAFAFCFCFCFCFCFCFCFCFAFAFAFAFAFAFAFAFAFADADADAD",
      INIT_7B => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCF",
      INIT_7C => X"ADADADADADADADADADADADADADADADADAFADADADAFAFAFAFCFCFCFCFAFCFCFCF",
      INIT_7D => X"ADADADABABABABAB8AABADADADADABABADADADADADCFCFADADADADADADADADAD",
      INIT_7E => X"ADADCDCDCDADADADADADADADCDADCDCDCDADADCDCDCDADADADADADADADADADAD",
      INIT_7F => X"ADADADCDCDADADADACADADADADADADACADADADADADADADADADADADADADADADAD",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(73),
      ENBWREN => enb_array(73),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(12),
      I1 => addra(14),
      I2 => addra(15),
      I3 => addra(13),
      I4 => addra_14_sn_1,
      O => ena_array(73)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(12),
      I1 => addrb(14),
      I2 => addrb(15),
      I3 => addrb(13),
      I4 => addrb_14_sn_1,
      O => enb_array(73)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  port (
    \douta[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\ is
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"0000000000000007FFFFFFFFFFFFFFFFFFF7098340C000000100000000000000",
      INIT_01 => X"00000000000000180000000000000000000000000000000000000007E0000000",
      INIT_02 => X"FFE000006080000000000000000E000000000FE3FFFFE0000000060000004003",
      INIT_03 => X"000000000000000000000007F800000000000000000017FFFFFFFFFFFFFFFFFF",
      INIT_04 => X"00000003FFFFE000000003000000000000000000000000000000000000000000",
      INIT_05 => X"0000000000003FFFFFFFFFFFFFFFFFFFFFC0C004200001810000000000D83E00",
      INIT_06 => X"00000000000000000000000000000000000000000000000000000007F8030000",
      INIT_07 => X"FF6E828180000100000000000081100000000000FFFFF00000000100E0000000",
      INIT_08 => X"000000000000000000000003F8020000000000000004FFFFFFFFFFFFFFFFFFFF",
      INIT_09 => X"000000003FFFF000000000038020000000000000000000000000000000000000",
      INIT_0A => X"0000070000FFFFFFFFFFFFFFFFFFFFFFFFFE0F01870000000000000000C10000",
      INIT_0B => X"0000000000000000000100000000000000000000000000000000000120000001",
      INIT_0C => X"FFF907C007800000000000000004E00F0000000003FFF0000000000000000000",
      INIT_0D => X"00000000000E00000000000000000001000007C03BFFFFFFFFFFFFFFFFFFFFFF",
      INIT_0E => X"00000000001FF000000000000000C00000000000000000000000000000000000",
      INIT_0F => X"000007FEFFFFFFFFFFFFFFFFFFFFFFFFFFE5FF0006800000000000001880003E",
      INIT_10 => X"0000001C00000000000000000000800000000000000F00010000000000000001",
      INIT_11 => X"FFFE8000227800000000000F900003FC00000000000FF800000000000000E000",
      INIT_12 => X"000000000000000000100000000C00010000FFCFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_13 => X"800000000004F800000000100000E00000000000040000000000000000000000",
      INIT_14 => X"0000FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF1E80367800000000000018000100",
      INIT_15 => X"000000006000000000000000000000000000000000000000000000001E000000",
      INIT_16 => X"FFFF98100018E080000001000280080080000000000000000000000C00000000",
      INIT_17 => X"0000000000000000000000001F0000000078FFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_18 => X"0000000000000000000000060000000000000000000000000000000000000000",
      INIT_19 => X"00E17FFFFFFFFFFFFFFFFFFFFFFFFFFF7FFF007F000000800000000003000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000007000003",
      INIT_1B => X"D8E603C200000000000000000000070000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000101F37FFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INIT_1D => X"0000000000000000000000000000000000000000000000810100000000000000",
      INIT_1E => X"01FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFE00000000000000000000000000000",
      INIT_1F => X"0000000000000003018000000000000000000000000000000000000000000003",
      INIT_20 => X"FFFC000000000000000000000000000000000000800000000000000000000000",
      INIT_21 => X"0000000000000000000380000000000F037FFFFFFFFFFFFFFFFFFFFFFFFF9FFF",
      INIT_22 => X"0000000000000000000000000000000000000000000000000180000000000000",
      INIT_23 => X"037FFFFFFFFFFFFFFFFFFFFFFFFC83FFFF000000000000000000000000000000",
      INIT_24 => X"000000000000000000C0000000000000000000000000000000C0C0000000001F",
      INIT_25 => X"9C00000000000009000000000000000000000000000600000000000000000000",
      INIT_26 => X"000000000000000000000000000000FF03FFFFFFFFFFFFFFFFFFFFFFFFFFFFFC",
      INIT_27 => X"0000000080000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0CFFFFFFFFFFFFFFFFFFFFFFFFFFFFE000000000000000000000000000000000",
      INIT_29 => X"000000000000000000000000000000000000000000000000000000000000000F",
      INIT_2A => X"0000000000000000000000000000000000000000800000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000F4FFFFFFFFFFFFFFFFFE7FFFFFFFFFF00",
      INIT_2C => X"0000000300000000000000000000000000000000000400000000000000000000",
      INIT_2D => X"6FFFFFFFFFFFFFFFFFEFFFFFFFFFFF3001000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000003607",
      INIT_2F => X"0100000000000010080000000000000000000003000400000000000000000000",
      INIT_30 => X"00000000000000000000000000007F0F7FFFFFFFFFFFFFFFFEFFFFFFFFFFFFE7",
      INIT_31 => X"0000000000000000000000000000000000000000003000000000000000000000",
      INIT_32 => X"FFFFFFFFFFFFFFFFFEFFFFFFFEFEFEE000000000000060000000000000000000",
      INIT_33 => X"000000E00000000000000000000000000000000000000000000000000000780F",
      INIT_34 => X"00000000000000000003C000000000000000000000000000C000000000000000",
      INIT_35 => X"00000000000000000000000000000000FFFFFFFFFFFF0FFFFFFFFFFFFFFEFFC0",
      INIT_36 => X"0000000C400002238C8C000000000000000000C0000000000000000000000000",
      INIT_37 => X"BFFFFFFFFFFFC7FFFFDFFFFFED90000000000000000000000000000000000000",
      INIT_38 => X"000000C000000000000000000000000000000000000000000000003F0001E000",
      INIT_39 => X"000000000000000000180000000000000000001EC00000C8F282000000000000",
      INIT_3A => X"00000000000000000000003F0000F004FFFFFFFFFFFFFFFFFFFFFFFF7F380000",
      INIT_3B => X"0000001F000000D8760000000000000000000000000000000000000000000000",
      INIT_3C => X"FFFFFFFFFFFFFFFF7FFFFFFF0FF8008004000000003C00000000000000000000",
      INIT_3D => X"0000000000800000000000000000000000000000000000000000000000004107",
      INIT_3E => X"00000001C57F800001000000000000000000003F3000007C3630000000000000",
      INIT_3F => X"0000000000000000000000000000038FFFFFFFFFFFFFFFFC7FFFFFFC0E000001",
      INIT_40 => X"0000600FC000007C063100000000000000000000000000000000000000000000",
      INIT_41 => X"FFFFFFFFFFFFFFFFFDFFFF0C1E00000000000007EFF100000000000000000000",
      INIT_42 => X"000000000000000000000000000000000000000000000000000000000000003F",
      INIT_43 => X"00000008E0200000000000000000000000040080008000FC02C0060000000000",
      INIT_44 => X"000000000000000000000000000000FF007FFFFFFFFFFFFFFFFFFFCF20000006",
      INIT_45 => X"00000000080000E8000000000000000000000700000000000000000000000000",
      INIT_46 => X"CFFFFE03E7FFFFFFFFFFFFFFF800000E00010001C0030000C000000000000000",
      INIT_47 => X"00000000000020000000000000000000000000000000000000000000000001F3",
      INIT_48 => X"010000000387000000000000000000000004E880080000C00000800000000000",
      INIT_49 => X"0000000000000000800000000000000FFFFFF00001FFFFFFFFFFFFFFF000003E",
      INIT_4A => X"003000C0000F8162100000000000000000000060000000000000000000000000",
      INIT_4B => X"7FFFF0000CFFFFF3FF19FFFEC00000B8088000001F07C0000000000000000000",
      INIT_4C => X"000008E00000000000000000000000000000000000000003E000000000000007",
      INIT_4D => X"1E00808FE00F00000000000000000000000001000F1B01F81C08000000000000",
      INIT_4E => X"0000000000000000C000000000000007388FFEC1CFFFFFFFFFF8FFF000006000",
      INIT_4F => X"000000001C0C003C180000000000000000000000000000000000000000000000",
      INIT_50 => X"001F7FE07FFE7FFFFFFF7F800000FC00C000001FC0000000C000000000000000",
      INIT_51 => X"0000000000000800000000000000000000000000000000000000000000000003",
      INIT_52 => X"0000003F000000005C0000000000000000000000388C001F0000000000000000",
      INIT_53 => X"000000000000000000000000000000E30011FFE7FF003FFFFFFF1F000000008E",
      INIT_54 => X"000000E1C19F8007000000000000000000000000000000000000000000000000",
      INIT_55 => X"00000FFFCC000FFFF2F07E00013C018000007FF03C000000000C400000003000",
      INIT_56 => X"00000000000100000000000000000000000000000000000000000000000000FF",
      INIT_57 => X"00007C303000007E011F40000003E800000000C0390000000000000000000000",
      INIT_58 => X"0000000000000000000000000000E7FF0000007FF8001F7FFFFFFC0C0C180600",
      INIT_59 => X"0000008038000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0007FCFFF000FF3FFFFF800C0000000102007010001A000F0137000000038800",
      INIT_5B => X"0F0000000000000000000000000000000000000000000000000000000078F77F",
      INIT_5C => X"38010020003800FB0077E00001FF880000000000C08000000000000000000040",
      INIT_5D => X"00000000000000000000000000F93F7F000FFFFFE17FFFE3E0FC080D0103C001",
      INIT_5E => X"00000000C4800000000000000000000004000000000018000000000000000000",
      INIT_5F => X"011FFFFFFFFFFFFF00F8004F0003C000F8FC04000038C01B0103C0007FFFD000",
      INIT_60 => X"000000000000300000000000000000000000000000000000000000400DCF0E77",
      INIT_61 => X"F1EFFF3DB19C00FD00800009FFF7E000000180022C0000000000000000000000",
      INIT_62 => X"0000000000000000000000003F077EFF039FFFFC3FFFFFFF007C0F761807000F",
      INIT_63 => X"0000800200000000000000000000000000000000004020000000000000000000",
      INIT_64 => X"07FFFFFEFFFFFFE700F000000000003E1C07F719FFFFE020080000FF7F97E000",
      INIT_65 => X"000000000000000000000000000000000000000000000000000000003F0FFFFF",
      INIT_66 => X"001FDC07FFFFF0F034000FFFFE3EC00000000002000000000000000000000000",
      INIT_67 => X"0000000000000000000000003FFFFFFF1FFFF19FFFFFFFE00080010001800078",
      INIT_68 => X"0000000300000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"EFFF301FFFFFFFF007F0110003014160203FBFCFFFFFFFE070000FFFFFFFC000",
      INIT_6A => X"000000000000000000000000000000000000000000000000000000001FFFFFFF",
      INIT_6B => X"7FFCFE6FFFFFFFFF00000FFFFBFF800000000003000000000000000000000000",
      INIT_6C => X"0000000000000000000000001FFFFFFF7FFE1FFFFFFFFEFFE7BF981000010000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"3FFF1FFFFFFFFEDFFFFFFC00E00000063FF07F7FFFFFFE3F00007FFFFD9B0000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000007FFFFFF",
      INIT_70 => X"0427FFFFFFFEDC3000003EFFF803800000000000000000000000000000400000",
      INIT_71 => X"000000000000000000000000061FFFFF3FFFBFFFFFFFFEFFFFFFFEC07B80030E",
      INIT_72 => X"0080001000000000C00000000000000000000000000000400000000000000000",
      INIT_73 => X"07FFFFFFFFFFFF7FFFFFF0DC7980810001E6FFFFFFFFFC0000001FFFF0FFC000",
      INIT_74 => X"000000000000010000000000000000000000000000000000000000000081FFFF",
      INIT_75 => X"07FF7FFFDFD7FE0000C0FFFC30FF8000C0010000001000000000000000000000",
      INIT_76 => X"000000000000000000000000008CFFFF7FFFFFFFFFFFF8FFBFCF1707F3FFF800",
      INIT_77 => X"C000000000080000000000000000000000000000000003C00000000000000000",
      INIT_78 => X"FFFFFFFFFFFFFFFFFFFF1FC67FE0F58005F3FEFFFFBFFC003FD8FFFFFCBC8000",
      INIT_79 => X"000000C0000001C00000000000000000000000000000000000000000007EFFFF",
      INIT_7A => X"0300FFFFFF9F803BFFFFFFFFFFF0000000000000000400000000000000000000",
      INIT_7B => X"000000000000000000000000007EFFFFFFFFFFFFFFFF3FFFFFFFFFE01F000088",
      INIT_7C => X"0000004000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"FFFFFFFFFFFFFFFF7DFFFFE00320901FFFFCFBFFFFFB00249FFFFFFFFFFF0000",
      INIT_7E => X"00000000000080000000000000000000000000000000000000000000001EFFFF",
      INIT_7F => X"F7E3FFFC23F00000FFFFFFFFFFFF000000800001000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 1,
      READ_WIDTH_B => 1,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 1,
      WRITE_WIDTH_B => 1
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 0) => addra(14 downto 0),
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 0) => addrb(14 downto 0),
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 1) => B"0000000000000000000000000000000",
      DIADI(0) => dina(0),
      DIBDI(31 downto 1) => B"0000000000000000000000000000000",
      DIBDI(0) => dinb(0),
      DIPADIP(3 downto 0) => B"0000",
      DIPBDIP(3 downto 0) => B"0000",
      DOADO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 1),
      DOADO(0) => \douta[1]\(0),
      DOBDO(31 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 1),
      DOBDO(0) => \doutb[1]\(0),
      DOPADOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 0),
      DOPBDOP(3 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => \addra[15]\,
      ENBWREN => \addrb[15]\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized90\ : entity is "blk_mem_gen_prim_wrapper_init";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized90\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized90\ is
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\ : STD_LOGIC;
  signal \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\ : STD_LOGIC;
  signal ena_array : STD_LOGIC_VECTOR ( 74 to 74 );
  signal enb_array : STD_LOGIC_VECTOR ( 74 to 74 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute box_type : string;
  attribute box_type of \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : label is "PRIMITIVE";
begin
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\;
  \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ <= \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\;
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\: unisim.vcomponents.RAMB36E1
    generic map(
      DOA_REG => 1,
      DOB_REG => 1,
      EN_ECC_READ => false,
      EN_ECC_WRITE => false,
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"8868688A8A8AAA8A8A68686868688AADADADADADADCDADCDADADADADADADADAD",
      INIT_01 => X"6A68688A8AAA8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A888A8A8A8A8A8A8A8A8A",
      INIT_02 => X"8A8A8A8A8A8A8A8AAB8A8A8A8A888A8A8A8A888A88688A888A8A8A68688A8A8A",
      INIT_03 => X"8DADADADADADADADADADADADADADADADADADADADADAD8D8D8B8A8A8A8C8D8A8A",
      INIT_04 => X"8A8A8A8B8D8D8B8A8A8B8D8A8A8C8DAD8B8B8B8B8B8A8A6A8A8B8BAB8D8B8A8D",
      INIT_05 => X"8A8A8A8A8D8B8B8A8A8A8A8A8A8A8A8A8D8A8A8A8A8A8A8A8A68686A8A8A8A8A",
      INIT_06 => X"8A8A8A8A8A8A8A8A8A8A8A6A6A8A8A8A8A8B8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_07 => X"684848484848484846464648486868686A6A686868686A6A6A6A6A6A6A6A8A8A",
      INIT_08 => X"8B8B8B8B8B8B8B8A8B8A8A8A8A8A8A8A8B8B6A6A8A8A8A8A6A6A6A6A6A6A686A",
      INIT_09 => X"ADADADADADADADAD8D8D8DADAD8D8D8D8DADADAD8D8D8DAD8B8D8D8D8D8B8B8D",
      INIT_0A => X"AD8D8D8DADADADADADAD8D8D8DADADADADADAD8D8DADADADAD8D8D8D8D8D8D8D",
      INIT_0B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0C => X"AFADADADADCDCDADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_0D => X"ADADAFAFAFAFAFAFAFAFAFADADADADADADADADADADADCFCFAFAFAFADADADADAD",
      INIT_0E => X"CFCFAFAFCFCFAFCFCFCFCFCFCFCFCFCFCFCFCFAFAFAFAFAFCFAFAFADADADADAD",
      INIT_0F => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFCFCFCFCFCFCFCFCFCFCFCFCFAFAFAF",
      INIT_10 => X"ADADADADADADADADADADADADADADADADCFAFAFAFAFAFAFAFAFAFCFCFAFAFCFCF",
      INIT_11 => X"8AADADABADAA8AAB8AAAABADADABABADADADADADCDCFCFADADADADADADADADAD",
      INIT_12 => X"ADADCDCDADADADADADADADADADADADCDADADADADCDCDADADADADADADADADACAC",
      INIT_13 => X"ADADADCDADADADADACADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_14 => X"8A8AAAACACACAC8A8A8A8A8AAAAAACADADADADADADCDCDCDADADADADADCDCDCD",
      INIT_15 => X"686868888A8A888A8A8A8A8A8A8A8C8A8A68688A8A8A8A8A8A8A8A8A8A888A8A",
      INIT_16 => X"8A8A8A8A8A8A8A8A8A8A8A8A88888A8A8A88888A8A8A8A8A8A88686868686868",
      INIT_17 => X"8D8D8D8DADADADADADADADADADADADADADADADADADADADADADAD8A8AADAD8A8A",
      INIT_18 => X"8A8BADAD8D8D8D8A8A8A8D8D8D8D8DAD8B8B8B8B8D8D8D8D8D8DADADAD8D8DAD",
      INIT_19 => X"8B8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8D8A6A6A8A8A8A8888888A8A8A8C8D8B",
      INIT_1A => X"6A6A6A8A8A8A8A8B8D8A8A8A8A8A8A8A6A6A6A6A6A6A8A8A8A8A8A8A8A8A8A8A",
      INIT_1B => X"68686868684848484848486868686A6868686868686A6A6A6A6A6A6A6A6A6A6A",
      INIT_1C => X"8B8B8B8B8B8B8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A8A8A6A6A6A6A6A6A68686A",
      INIT_1D => X"ADADADADADADAD8D8D8DADADAD8D8B8B8B8BADAD8D8DADAD8D8D8D8D8D8B8B8D",
      INIT_1E => X"8D8D8DADADADADADADAD8D8DADADADADADADADAD8D8DADAD8D8D8D8DAD8D8D8D",
      INIT_1F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_20 => X"AFADADADADCDADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_21 => X"ADADADADADADADAFADADADADADADADADADADADADADADAFCFAFAFAFAFADADADAF",
      INIT_22 => X"ADCFAFAFAFAFAFCFCFCFCFCFCFCFCFCFADADADADADAFCFCFAFADADADADADADAD",
      INIT_23 => X"CFCFCFCFCFCFCFCFCFCFCFCFCFCFCFCFAFAFCFCFCFCFAFAFCFCFCFCFADADADAD",
      INIT_24 => X"ADADADADADADADADADADADADADADADADADADAFAFAFAFAFADAFAFCFAFAFAFAFCF",
      INIT_25 => X"ADADADADADACAAADADADADADADABABADADADCDCDCFCFCFCDADADADADADADADAD",
      INIT_26 => X"ADADCDADADADADADADADADADADADADADADADADCDCDCDADADADADADADADADADAD",
      INIT_27 => X"CDADCDCDADADADACACADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_28 => X"AA8A8A8A8A8A8A8A8A8A8A8AAAAAADCFADADADADADADADADADADADADADADCDCD",
      INIT_29 => X"8A8A8A8A8A8A688A8A8A8A88688A8A686868688A68688AAB8A8A888A8A688868",
      INIT_2A => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8868688A8A8A8A8A8A8868688A88686A",
      INIT_2B => X"8D8D8D8B8DADADADADADADADADADADADADADADADADADADADADAD8DADADADAD8A",
      INIT_2C => X"8A8A8A8A8A8A8A8A8A8A8A8D8DAD8D8D8A8A8A8A8B8A8B8D8D8DADADAD8D8DAD",
      INIT_2D => X"8A8A6A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A6A8A6866688A8A8C8C8A8A8D",
      INIT_2E => X"484868686868686A8A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A6A8A8A8A8A8A",
      INIT_2F => X"46464648686848484848486868686A68686A6A6A6A686868686A6A6A6A6A6868",
      INIT_30 => X"8B8B8B8A8A8A8A8A8A8A8A8A6A6A6A8A6A6A6A6A6A6A6A6A8A8A6A686A686868",
      INIT_31 => X"ADADADADADADAD8D8D8D8D8B8B8B8D8D8D8BAB8B8D8DADAD8D8B8B8B8B8B8B8B",
      INIT_32 => X"ADAD8D8D8D8D8D8D8DAD8DADADADADADADADADADAD8DADAD8D8D8D8D8D8D8DAD",
      INIT_33 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_34 => X"AFADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD8D8D",
      INIT_35 => X"ADADADADADADADADADADADADADADADADADADADADAFADAFCFAFAFAFCFCFADADAD",
      INIT_36 => X"ADAFAFAFAFAFAFAFCFCFCFCFCFCDADADADADADADADADAFAFADADADADADADADAD",
      INIT_37 => X"CFCFCFAFAFAFAFAFCFCDCDCDAFAFAFAFAFAFCFAFAFAFAFAFAFAFADADADADADAD",
      INIT_38 => X"ADADADADADADADADADADADADADADADADADADAFADADADAFADAFAFAFAFAFAFAFCF",
      INIT_39 => X"CFCFCFCFCFCDCDCFCFCDADCDADADADADADCDCFCDCFCDADCDCFCDCDADADADADAD",
      INIT_3A => X"ADADADADADADADADADADADADADADADADADADCDCDCDCDADADADADADADADADADCF",
      INIT_3B => X"CDADADCDADADADACADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_3C => X"8A68688A8A688A8A8A8A8A8A8A8AADCFCDADADADADADADADADADADADADADADCD",
      INIT_3D => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A688A88686846688A8A8A8A8A8A8A686888",
      INIT_3E => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A88886868688A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_3F => X"8D8DADADADADADADADADADADADAD8D8D8D8D8D8D8D8D8DAD8D8D8C8A8A8A8A8A",
      INIT_40 => X"8B8A8A8A8A8A8A8A8A8A8A8A8B8D8D8D8A8B8D8D8D8D8DADADADABAD8B8B8DAD",
      INIT_41 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6868888A8A8A8A8A8A8D",
      INIT_42 => X"46464848484848684868686868686A6A6A6A686A686868686A68686A8A8A8A8C",
      INIT_43 => X"4846464848686868484848484868686868686A6868686868486A6A6A6A684848",
      INIT_44 => X"8B8A8B8A8A8A8A8A8A8A8A6A6A8A8A8A6A6A6A6A6A6A6A6A6A6A686868686868",
      INIT_45 => X"ADADADADADAD8D8D8D8D8D8B8B8B8D8D8D8D8D8D8D8D8DAD8B8A8A8B8B8B8B8B",
      INIT_46 => X"AD8D8D8D8D8D8D8D8D8D8DADADADADADADAD8D8D8D8D8D8D8D8D8D8D8D8B8DAD",
      INIT_47 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_48 => X"ADADADADADADADADADADADADADADADADADADADADADADADAFADADADADADADADAD",
      INIT_49 => X"ADADADADADAFAFADADADAFADADAFAFAFADADADAFAFAFAFAFAFAFCFCFCFADADAD",
      INIT_4A => X"ADAFAFAFAFAFAFAFCFCFCFADADADADADADADADADADADADADADADADADADADADAF",
      INIT_4B => X"AFAFAFAFADADADADADADADADADADADADAFAFADADADADAFAFADADADADADADADAD",
      INIT_4C => X"ADADADAFADADADAFADADADADADADADADADADADADADAFAFAFAFAFADAFAFAFCFCF",
      INIT_4D => X"CFCDADCDCDCFCFCFCFCFCFCFCFCFADADCDCFADADADADADADADCFCFAFAFAFAFAF",
      INIT_4E => X"ADADADADADADADADADADCDCDADADADADADADADADADADADADCDCDCFCFCFCFCFCF",
      INIT_4F => X"ADADADADADADADACADADADADADADADADADADADADADADADADADADADADADACACAD",
      INIT_50 => X"688A8A8A8A8A8A8A8A8A8A8A688ACDCFADCDADADADADADADADADADADADADADAD",
      INIT_51 => X"8A688A8A8A8A8A8A8A8A8A8A8A8A8A8A8A886868888A8A68688A8A8A8A686868",
      INIT_52 => X"8A8A8A8A8A8A688A888A6A6A8A8A8A8A68688A8A8A8A8A8A8AACACACAC8A8A8A",
      INIT_53 => X"ABADADADAD8D8D8DADADADADADADAD8D8A8A8A8A8A8A8CAC8C8A8A8A8A8A8A8A",
      INIT_54 => X"8D8D8B8D8D8B8A8A8D8D8A8A8A8A8B8D8A8A8D8D8D8D8DADADADADAD8A8A8D8B",
      INIT_55 => X"8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A6A6A8A8A8A8A8A8D8D8A",
      INIT_56 => X"46464648464648484668686868686A686868686A6A6868686A6A68686A8A8A8A",
      INIT_57 => X"4848484848486868484848484868686868686848486868686A6A6A6A68684848",
      INIT_58 => X"8B8A8B8A8A8A8A8A8A8A6A6A8A8A8A8A6A6A6A6A6A6A6A6A6868686A6A686868",
      INIT_59 => X"ADADADADAD8D8D8D8B8B8D8D8D8D8D8D8D8B8D8D8D8D8B8B8B8B8B8B8B8B8B8A",
      INIT_5A => X"AD8D8D8D8D8D8D8D8D8D8D8DADADADADAD8D8B8B8B8B8D8B8D8D8D8D8D8D8D8D",
      INIT_5B => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_5C => X"ADADADADADADADADAD8D8DADADADADADADADADADAFAFADADADADADADADADADAD",
      INIT_5D => X"ADADADADADADAFAFADADADADADAFAFAFAFAFADCFCFADADAFAFADADADCDADADAD",
      INIT_5E => X"AFAFAFAFAFAFAFCFCFCFAFADADADAD8DADADADADADADADADADADADADADADADAD",
      INIT_5F => X"ADADADADADADADADADADADADADADADADADADADADADADAFAFAFAFAFAFAFAFAFAF",
      INIT_60 => X"AFAFAFAFAFAFAFAFAFADADADADADADADADADADADADADADADAFAFAFAFAFAFCFCD",
      INIT_61 => X"CFCFADADCDCDCDCDCFCFCFCFCFCFCDCDCFCFAFADADADADADADADAFAFCFCFCFCF",
      INIT_62 => X"ACADADADADADADADADCDCDCDCDCDADADADADADADADADCDCDCFCFCFCFCFCFCFCF",
      INIT_63 => X"ADADADADADADADADADADADABABABADADADADADADADADADADADADADADACACADAC",
      INIT_64 => X"8A8A8A8A8A8A8A8A8A8A8A8A888ACFADADCDADADADADADADADADADADADADADAD",
      INIT_65 => X"8A8A8A8A8A8A8A8A8A8A6868686868688A888A8AAC8A8A68688A8A8AAC8A888A",
      INIT_66 => X"6868688A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A88888A8A8CACAC8A8A8A8A8A",
      INIT_67 => X"ADAD8D8D8D8D8D8DABAB8B8BADADADADADADAD8B8B8C8A8A8A8A8A8A68686A6A",
      INIT_68 => X"8D8B8A8A8A8A8A8A8A8A8A8B8A8A8B8D8D8D8DAD8D8B8B8DADADAD8D8C8C8C8A",
      INIT_69 => X"8A8A8A8A8A8A8A8A8A6A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_6A => X"4848484848486868686868688A686A68686868686A6A6A6A6A6A6A6A6A6A6A6A",
      INIT_6B => X"4646464646464848484848484848484868686848486868686868484848484848",
      INIT_6C => X"8B8A8B8A8A8A6A8B8A8A6A6A8A8A8A6A6A6868686868686A6A68686A6A686868",
      INIT_6D => X"ADADADAD8D8D8D8B8B8D8B8B8B8B8D8D8D8D8D8D8B8B8B8A8A8B8B8B8B8B8B8A",
      INIT_6E => X"ADADADADAD8D8D8D8D8D8D8D8D8DADAD8B8B8B8B8D8D8D8D8D8D8D8DADADAD8D",
      INIT_6F => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_70 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADADAD",
      INIT_71 => X"ADADADADADADAFAFADADADADADADADADAFAFADCFCFADADAFADADADADADADADAD",
      INIT_72 => X"AFADAFAFAFAFCFAFAFADADADADAD8D8DADAD8D8DADADADADADADADADADADADAD",
      INIT_73 => X"ADADADADADADADAD8D8DADADADADADADADADADADAFAFAFAFAFAFAFCFAFAFAFAF",
      INIT_74 => X"CFCFAFAFAFADADAFADADADADADADADADADADADADADADADADAFAFAFCFCFAFAFAD",
      INIT_75 => X"ADCFADADADCDCDCFCFCFCFCDCFCDADCFCFCFAFAFAFAFADADADADADADAFCFCFCF",
      INIT_76 => X"ACADADCDADADADADCDCDCDCDCDCDCDADADADADADADADCDCFCDCDCDCDCFCDADAD",
      INIT_77 => X"ADADADADADADADADADADADADADADADADADADADADADADADADADADADACACACADAC",
      INIT_78 => X"8A8A8A8A8A8A8A8A8A8A68888AADCFADADCDADADADADADADADADADADADADADAD",
      INIT_79 => X"8A8AAC8A8A8A8A8A8A8A6868684626466868888A8A8A68686868688ACFAC8A8A",
      INIT_7A => X"686868688A8A8AAA8A8A6A8A8A8A8A8A8A8A8A8A888AAAAC8B8D8CAA8A8A8A8A",
      INIT_7B => X"8D8D8C8C8C8B8DAD8B8B8B8B8BADABAAAAACACACADAD8C8A8A8A88888A686868",
      INIT_7C => X"8D8A8A8A8A8A8A8A8A8A8A8B8B8A8A8A8A8A8C8D8B8A8B8BADADAD8A8C8CACAC",
      INIT_7D => X"8A6A6A8A8A8A8A8A8A6A8A8A6A8A8A8A6A8C8D8B8A8A8C8C8A8A8A8A8A8A8A8A",
      INIT_7E => X"4848484868686A6A8A6A688A8A6A6A6868686A8A8A8A8A6A6A6A6A6A8A8A8A8A",
      INIT_7F => X"4848484646484848684848484848484868686848486868686848464646464848",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      IS_CLKARDCLK_INVERTED => '0',
      IS_CLKBWRCLK_INVERTED => '0',
      IS_ENARDEN_INVERTED => '0',
      IS_ENBWREN_INVERTED => '0',
      IS_RSTRAMARSTRAM_INVERTED => '0',
      IS_RSTRAMB_INVERTED => '0',
      IS_RSTREGARSTREG_INVERTED => '0',
      IS_RSTREGB_INVERTED => '0',
      RAM_EXTENSION_A => "NONE",
      RAM_EXTENSION_B => "NONE",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "REGCE",
      RSTREG_PRIORITY_B => "REGCE",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(15) => '1',
      ADDRARDADDR(14 downto 3) => addra(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(15) => '1',
      ADDRBWRADDR(14 downto 3) => addrb(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      CASCADEINA => '0',
      CASCADEINB => '0',
      CASCADEOUTA => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTA_UNCONNECTED\,
      CASCADEOUTB => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_CASCADEOUTB_UNCONNECTED\,
      CLKARDCLK => clka,
      CLKBWRCLK => clka,
      DBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DBITERR_UNCONNECTED\,
      DIADI(31 downto 8) => B"000000000000000000000000",
      DIADI(7 downto 0) => dina(7 downto 0),
      DIBDI(31 downto 8) => B"000000000000000000000000",
      DIBDI(7 downto 0) => dinb(7 downto 0),
      DIPADIP(3 downto 1) => B"000",
      DIPADIP(0) => dina(8),
      DIPBDIP(3 downto 1) => B"000",
      DIPBDIP(0) => dinb(8),
      DOADO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOADO_UNCONNECTED\(31 downto 8),
      DOADO(7 downto 0) => \douta[10]\(7 downto 0),
      DOBDO(31 downto 8) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOBDO_UNCONNECTED\(31 downto 8),
      DOBDO(7 downto 0) => \doutb[10]\(7 downto 0),
      DOPADOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPADOP_UNCONNECTED\(3 downto 1),
      DOPADOP(0) => \douta[11]\(0),
      DOPBDOP(3 downto 1) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_DOPBDOP_UNCONNECTED\(3 downto 1),
      DOPBDOP(0) => \doutb[11]\(0),
      ECCPARITY(7 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_ECCPARITY_UNCONNECTED\(7 downto 0),
      ENARDEN => ena_array(74),
      ENBWREN => enb_array(74),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_RDADDRECC_UNCONNECTED\(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => \NLW_DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_SBITERR_UNCONNECTED\,
      WEA(3) => wea(0),
      WEA(2) => wea(0),
      WEA(1) => wea(0),
      WEA(0) => wea(0),
      WEBWE(7 downto 4) => B"0000",
      WEBWE(3) => web(0),
      WEBWE(2) => web(0),
      WEBWE(1) => web(0),
      WEBWE(0) => web(0)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addra(15),
      I1 => addra(17),
      I2 => addra(18),
      I3 => addra(16),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\,
      O => ena_array(74)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00200000"
    )
        port map (
      I0 => addrb(15),
      I1 => addrb(17),
      I2 => addrb(18),
      I3 => addrb(16),
      I4 => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\,
      O => enb_array(74)
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addra(14),
      I1 => addra(12),
      I2 => addra(13),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_0\
    );
\DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addrb(14),
      I1 => addrb(12),
      I2 => addrb(13),
      O => \^device_7series.no_bmm_info.true_dp.simple_prim36.ram_1\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width : entity is "blk_mem_gen_prim_width";
end BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width;

architecture STRUCTURE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width is
begin
\prim_init.ram\: entity work.BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized0\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized1\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized10\ is
  port (
    \douta[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \doutb[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ram_ena : out STD_LOGIC;
    ram_enb : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 1 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 1 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized10\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized10\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized10\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized10\
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(1 downto 0),
      dinb(1 downto 0) => dinb(1 downto 0),
      \douta[2]\(1 downto 0) => \douta[2]\(1 downto 0),
      \doutb[2]\(1 downto 0) => \doutb[2]\(1 downto 0),
      ram_ena => ram_ena,
      ram_enb => ram_enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized11\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized11\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized11\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized11\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized11\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized12\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized12\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized12\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized12\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized12\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized13\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized13\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized13\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized13\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized13\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized14\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized14\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized14\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized14\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized14\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized15\ is
  port (
    \douta[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized15\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized15\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized15\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized15\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \addrb[15]\,
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      \douta[2]\(0) => \douta[2]\(0),
      \doutb[2]\(0) => \doutb[2]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized16\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized16\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized16\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized16\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized16\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized17\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized17\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized17\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized17\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized17\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized18\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized18\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized18\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized18\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized18\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized19\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized19\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized19\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized19\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized19\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\ is
  port (
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ENA : in STD_LOGIC;
    ENB : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized2\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized20\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized20\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized20\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized20\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized20\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized21\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized21\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized21\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized21\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized21\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized22\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized22\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized22\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized22\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized22\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized23\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized23\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized23\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized23\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized23\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized24\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized24\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized24\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized24\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized24\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized25\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized25\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized25\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized25\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized25\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized26\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized26\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized26\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized26\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized26\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized27\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized27\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized27\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized27\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized27\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized28\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized28\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized28\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized28\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized28\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized29\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized29\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized29\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized29\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized29\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\ is
  port (
    \douta[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized3\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \addrb[15]\,
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      \douta[0]\(0) => \douta[0]\(0),
      \doutb[0]\(0) => \doutb[0]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized30\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized30\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized30\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized30\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized30\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized31\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized31\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized31\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized31\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized31\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized32\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized32\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized32\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized32\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized32\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized33\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized33\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized33\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized33\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized33\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized34\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized34\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized34\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized34\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized34\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized35\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized35\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized35\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized35\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized35\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized36\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized36\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized36\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized36\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized36\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized37\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized37\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized37\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized37\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized37\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized38\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized38\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized38\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized38\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized38\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized39\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized39\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized39\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized39\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized39\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\ is
  port (
    DOADO : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOBDO : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    ram_ena : in STD_LOGIC;
    ram_enb : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 13 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 13 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized4\
     port map (
      DOADO(0) => DOADO(0),
      DOBDO(0) => DOBDO(0),
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      ram_ena => ram_ena,
      ram_enb => ram_enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized40\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized40\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized40\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized40\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized40\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized41\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized41\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized41\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized41\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized41\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized42\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized42\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized42\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized42\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized42\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized43\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized43\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized43\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized43\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized43\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized44\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized44\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized44\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized44\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized44\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized45\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized45\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized45\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized45\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized45\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized46\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized46\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized46\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized46\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized46\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized47\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized47\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized47\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized47\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized47\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized48\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized48\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized48\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized48\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized48\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized49\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized49\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized49\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized49\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized49\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized5\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized50\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized50\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized50\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized50\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized50\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized51\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized51\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized51\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized51\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized51\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized52\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized52\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized52\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized52\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized52\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized53\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized53\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized53\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized53\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized53\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized54\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized54\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized54\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized54\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized54\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized55\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized55\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized55\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized55\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized55\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized56\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized56\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized56\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized56\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized56\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized57\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized57\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized57\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized57\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized57\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized58\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized58\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized58\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized58\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized58\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized59\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized59\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized59\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized59\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized59\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized6\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized60\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized60\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized60\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized60\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized60\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized61\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized61\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized61\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized61\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized61\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized62\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized62\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized62\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized62\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized62\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized63\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized63\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized63\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized63\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized63\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized64\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized64\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized64\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized64\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized64\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized65\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized65\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized65\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized65\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized65\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized66\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized66\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized66\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized66\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized66\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized67\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized67\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized67\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized67\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized67\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized68\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized68\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized68\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized68\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized68\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized69\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized69\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized69\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized69\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized69\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized7\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized70\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized70\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized70\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized70\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized70\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized71\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized71\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized71\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized71\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized71\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized72\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized72\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized72\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized72\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized72\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized73\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized73\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized73\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized73\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized73\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized74\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_13_sp_1 : in STD_LOGIC;
    addrb_13_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized74\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized74\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized74\ is
  signal addra_13_sn_1 : STD_LOGIC;
  signal addrb_13_sn_1 : STD_LOGIC;
begin
  addra_13_sn_1 <= addra_13_sp_1;
  addrb_13_sn_1 <= addrb_13_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized74\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_13_sp_1 => addra_13_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_13_sp_1 => addrb_13_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized75\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized75\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized75\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized75\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized75\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized76\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized76\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized76\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized76\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized76\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized77\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized77\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized77\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized77\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized77\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized78\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized78\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized78\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized78\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized78\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized79\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized79\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized79\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized79\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized79\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8\ is
  port (
    ENA : out STD_LOGIC;
    ENB : out STD_LOGIC;
    DOUTA : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOUTB : out STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    clka : in STD_LOGIC;
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized8\
     port map (
      DOUTA(0) => DOUTA(0),
      DOUTB(0) => DOUTB(0),
      ENA => ENA,
      ENB => ENB,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized80\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized80\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized80\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized80\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized80\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \addrb[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized81\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized81\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized81\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized81\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized81\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized82\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized82\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized82\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized82\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized82\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \addrb[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized83\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized83\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized83\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized83\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized83\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \addrb[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized84\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized84\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized84\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized84\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized84\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \addrb[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized85\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized85\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized85\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized85\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized85\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \addrb[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized86\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized86\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized86\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized86\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized86\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \addrb[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized87\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized87\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized87\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized87\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized87\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \addrb[15]\,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized88\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DOPADOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    DOPBDOP : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized88\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized88\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized88\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized88\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\,
      DOPADOP(0) => DOPADOP(0),
      DOPBDOP(0) => DOPBDOP(0),
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized89\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 15 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 15 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra_14_sp_1 : in STD_LOGIC;
    addrb_14_sp_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized89\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized89\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized89\ is
  signal addra_14_sn_1 : STD_LOGIC;
  signal addrb_14_sn_1 : STD_LOGIC;
begin
  addra_14_sn_1 <= addra_14_sp_1;
  addrb_14_sn_1 <= addrb_14_sp_1;
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized89\
     port map (
      addra(15 downto 0) => addra(15 downto 0),
      addra_14_sp_1 => addra_14_sn_1,
      addrb(15 downto 0) => addrb(15 downto 0),
      addrb_14_sp_1 => addrb_14_sn_1,
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9\ is
  port (
    \douta[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    clka : in STD_LOGIC;
    \addra[15]\ : in STD_LOGIC;
    \addrb[15]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 14 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 14 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 0 to 0 );
    dinb : in STD_LOGIC_VECTOR ( 0 to 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \addra[15]\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \addrb[15]\,
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      \douta[1]\(0) => \douta[1]\(0),
      \doutb[1]\(0) => \doutb[1]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized90\ is
  port (
    \douta[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \doutb[10]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \douta[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \doutb[11]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ : out STD_LOGIC;
    \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ : out STD_LOGIC;
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 8 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 8 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized90\ : entity is "blk_mem_gen_prim_width";
end \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized90\;

architecture STRUCTURE of \BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized90\ is
begin
\prim_init.ram\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_wrapper_init__parameterized90\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\ => \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(8 downto 0),
      dinb(8 downto 0) => dinb(8 downto 0),
      \douta[10]\(7 downto 0) => \douta[10]\(7 downto 0),
      \douta[11]\(0) => \douta[11]\(0),
      \doutb[10]\(7 downto 0) => \doutb[10]\(7 downto 0),
      \doutb[11]\(0) => \doutb[11]\(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BRAMRW_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_generic_cstr : entity is "blk_mem_gen_generic_cstr";
end BRAMRW_blk_mem_gen_0_0_blk_mem_gen_generic_cstr;

architecture STRUCTURE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_generic_cstr is
  signal ram_douta : STD_LOGIC;
  signal ram_doutb : STD_LOGIC;
  signal ram_ena : STD_LOGIC;
  signal ram_enb : STD_LOGIC;
  signal \ramloop[10].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[10].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[11].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[12].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[13].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[14].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[15].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[16].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[17].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[18].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[19].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[1].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[20].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[21].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[22].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[23].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[24].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[25].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[26].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[27].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[28].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[29].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[2].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[30].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[31].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[32].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[33].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[34].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[35].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[36].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[37].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[38].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[39].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[3].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[40].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[41].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[42].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[43].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[44].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[45].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[46].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[47].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[48].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[49].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[4].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[50].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[51].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[52].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[53].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[54].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[55].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[56].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[57].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[58].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[59].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[5].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[60].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[61].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[62].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[63].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[64].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[65].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[66].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[67].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[68].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[69].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[6].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[70].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[71].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[72].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[73].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[74].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[75].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[76].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[77].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[78].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[79].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[7].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[80].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[81].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[82].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[83].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[84].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[85].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[86].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[87].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[88].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[89].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[8].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[90].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_10\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_11\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_12\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_13\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_14\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_15\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_16\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_17\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_18\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_19\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_3\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_4\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_5\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_6\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_7\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_8\ : STD_LOGIC;
  signal \ramloop[91].ram.r_n_9\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_0\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_1\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_2\ : STD_LOGIC;
  signal \ramloop[9].ram.r_n_3\ : STD_LOGIC;
begin
\has_mux_a.A\: entity work.BRAMRW_blk_mem_gen_0_0_blk_mem_gen_mux
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\(0) => \ramloop[2].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_0\(0) => \ramloop[1].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_1\(0) => ram_douta,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_2\(0) => \ramloop[9].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3\(0) => \ramloop[8].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_4\(0) => \ramloop[7].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_5\(0) => \ramloop[6].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_6\(0) => \ramloop[15].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_7\(0) => \ramloop[14].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_8\(0) => \ramloop[13].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9\(0) => \ramloop[12].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[11].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[11].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[10].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(7) => \ramloop[18].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(6) => \ramloop[18].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(5) => \ramloop[18].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(4) => \ramloop[18].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(3) => \ramloop[18].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(2) => \ramloop[18].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(1) => \ramloop[18].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[18].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_100\(0) => \ramloop[40].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_101\(0) => \ramloop[39].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_102\(0) => \ramloop[38].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_103\(0) => \ramloop[37].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_104\(0) => \ramloop[44].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_105\(0) => \ramloop[43].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_106\(0) => \ramloop[42].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_107\(0) => \ramloop[41].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_108\(0) => \ramloop[48].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_109\(0) => \ramloop[47].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(7) => \ramloop[17].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(6) => \ramloop[17].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(5) => \ramloop[17].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(4) => \ramloop[17].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(3) => \ramloop[17].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(2) => \ramloop[17].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(1) => \ramloop[17].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[17].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_110\(0) => \ramloop[46].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_111\(0) => \ramloop[45].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_112\(0) => \ramloop[52].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_113\(0) => \ramloop[51].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_114\(0) => \ramloop[50].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_115\(0) => \ramloop[49].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_116\(0) => \ramloop[56].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_117\(0) => \ramloop[55].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_118\(0) => \ramloop[54].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_119\(0) => \ramloop[53].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(7) => \ramloop[24].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(6) => \ramloop[24].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(5) => \ramloop[24].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(4) => \ramloop[24].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(3) => \ramloop[24].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(2) => \ramloop[24].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(1) => \ramloop[24].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[24].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_120\(0) => \ramloop[60].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_121\(0) => \ramloop[59].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_122\(0) => \ramloop[58].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_123\(0) => \ramloop[57].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_124\(0) => \ramloop[64].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_125\(0) => \ramloop[63].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_126\(0) => \ramloop[62].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_127\(0) => \ramloop[61].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_128\(0) => \ramloop[68].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_129\(0) => \ramloop[67].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(7) => \ramloop[23].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(6) => \ramloop[23].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(5) => \ramloop[23].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(4) => \ramloop[23].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(3) => \ramloop[23].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(2) => \ramloop[23].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(1) => \ramloop[23].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[23].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_130\(0) => \ramloop[66].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_131\(0) => \ramloop[65].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_132\(0) => \ramloop[72].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_133\(0) => \ramloop[71].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_134\(0) => \ramloop[70].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_135\(0) => \ramloop[69].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_136\(0) => \ramloop[76].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_137\(0) => \ramloop[75].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_138\(0) => \ramloop[74].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_139\(0) => \ramloop[73].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(7) => \ramloop[22].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(6) => \ramloop[22].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(5) => \ramloop[22].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(4) => \ramloop[22].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(3) => \ramloop[22].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(2) => \ramloop[22].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(1) => \ramloop[22].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[22].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_140\(0) => \ramloop[80].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_141\(0) => \ramloop[79].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_142\(0) => \ramloop[78].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_143\(0) => \ramloop[77].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_144\(0) => \ramloop[84].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_145\(0) => \ramloop[83].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_146\(0) => \ramloop[82].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_147\(0) => \ramloop[81].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_148\(0) => \ramloop[88].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_149\(0) => \ramloop[87].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(7) => \ramloop[21].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(6) => \ramloop[21].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(5) => \ramloop[21].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(4) => \ramloop[21].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(3) => \ramloop[21].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(2) => \ramloop[21].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(1) => \ramloop[21].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[21].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_150\(0) => \ramloop[86].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_151\(0) => \ramloop[85].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(7) => \ramloop[28].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(6) => \ramloop[28].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(5) => \ramloop[28].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(4) => \ramloop[28].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(3) => \ramloop[28].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(2) => \ramloop[28].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(1) => \ramloop[28].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[28].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(7) => \ramloop[27].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(6) => \ramloop[27].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(5) => \ramloop[27].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(4) => \ramloop[27].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(3) => \ramloop[27].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(2) => \ramloop[27].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(1) => \ramloop[27].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(0) => \ramloop[27].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(7) => \ramloop[26].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(6) => \ramloop[26].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(5) => \ramloop[26].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(4) => \ramloop[26].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(3) => \ramloop[26].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(2) => \ramloop[26].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(1) => \ramloop[26].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[26].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(7) => \ramloop[25].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(6) => \ramloop[25].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(5) => \ramloop[25].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(4) => \ramloop[25].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(3) => \ramloop[25].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(2) => \ramloop[25].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(1) => \ramloop[25].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(0) => \ramloop[25].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[16].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(7) => \ramloop[32].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(6) => \ramloop[32].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(5) => \ramloop[32].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(4) => \ramloop[32].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(3) => \ramloop[32].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(2) => \ramloop[32].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(1) => \ramloop[32].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(0) => \ramloop[32].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(7) => \ramloop[31].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(6) => \ramloop[31].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(5) => \ramloop[31].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(4) => \ramloop[31].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(3) => \ramloop[31].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(2) => \ramloop[31].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(1) => \ramloop[31].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(0) => \ramloop[31].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(7) => \ramloop[30].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(6) => \ramloop[30].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(5) => \ramloop[30].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(4) => \ramloop[30].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(3) => \ramloop[30].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(2) => \ramloop[30].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(1) => \ramloop[30].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(0) => \ramloop[30].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(7) => \ramloop[29].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(6) => \ramloop[29].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(5) => \ramloop[29].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(4) => \ramloop[29].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(3) => \ramloop[29].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(2) => \ramloop[29].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(1) => \ramloop[29].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(0) => \ramloop[29].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(7) => \ramloop[36].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(6) => \ramloop[36].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(5) => \ramloop[36].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(4) => \ramloop[36].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(3) => \ramloop[36].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(2) => \ramloop[36].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(1) => \ramloop[36].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(0) => \ramloop[36].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(7) => \ramloop[35].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(6) => \ramloop[35].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(5) => \ramloop[35].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(4) => \ramloop[35].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(3) => \ramloop[35].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(2) => \ramloop[35].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(1) => \ramloop[35].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(0) => \ramloop[35].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(7) => \ramloop[34].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(6) => \ramloop[34].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(5) => \ramloop[34].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(4) => \ramloop[34].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(3) => \ramloop[34].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(2) => \ramloop[34].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(1) => \ramloop[34].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(0) => \ramloop[34].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(7) => \ramloop[33].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(6) => \ramloop[33].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(5) => \ramloop[33].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(4) => \ramloop[33].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(3) => \ramloop[33].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(2) => \ramloop[33].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(1) => \ramloop[33].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(0) => \ramloop[33].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(7) => \ramloop[40].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(6) => \ramloop[40].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(5) => \ramloop[40].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(4) => \ramloop[40].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(3) => \ramloop[40].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(2) => \ramloop[40].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(1) => \ramloop[40].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(0) => \ramloop[40].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(7) => \ramloop[39].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(6) => \ramloop[39].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(5) => \ramloop[39].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(4) => \ramloop[39].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(3) => \ramloop[39].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(2) => \ramloop[39].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(1) => \ramloop[39].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(0) => \ramloop[39].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[89].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[89].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[89].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[89].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[89].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[89].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[89].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[89].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(7) => \ramloop[38].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(6) => \ramloop[38].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(5) => \ramloop[38].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(4) => \ramloop[38].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(3) => \ramloop[38].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(2) => \ramloop[38].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(1) => \ramloop[38].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(0) => \ramloop[38].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(7) => \ramloop[37].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(6) => \ramloop[37].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(5) => \ramloop[37].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(4) => \ramloop[37].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(3) => \ramloop[37].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(2) => \ramloop[37].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(1) => \ramloop[37].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(0) => \ramloop[37].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(7) => \ramloop[44].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(6) => \ramloop[44].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(5) => \ramloop[44].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(4) => \ramloop[44].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(3) => \ramloop[44].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(2) => \ramloop[44].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(1) => \ramloop[44].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(0) => \ramloop[44].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(7) => \ramloop[43].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(6) => \ramloop[43].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(5) => \ramloop[43].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(4) => \ramloop[43].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(3) => \ramloop[43].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(2) => \ramloop[43].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(1) => \ramloop[43].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(0) => \ramloop[43].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(7) => \ramloop[42].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(6) => \ramloop[42].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(5) => \ramloop[42].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(4) => \ramloop[42].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(3) => \ramloop[42].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(2) => \ramloop[42].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(1) => \ramloop[42].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(0) => \ramloop[42].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(7) => \ramloop[41].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(6) => \ramloop[41].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(5) => \ramloop[41].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(4) => \ramloop[41].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(3) => \ramloop[41].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(2) => \ramloop[41].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(1) => \ramloop[41].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(0) => \ramloop[41].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(7) => \ramloop[48].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(6) => \ramloop[48].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(5) => \ramloop[48].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(4) => \ramloop[48].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(3) => \ramloop[48].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(2) => \ramloop[48].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(1) => \ramloop[48].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(0) => \ramloop[48].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(7) => \ramloop[47].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(6) => \ramloop[47].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(5) => \ramloop[47].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(4) => \ramloop[47].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(3) => \ramloop[47].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(2) => \ramloop[47].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(1) => \ramloop[47].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(0) => \ramloop[47].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(7) => \ramloop[46].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(6) => \ramloop[46].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(5) => \ramloop[46].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(4) => \ramloop[46].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(3) => \ramloop[46].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(2) => \ramloop[46].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(1) => \ramloop[46].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(0) => \ramloop[46].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(7) => \ramloop[45].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(6) => \ramloop[45].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(5) => \ramloop[45].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(4) => \ramloop[45].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(3) => \ramloop[45].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(2) => \ramloop[45].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(1) => \ramloop[45].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(0) => \ramloop[45].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[90].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[90].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[90].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[90].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[90].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[90].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[90].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[90].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(7) => \ramloop[52].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(6) => \ramloop[52].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(5) => \ramloop[52].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(4) => \ramloop[52].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(3) => \ramloop[52].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(2) => \ramloop[52].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(1) => \ramloop[52].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(0) => \ramloop[52].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(7) => \ramloop[51].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(6) => \ramloop[51].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(5) => \ramloop[51].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(4) => \ramloop[51].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(3) => \ramloop[51].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(2) => \ramloop[51].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(1) => \ramloop[51].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(0) => \ramloop[51].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(7) => \ramloop[50].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(6) => \ramloop[50].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(5) => \ramloop[50].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(4) => \ramloop[50].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(3) => \ramloop[50].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(2) => \ramloop[50].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(1) => \ramloop[50].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(0) => \ramloop[50].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(7) => \ramloop[49].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(6) => \ramloop[49].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(5) => \ramloop[49].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(4) => \ramloop[49].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(3) => \ramloop[49].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(2) => \ramloop[49].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(1) => \ramloop[49].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(0) => \ramloop[49].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(7) => \ramloop[56].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(6) => \ramloop[56].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(5) => \ramloop[56].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(4) => \ramloop[56].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(3) => \ramloop[56].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(2) => \ramloop[56].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(1) => \ramloop[56].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(0) => \ramloop[56].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(7) => \ramloop[55].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(6) => \ramloop[55].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(5) => \ramloop[55].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(4) => \ramloop[55].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(3) => \ramloop[55].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(2) => \ramloop[55].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(1) => \ramloop[55].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(0) => \ramloop[55].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(7) => \ramloop[54].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(6) => \ramloop[54].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(5) => \ramloop[54].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(4) => \ramloop[54].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(3) => \ramloop[54].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(2) => \ramloop[54].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(1) => \ramloop[54].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(0) => \ramloop[54].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(7) => \ramloop[53].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(6) => \ramloop[53].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(5) => \ramloop[53].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(4) => \ramloop[53].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(3) => \ramloop[53].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(2) => \ramloop[53].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(1) => \ramloop[53].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(0) => \ramloop[53].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(7) => \ramloop[60].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(6) => \ramloop[60].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(5) => \ramloop[60].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(4) => \ramloop[60].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(3) => \ramloop[60].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(2) => \ramloop[60].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(1) => \ramloop[60].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(0) => \ramloop[60].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(7) => \ramloop[59].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(6) => \ramloop[59].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(5) => \ramloop[59].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(4) => \ramloop[59].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(3) => \ramloop[59].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(2) => \ramloop[59].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(1) => \ramloop[59].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(0) => \ramloop[59].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[91].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[91].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[91].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[91].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[91].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[91].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[91].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[91].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(7) => \ramloop[58].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(6) => \ramloop[58].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(5) => \ramloop[58].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(4) => \ramloop[58].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(3) => \ramloop[58].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(2) => \ramloop[58].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(1) => \ramloop[58].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(0) => \ramloop[58].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(7) => \ramloop[57].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(6) => \ramloop[57].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(5) => \ramloop[57].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(4) => \ramloop[57].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(3) => \ramloop[57].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(2) => \ramloop[57].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(1) => \ramloop[57].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(0) => \ramloop[57].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(7) => \ramloop[64].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(6) => \ramloop[64].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(5) => \ramloop[64].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(4) => \ramloop[64].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(3) => \ramloop[64].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(2) => \ramloop[64].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(1) => \ramloop[64].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(0) => \ramloop[64].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(7) => \ramloop[63].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(6) => \ramloop[63].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(5) => \ramloop[63].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(4) => \ramloop[63].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(3) => \ramloop[63].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(2) => \ramloop[63].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(1) => \ramloop[63].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(0) => \ramloop[63].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(7) => \ramloop[62].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(6) => \ramloop[62].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(5) => \ramloop[62].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(4) => \ramloop[62].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(3) => \ramloop[62].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(2) => \ramloop[62].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(1) => \ramloop[62].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(0) => \ramloop[62].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(7) => \ramloop[61].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(6) => \ramloop[61].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(5) => \ramloop[61].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(4) => \ramloop[61].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(3) => \ramloop[61].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(2) => \ramloop[61].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(1) => \ramloop[61].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(0) => \ramloop[61].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(7) => \ramloop[68].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(6) => \ramloop[68].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(5) => \ramloop[68].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(4) => \ramloop[68].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(3) => \ramloop[68].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(2) => \ramloop[68].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(1) => \ramloop[68].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(0) => \ramloop[68].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(7) => \ramloop[67].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(6) => \ramloop[67].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(5) => \ramloop[67].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(4) => \ramloop[67].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(3) => \ramloop[67].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(2) => \ramloop[67].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(1) => \ramloop[67].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(0) => \ramloop[67].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(7) => \ramloop[66].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(6) => \ramloop[66].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(5) => \ramloop[66].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(4) => \ramloop[66].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(3) => \ramloop[66].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(2) => \ramloop[66].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(1) => \ramloop[66].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(0) => \ramloop[66].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(7) => \ramloop[65].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(6) => \ramloop[65].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(5) => \ramloop[65].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(4) => \ramloop[65].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(3) => \ramloop[65].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(2) => \ramloop[65].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(1) => \ramloop[65].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(0) => \ramloop[65].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[90].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(7) => \ramloop[72].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(6) => \ramloop[72].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(5) => \ramloop[72].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(4) => \ramloop[72].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(3) => \ramloop[72].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(2) => \ramloop[72].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(1) => \ramloop[72].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(0) => \ramloop[72].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(7) => \ramloop[71].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(6) => \ramloop[71].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(5) => \ramloop[71].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(4) => \ramloop[71].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(3) => \ramloop[71].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(2) => \ramloop[71].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(1) => \ramloop[71].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(0) => \ramloop[71].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(7) => \ramloop[70].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(6) => \ramloop[70].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(5) => \ramloop[70].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(4) => \ramloop[70].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(3) => \ramloop[70].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(2) => \ramloop[70].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(1) => \ramloop[70].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(0) => \ramloop[70].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(7) => \ramloop[69].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(6) => \ramloop[69].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(5) => \ramloop[69].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(4) => \ramloop[69].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(3) => \ramloop[69].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(2) => \ramloop[69].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(1) => \ramloop[69].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(0) => \ramloop[69].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(7) => \ramloop[76].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(6) => \ramloop[76].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(5) => \ramloop[76].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(4) => \ramloop[76].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(3) => \ramloop[76].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(2) => \ramloop[76].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(1) => \ramloop[76].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(0) => \ramloop[76].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(7) => \ramloop[75].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(6) => \ramloop[75].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(5) => \ramloop[75].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(4) => \ramloop[75].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(3) => \ramloop[75].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(2) => \ramloop[75].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(1) => \ramloop[75].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(0) => \ramloop[75].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(7) => \ramloop[74].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(6) => \ramloop[74].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(5) => \ramloop[74].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(4) => \ramloop[74].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(3) => \ramloop[74].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(2) => \ramloop[74].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(1) => \ramloop[74].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(0) => \ramloop[74].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(7) => \ramloop[73].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(6) => \ramloop[73].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(5) => \ramloop[73].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(4) => \ramloop[73].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(3) => \ramloop[73].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(2) => \ramloop[73].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(1) => \ramloop[73].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(0) => \ramloop[73].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(7) => \ramloop[80].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(6) => \ramloop[80].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(5) => \ramloop[80].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(4) => \ramloop[80].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(3) => \ramloop[80].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(2) => \ramloop[80].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(1) => \ramloop[80].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(0) => \ramloop[80].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(7) => \ramloop[79].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(6) => \ramloop[79].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(5) => \ramloop[79].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(4) => \ramloop[79].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(3) => \ramloop[79].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(2) => \ramloop[79].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(1) => \ramloop[79].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(0) => \ramloop[79].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[91].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(7) => \ramloop[78].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(6) => \ramloop[78].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(5) => \ramloop[78].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(4) => \ramloop[78].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(3) => \ramloop[78].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(2) => \ramloop[78].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(1) => \ramloop[78].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(0) => \ramloop[78].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(7) => \ramloop[77].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(6) => \ramloop[77].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(5) => \ramloop[77].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(4) => \ramloop[77].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(3) => \ramloop[77].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(2) => \ramloop[77].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(1) => \ramloop[77].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(0) => \ramloop[77].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(7) => \ramloop[84].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(6) => \ramloop[84].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(5) => \ramloop[84].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(4) => \ramloop[84].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(3) => \ramloop[84].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(2) => \ramloop[84].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(1) => \ramloop[84].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(0) => \ramloop[84].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(7) => \ramloop[83].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(6) => \ramloop[83].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(5) => \ramloop[83].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(4) => \ramloop[83].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(3) => \ramloop[83].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(2) => \ramloop[83].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(1) => \ramloop[83].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(0) => \ramloop[83].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(7) => \ramloop[82].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(6) => \ramloop[82].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(5) => \ramloop[82].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(4) => \ramloop[82].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(3) => \ramloop[82].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(2) => \ramloop[82].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(1) => \ramloop[82].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(0) => \ramloop[82].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(7) => \ramloop[81].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(6) => \ramloop[81].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(5) => \ramloop[81].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(4) => \ramloop[81].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(3) => \ramloop[81].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(2) => \ramloop[81].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(1) => \ramloop[81].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(0) => \ramloop[81].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(7) => \ramloop[88].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(6) => \ramloop[88].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(5) => \ramloop[88].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(4) => \ramloop[88].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(3) => \ramloop[88].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(2) => \ramloop[88].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(1) => \ramloop[88].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(0) => \ramloop[88].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(7) => \ramloop[87].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(6) => \ramloop[87].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(5) => \ramloop[87].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(4) => \ramloop[87].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(3) => \ramloop[87].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(2) => \ramloop[87].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(1) => \ramloop[87].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(0) => \ramloop[87].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(7) => \ramloop[86].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(6) => \ramloop[86].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(5) => \ramloop[86].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(4) => \ramloop[86].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(3) => \ramloop[86].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(2) => \ramloop[86].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(1) => \ramloop[86].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(0) => \ramloop[86].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(7) => \ramloop[85].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(6) => \ramloop[85].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(5) => \ramloop[85].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(4) => \ramloop[85].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(3) => \ramloop[85].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(2) => \ramloop[85].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(1) => \ramloop[85].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(0) => \ramloop[85].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(7) => \ramloop[20].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(6) => \ramloop[20].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(5) => \ramloop[20].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(4) => \ramloop[20].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(3) => \ramloop[20].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(2) => \ramloop[20].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(1) => \ramloop[20].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[20].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_80\(0) => \ramloop[20].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_81\(0) => \ramloop[19].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_82\(0) => \ramloop[18].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_83\(0) => \ramloop[17].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_84\(0) => \ramloop[24].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_85\(0) => \ramloop[23].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_86\(0) => \ramloop[22].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_87\(0) => \ramloop[21].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_88\(0) => \ramloop[28].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_89\(0) => \ramloop[27].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(7) => \ramloop[19].ram.r_n_0\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(6) => \ramloop[19].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(5) => \ramloop[19].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(4) => \ramloop[19].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(3) => \ramloop[19].ram.r_n_4\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(2) => \ramloop[19].ram.r_n_5\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(1) => \ramloop[19].ram.r_n_6\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[19].ram.r_n_7\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_90\(0) => \ramloop[26].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_91\(0) => \ramloop[25].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_92\(0) => \ramloop[32].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_93\(0) => \ramloop[31].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_94\(0) => \ramloop[30].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_95\(0) => \ramloop[29].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_96\(0) => \ramloop[36].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_97\(0) => \ramloop[35].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_98\(0) => \ramloop[34].ram.r_n_16\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_99\(0) => \ramloop[33].ram.r_n_16\,
      DOADO(0) => \ramloop[5].ram.r_n_0\,
      DOPADOP(0) => \ramloop[89].ram.r_n_16\,
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      addra(6 downto 0) => addra(18 downto 12),
      clka => clka,
      \^douta\(11 downto 0) => douta(11 downto 0)
    );
\has_mux_b.B\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_mux__parameterized0\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T\(0) => \ramloop[2].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_0\(0) => \ramloop[1].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_1\(0) => ram_doutb,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_2\(0) => \ramloop[9].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_3\(0) => \ramloop[8].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_4\(0) => \ramloop[7].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_5\(0) => \ramloop[6].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_6\(0) => \ramloop[15].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_7\(0) => \ramloop[14].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_8\(0) => \ramloop[13].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T_9\(0) => \ramloop[12].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\(0) => \ramloop[4].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(1) => \ramloop[11].ram.r_n_2\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\(0) => \ramloop[11].ram.r_n_3\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_1\(0) => \ramloop[10].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(7) => \ramloop[18].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(6) => \ramloop[18].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(5) => \ramloop[18].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(4) => \ramloop[18].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(3) => \ramloop[18].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(2) => \ramloop[18].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(1) => \ramloop[18].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_10\(0) => \ramloop[18].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_100\(0) => \ramloop[40].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_101\(0) => \ramloop[39].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_102\(0) => \ramloop[38].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_103\(0) => \ramloop[37].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_104\(0) => \ramloop[44].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_105\(0) => \ramloop[43].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_106\(0) => \ramloop[42].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_107\(0) => \ramloop[41].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_108\(0) => \ramloop[48].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_109\(0) => \ramloop[47].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(7) => \ramloop[17].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(6) => \ramloop[17].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(5) => \ramloop[17].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(4) => \ramloop[17].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(3) => \ramloop[17].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(2) => \ramloop[17].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(1) => \ramloop[17].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_11\(0) => \ramloop[17].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_110\(0) => \ramloop[46].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_111\(0) => \ramloop[45].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_112\(0) => \ramloop[52].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_113\(0) => \ramloop[51].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_114\(0) => \ramloop[50].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_115\(0) => \ramloop[49].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_116\(0) => \ramloop[56].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_117\(0) => \ramloop[55].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_118\(0) => \ramloop[54].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_119\(0) => \ramloop[53].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(7) => \ramloop[24].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(6) => \ramloop[24].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(5) => \ramloop[24].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(4) => \ramloop[24].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(3) => \ramloop[24].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(2) => \ramloop[24].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(1) => \ramloop[24].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_12\(0) => \ramloop[24].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_120\(0) => \ramloop[60].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_121\(0) => \ramloop[59].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_122\(0) => \ramloop[58].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_123\(0) => \ramloop[57].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_124\(0) => \ramloop[64].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_125\(0) => \ramloop[63].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_126\(0) => \ramloop[62].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_127\(0) => \ramloop[61].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_128\(0) => \ramloop[68].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_129\(0) => \ramloop[67].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(7) => \ramloop[23].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(6) => \ramloop[23].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(5) => \ramloop[23].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(4) => \ramloop[23].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(3) => \ramloop[23].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(2) => \ramloop[23].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(1) => \ramloop[23].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_13\(0) => \ramloop[23].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_130\(0) => \ramloop[66].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_131\(0) => \ramloop[65].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_132\(0) => \ramloop[72].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_133\(0) => \ramloop[71].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_134\(0) => \ramloop[70].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_135\(0) => \ramloop[69].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_136\(0) => \ramloop[76].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_137\(0) => \ramloop[75].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_138\(0) => \ramloop[74].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_139\(0) => \ramloop[73].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(7) => \ramloop[22].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(6) => \ramloop[22].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(5) => \ramloop[22].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(4) => \ramloop[22].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(3) => \ramloop[22].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(2) => \ramloop[22].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(1) => \ramloop[22].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_14\(0) => \ramloop[22].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_140\(0) => \ramloop[80].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_141\(0) => \ramloop[79].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_142\(0) => \ramloop[78].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_143\(0) => \ramloop[77].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_144\(0) => \ramloop[84].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_145\(0) => \ramloop[83].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_146\(0) => \ramloop[82].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_147\(0) => \ramloop[81].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_148\(0) => \ramloop[88].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_149\(0) => \ramloop[87].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(7) => \ramloop[21].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(6) => \ramloop[21].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(5) => \ramloop[21].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(4) => \ramloop[21].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(3) => \ramloop[21].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(2) => \ramloop[21].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(1) => \ramloop[21].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_15\(0) => \ramloop[21].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_150\(0) => \ramloop[86].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_151\(0) => \ramloop[85].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(7) => \ramloop[28].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(6) => \ramloop[28].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(5) => \ramloop[28].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(4) => \ramloop[28].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(3) => \ramloop[28].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(2) => \ramloop[28].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(1) => \ramloop[28].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_16\(0) => \ramloop[28].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(7) => \ramloop[27].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(6) => \ramloop[27].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(5) => \ramloop[27].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(4) => \ramloop[27].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(3) => \ramloop[27].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(2) => \ramloop[27].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(1) => \ramloop[27].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_17\(0) => \ramloop[27].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(7) => \ramloop[26].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(6) => \ramloop[26].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(5) => \ramloop[26].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(4) => \ramloop[26].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(3) => \ramloop[26].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(2) => \ramloop[26].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(1) => \ramloop[26].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_18\(0) => \ramloop[26].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(7) => \ramloop[25].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(6) => \ramloop[25].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(5) => \ramloop[25].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(4) => \ramloop[25].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(3) => \ramloop[25].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(2) => \ramloop[25].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(1) => \ramloop[25].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_19\(0) => \ramloop[25].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_2\(0) => \ramloop[16].ram.r_n_1\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(7) => \ramloop[32].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(6) => \ramloop[32].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(5) => \ramloop[32].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(4) => \ramloop[32].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(3) => \ramloop[32].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(2) => \ramloop[32].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(1) => \ramloop[32].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_20\(0) => \ramloop[32].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(7) => \ramloop[31].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(6) => \ramloop[31].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(5) => \ramloop[31].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(4) => \ramloop[31].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(3) => \ramloop[31].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(2) => \ramloop[31].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(1) => \ramloop[31].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_21\(0) => \ramloop[31].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(7) => \ramloop[30].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(6) => \ramloop[30].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(5) => \ramloop[30].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(4) => \ramloop[30].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(3) => \ramloop[30].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(2) => \ramloop[30].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(1) => \ramloop[30].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_22\(0) => \ramloop[30].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(7) => \ramloop[29].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(6) => \ramloop[29].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(5) => \ramloop[29].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(4) => \ramloop[29].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(3) => \ramloop[29].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(2) => \ramloop[29].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(1) => \ramloop[29].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_23\(0) => \ramloop[29].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(7) => \ramloop[36].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(6) => \ramloop[36].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(5) => \ramloop[36].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(4) => \ramloop[36].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(3) => \ramloop[36].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(2) => \ramloop[36].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(1) => \ramloop[36].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_24\(0) => \ramloop[36].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(7) => \ramloop[35].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(6) => \ramloop[35].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(5) => \ramloop[35].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(4) => \ramloop[35].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(3) => \ramloop[35].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(2) => \ramloop[35].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(1) => \ramloop[35].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_25\(0) => \ramloop[35].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(7) => \ramloop[34].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(6) => \ramloop[34].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(5) => \ramloop[34].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(4) => \ramloop[34].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(3) => \ramloop[34].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(2) => \ramloop[34].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(1) => \ramloop[34].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_26\(0) => \ramloop[34].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(7) => \ramloop[33].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(6) => \ramloop[33].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(5) => \ramloop[33].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(4) => \ramloop[33].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(3) => \ramloop[33].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(2) => \ramloop[33].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(1) => \ramloop[33].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_27\(0) => \ramloop[33].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(7) => \ramloop[40].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(6) => \ramloop[40].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(5) => \ramloop[40].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(4) => \ramloop[40].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(3) => \ramloop[40].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(2) => \ramloop[40].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(1) => \ramloop[40].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_28\(0) => \ramloop[40].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(7) => \ramloop[39].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(6) => \ramloop[39].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(5) => \ramloop[39].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(4) => \ramloop[39].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(3) => \ramloop[39].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(2) => \ramloop[39].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(1) => \ramloop[39].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_29\(0) => \ramloop[39].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(7) => \ramloop[89].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(6) => \ramloop[89].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(5) => \ramloop[89].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(4) => \ramloop[89].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(3) => \ramloop[89].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(2) => \ramloop[89].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(1) => \ramloop[89].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_3\(0) => \ramloop[89].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(7) => \ramloop[38].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(6) => \ramloop[38].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(5) => \ramloop[38].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(4) => \ramloop[38].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(3) => \ramloop[38].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(2) => \ramloop[38].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(1) => \ramloop[38].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_30\(0) => \ramloop[38].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(7) => \ramloop[37].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(6) => \ramloop[37].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(5) => \ramloop[37].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(4) => \ramloop[37].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(3) => \ramloop[37].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(2) => \ramloop[37].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(1) => \ramloop[37].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_31\(0) => \ramloop[37].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(7) => \ramloop[44].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(6) => \ramloop[44].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(5) => \ramloop[44].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(4) => \ramloop[44].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(3) => \ramloop[44].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(2) => \ramloop[44].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(1) => \ramloop[44].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_32\(0) => \ramloop[44].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(7) => \ramloop[43].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(6) => \ramloop[43].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(5) => \ramloop[43].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(4) => \ramloop[43].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(3) => \ramloop[43].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(2) => \ramloop[43].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(1) => \ramloop[43].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_33\(0) => \ramloop[43].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(7) => \ramloop[42].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(6) => \ramloop[42].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(5) => \ramloop[42].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(4) => \ramloop[42].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(3) => \ramloop[42].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(2) => \ramloop[42].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(1) => \ramloop[42].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_34\(0) => \ramloop[42].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(7) => \ramloop[41].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(6) => \ramloop[41].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(5) => \ramloop[41].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(4) => \ramloop[41].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(3) => \ramloop[41].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(2) => \ramloop[41].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(1) => \ramloop[41].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_35\(0) => \ramloop[41].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(7) => \ramloop[48].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(6) => \ramloop[48].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(5) => \ramloop[48].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(4) => \ramloop[48].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(3) => \ramloop[48].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(2) => \ramloop[48].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(1) => \ramloop[48].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_36\(0) => \ramloop[48].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(7) => \ramloop[47].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(6) => \ramloop[47].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(5) => \ramloop[47].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(4) => \ramloop[47].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(3) => \ramloop[47].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(2) => \ramloop[47].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(1) => \ramloop[47].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_37\(0) => \ramloop[47].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(7) => \ramloop[46].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(6) => \ramloop[46].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(5) => \ramloop[46].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(4) => \ramloop[46].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(3) => \ramloop[46].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(2) => \ramloop[46].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(1) => \ramloop[46].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_38\(0) => \ramloop[46].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(7) => \ramloop[45].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(6) => \ramloop[45].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(5) => \ramloop[45].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(4) => \ramloop[45].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(3) => \ramloop[45].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(2) => \ramloop[45].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(1) => \ramloop[45].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_39\(0) => \ramloop[45].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(7) => \ramloop[90].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(6) => \ramloop[90].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(5) => \ramloop[90].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(4) => \ramloop[90].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(3) => \ramloop[90].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(2) => \ramloop[90].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(1) => \ramloop[90].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_4\(0) => \ramloop[90].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(7) => \ramloop[52].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(6) => \ramloop[52].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(5) => \ramloop[52].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(4) => \ramloop[52].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(3) => \ramloop[52].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(2) => \ramloop[52].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(1) => \ramloop[52].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_40\(0) => \ramloop[52].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(7) => \ramloop[51].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(6) => \ramloop[51].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(5) => \ramloop[51].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(4) => \ramloop[51].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(3) => \ramloop[51].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(2) => \ramloop[51].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(1) => \ramloop[51].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_41\(0) => \ramloop[51].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(7) => \ramloop[50].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(6) => \ramloop[50].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(5) => \ramloop[50].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(4) => \ramloop[50].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(3) => \ramloop[50].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(2) => \ramloop[50].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(1) => \ramloop[50].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_42\(0) => \ramloop[50].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(7) => \ramloop[49].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(6) => \ramloop[49].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(5) => \ramloop[49].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(4) => \ramloop[49].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(3) => \ramloop[49].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(2) => \ramloop[49].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(1) => \ramloop[49].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_43\(0) => \ramloop[49].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(7) => \ramloop[56].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(6) => \ramloop[56].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(5) => \ramloop[56].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(4) => \ramloop[56].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(3) => \ramloop[56].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(2) => \ramloop[56].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(1) => \ramloop[56].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_44\(0) => \ramloop[56].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(7) => \ramloop[55].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(6) => \ramloop[55].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(5) => \ramloop[55].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(4) => \ramloop[55].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(3) => \ramloop[55].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(2) => \ramloop[55].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(1) => \ramloop[55].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_45\(0) => \ramloop[55].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(7) => \ramloop[54].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(6) => \ramloop[54].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(5) => \ramloop[54].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(4) => \ramloop[54].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(3) => \ramloop[54].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(2) => \ramloop[54].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(1) => \ramloop[54].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_46\(0) => \ramloop[54].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(7) => \ramloop[53].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(6) => \ramloop[53].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(5) => \ramloop[53].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(4) => \ramloop[53].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(3) => \ramloop[53].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(2) => \ramloop[53].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(1) => \ramloop[53].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_47\(0) => \ramloop[53].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(7) => \ramloop[60].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(6) => \ramloop[60].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(5) => \ramloop[60].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(4) => \ramloop[60].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(3) => \ramloop[60].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(2) => \ramloop[60].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(1) => \ramloop[60].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_48\(0) => \ramloop[60].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(7) => \ramloop[59].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(6) => \ramloop[59].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(5) => \ramloop[59].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(4) => \ramloop[59].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(3) => \ramloop[59].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(2) => \ramloop[59].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(1) => \ramloop[59].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_49\(0) => \ramloop[59].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(7) => \ramloop[91].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(6) => \ramloop[91].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(5) => \ramloop[91].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(4) => \ramloop[91].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(3) => \ramloop[91].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(2) => \ramloop[91].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(1) => \ramloop[91].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_5\(0) => \ramloop[91].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(7) => \ramloop[58].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(6) => \ramloop[58].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(5) => \ramloop[58].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(4) => \ramloop[58].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(3) => \ramloop[58].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(2) => \ramloop[58].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(1) => \ramloop[58].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_50\(0) => \ramloop[58].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(7) => \ramloop[57].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(6) => \ramloop[57].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(5) => \ramloop[57].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(4) => \ramloop[57].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(3) => \ramloop[57].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(2) => \ramloop[57].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(1) => \ramloop[57].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_51\(0) => \ramloop[57].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(7) => \ramloop[64].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(6) => \ramloop[64].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(5) => \ramloop[64].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(4) => \ramloop[64].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(3) => \ramloop[64].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(2) => \ramloop[64].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(1) => \ramloop[64].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_52\(0) => \ramloop[64].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(7) => \ramloop[63].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(6) => \ramloop[63].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(5) => \ramloop[63].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(4) => \ramloop[63].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(3) => \ramloop[63].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(2) => \ramloop[63].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(1) => \ramloop[63].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_53\(0) => \ramloop[63].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(7) => \ramloop[62].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(6) => \ramloop[62].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(5) => \ramloop[62].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(4) => \ramloop[62].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(3) => \ramloop[62].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(2) => \ramloop[62].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(1) => \ramloop[62].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_54\(0) => \ramloop[62].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(7) => \ramloop[61].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(6) => \ramloop[61].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(5) => \ramloop[61].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(4) => \ramloop[61].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(3) => \ramloop[61].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(2) => \ramloop[61].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(1) => \ramloop[61].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_55\(0) => \ramloop[61].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(7) => \ramloop[68].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(6) => \ramloop[68].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(5) => \ramloop[68].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(4) => \ramloop[68].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(3) => \ramloop[68].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(2) => \ramloop[68].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(1) => \ramloop[68].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_56\(0) => \ramloop[68].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(7) => \ramloop[67].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(6) => \ramloop[67].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(5) => \ramloop[67].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(4) => \ramloop[67].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(3) => \ramloop[67].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(2) => \ramloop[67].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(1) => \ramloop[67].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_57\(0) => \ramloop[67].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(7) => \ramloop[66].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(6) => \ramloop[66].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(5) => \ramloop[66].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(4) => \ramloop[66].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(3) => \ramloop[66].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(2) => \ramloop[66].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(1) => \ramloop[66].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_58\(0) => \ramloop[66].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(7) => \ramloop[65].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(6) => \ramloop[65].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(5) => \ramloop[65].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(4) => \ramloop[65].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(3) => \ramloop[65].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(2) => \ramloop[65].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(1) => \ramloop[65].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_59\(0) => \ramloop[65].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_6\(0) => \ramloop[90].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(7) => \ramloop[72].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(6) => \ramloop[72].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(5) => \ramloop[72].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(4) => \ramloop[72].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(3) => \ramloop[72].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(2) => \ramloop[72].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(1) => \ramloop[72].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_60\(0) => \ramloop[72].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(7) => \ramloop[71].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(6) => \ramloop[71].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(5) => \ramloop[71].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(4) => \ramloop[71].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(3) => \ramloop[71].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(2) => \ramloop[71].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(1) => \ramloop[71].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_61\(0) => \ramloop[71].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(7) => \ramloop[70].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(6) => \ramloop[70].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(5) => \ramloop[70].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(4) => \ramloop[70].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(3) => \ramloop[70].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(2) => \ramloop[70].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(1) => \ramloop[70].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_62\(0) => \ramloop[70].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(7) => \ramloop[69].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(6) => \ramloop[69].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(5) => \ramloop[69].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(4) => \ramloop[69].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(3) => \ramloop[69].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(2) => \ramloop[69].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(1) => \ramloop[69].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_63\(0) => \ramloop[69].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(7) => \ramloop[76].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(6) => \ramloop[76].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(5) => \ramloop[76].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(4) => \ramloop[76].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(3) => \ramloop[76].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(2) => \ramloop[76].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(1) => \ramloop[76].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_64\(0) => \ramloop[76].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(7) => \ramloop[75].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(6) => \ramloop[75].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(5) => \ramloop[75].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(4) => \ramloop[75].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(3) => \ramloop[75].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(2) => \ramloop[75].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(1) => \ramloop[75].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_65\(0) => \ramloop[75].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(7) => \ramloop[74].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(6) => \ramloop[74].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(5) => \ramloop[74].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(4) => \ramloop[74].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(3) => \ramloop[74].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(2) => \ramloop[74].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(1) => \ramloop[74].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_66\(0) => \ramloop[74].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(7) => \ramloop[73].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(6) => \ramloop[73].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(5) => \ramloop[73].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(4) => \ramloop[73].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(3) => \ramloop[73].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(2) => \ramloop[73].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(1) => \ramloop[73].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_67\(0) => \ramloop[73].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(7) => \ramloop[80].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(6) => \ramloop[80].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(5) => \ramloop[80].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(4) => \ramloop[80].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(3) => \ramloop[80].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(2) => \ramloop[80].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(1) => \ramloop[80].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_68\(0) => \ramloop[80].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(7) => \ramloop[79].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(6) => \ramloop[79].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(5) => \ramloop[79].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(4) => \ramloop[79].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(3) => \ramloop[79].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(2) => \ramloop[79].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(1) => \ramloop[79].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_69\(0) => \ramloop[79].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_7\(0) => \ramloop[91].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(7) => \ramloop[78].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(6) => \ramloop[78].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(5) => \ramloop[78].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(4) => \ramloop[78].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(3) => \ramloop[78].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(2) => \ramloop[78].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(1) => \ramloop[78].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_70\(0) => \ramloop[78].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(7) => \ramloop[77].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(6) => \ramloop[77].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(5) => \ramloop[77].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(4) => \ramloop[77].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(3) => \ramloop[77].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(2) => \ramloop[77].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(1) => \ramloop[77].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_71\(0) => \ramloop[77].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(7) => \ramloop[84].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(6) => \ramloop[84].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(5) => \ramloop[84].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(4) => \ramloop[84].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(3) => \ramloop[84].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(2) => \ramloop[84].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(1) => \ramloop[84].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_72\(0) => \ramloop[84].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(7) => \ramloop[83].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(6) => \ramloop[83].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(5) => \ramloop[83].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(4) => \ramloop[83].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(3) => \ramloop[83].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(2) => \ramloop[83].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(1) => \ramloop[83].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_73\(0) => \ramloop[83].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(7) => \ramloop[82].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(6) => \ramloop[82].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(5) => \ramloop[82].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(4) => \ramloop[82].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(3) => \ramloop[82].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(2) => \ramloop[82].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(1) => \ramloop[82].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_74\(0) => \ramloop[82].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(7) => \ramloop[81].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(6) => \ramloop[81].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(5) => \ramloop[81].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(4) => \ramloop[81].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(3) => \ramloop[81].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(2) => \ramloop[81].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(1) => \ramloop[81].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_75\(0) => \ramloop[81].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(7) => \ramloop[88].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(6) => \ramloop[88].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(5) => \ramloop[88].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(4) => \ramloop[88].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(3) => \ramloop[88].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(2) => \ramloop[88].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(1) => \ramloop[88].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_76\(0) => \ramloop[88].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(7) => \ramloop[87].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(6) => \ramloop[87].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(5) => \ramloop[87].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(4) => \ramloop[87].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(3) => \ramloop[87].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(2) => \ramloop[87].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(1) => \ramloop[87].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_77\(0) => \ramloop[87].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(7) => \ramloop[86].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(6) => \ramloop[86].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(5) => \ramloop[86].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(4) => \ramloop[86].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(3) => \ramloop[86].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(2) => \ramloop[86].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(1) => \ramloop[86].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_78\(0) => \ramloop[86].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(7) => \ramloop[85].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(6) => \ramloop[85].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(5) => \ramloop[85].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(4) => \ramloop[85].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(3) => \ramloop[85].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(2) => \ramloop[85].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(1) => \ramloop[85].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_79\(0) => \ramloop[85].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(7) => \ramloop[20].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(6) => \ramloop[20].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(5) => \ramloop[20].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(4) => \ramloop[20].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(3) => \ramloop[20].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(2) => \ramloop[20].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(1) => \ramloop[20].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_8\(0) => \ramloop[20].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_80\(0) => \ramloop[20].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_81\(0) => \ramloop[19].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_82\(0) => \ramloop[18].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_83\(0) => \ramloop[17].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_84\(0) => \ramloop[24].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_85\(0) => \ramloop[23].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_86\(0) => \ramloop[22].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_87\(0) => \ramloop[21].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_88\(0) => \ramloop[28].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_89\(0) => \ramloop[27].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(7) => \ramloop[19].ram.r_n_8\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(6) => \ramloop[19].ram.r_n_9\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(5) => \ramloop[19].ram.r_n_10\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(4) => \ramloop[19].ram.r_n_11\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(3) => \ramloop[19].ram.r_n_12\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(2) => \ramloop[19].ram.r_n_13\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(1) => \ramloop[19].ram.r_n_14\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_9\(0) => \ramloop[19].ram.r_n_15\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_90\(0) => \ramloop[26].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_91\(0) => \ramloop[25].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_92\(0) => \ramloop[32].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_93\(0) => \ramloop[31].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_94\(0) => \ramloop[30].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_95\(0) => \ramloop[29].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_96\(0) => \ramloop[36].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_97\(0) => \ramloop[35].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_98\(0) => \ramloop[34].ram.r_n_17\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_99\(0) => \ramloop[33].ram.r_n_17\,
      DOBDO(0) => \ramloop[5].ram.r_n_1\,
      DOPBDOP(0) => \ramloop[89].ram.r_n_17\,
      DOUTB(0) => \ramloop[3].ram.r_n_1\,
      addrb(6 downto 0) => addrb(18 downto 12),
      clka => clka,
      \^doutb\(11 downto 0) => doutb(11 downto 0)
    );
\ramloop[0].ram.r\: entity work.BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width
     port map (
      DOUTA(0) => ram_douta,
      DOUTB(0) => ram_doutb,
      ENA => \ramloop[6].ram.r_n_0\,
      ENB => \ramloop[6].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[10].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized9\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[82].ram.r_n_18\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \ramloop[82].ram.r_n_19\,
      clka => clka,
      dina(0) => dina(1),
      dinb(0) => dinb(1),
      \douta[1]\(0) => \ramloop[10].ram.r_n_0\,
      \doutb[1]\(0) => \ramloop[10].ram.r_n_1\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[11].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized10\
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(1 downto 0) => dina(2 downto 1),
      dinb(1 downto 0) => dinb(2 downto 1),
      \douta[2]\(1) => \ramloop[11].ram.r_n_0\,
      \douta[2]\(0) => \ramloop[11].ram.r_n_1\,
      \doutb[2]\(1) => \ramloop[11].ram.r_n_2\,
      \doutb[2]\(0) => \ramloop[11].ram.r_n_3\,
      ram_ena => ram_ena,
      ram_enb => ram_enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[12].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized11\
     port map (
      DOUTA(0) => \ramloop[12].ram.r_n_0\,
      DOUTB(0) => \ramloop[12].ram.r_n_1\,
      ENA => \ramloop[6].ram.r_n_0\,
      ENB => \ramloop[6].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(2),
      dinb(0) => dinb(2),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[13].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized12\
     port map (
      DOUTA(0) => \ramloop[13].ram.r_n_0\,
      DOUTB(0) => \ramloop[13].ram.r_n_1\,
      ENA => \ramloop[7].ram.r_n_0\,
      ENB => \ramloop[7].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(2),
      dinb(0) => dinb(2),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[14].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized13\
     port map (
      DOUTA(0) => \ramloop[14].ram.r_n_0\,
      DOUTB(0) => \ramloop[14].ram.r_n_1\,
      ENA => \ramloop[8].ram.r_n_0\,
      ENB => \ramloop[8].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(2),
      dinb(0) => dinb(2),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[15].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized14\
     port map (
      DOUTA(0) => \ramloop[15].ram.r_n_0\,
      DOUTB(0) => \ramloop[15].ram.r_n_1\,
      ENA => \ramloop[9].ram.r_n_0\,
      ENB => \ramloop[9].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(2),
      dinb(0) => dinb(2),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[16].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized15\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[82].ram.r_n_18\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \ramloop[82].ram.r_n_19\,
      clka => clka,
      dina(0) => dina(2),
      dinb(0) => dinb(2),
      \douta[2]\(0) => \ramloop[16].ram.r_n_0\,
      \doutb[2]\(0) => \ramloop[16].ram.r_n_1\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[17].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized16\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[89].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[89].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[17].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[17].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[17].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[17].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[17].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[17].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[17].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[17].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[17].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[17].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[17].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[17].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[17].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[17].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[17].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[17].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[17].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[17].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[18].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized17\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[74].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[74].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[18].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[18].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[18].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[18].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[18].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[18].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[18].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[18].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[18].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[18].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[18].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[18].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[18].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[18].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[18].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[18].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[18].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[18].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[19].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized18\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[91].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[91].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[19].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[19].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[19].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[19].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[19].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[19].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[19].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[19].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[19].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[19].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[19].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[19].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[19].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[19].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[19].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[19].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[19].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[19].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[1].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized0\
     port map (
      DOUTA(0) => \ramloop[1].ram.r_n_0\,
      DOUTB(0) => \ramloop[1].ram.r_n_1\,
      ENA => \ramloop[7].ram.r_n_0\,
      ENB => \ramloop[7].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[20].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized19\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[76].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[76].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[20].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[20].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[20].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[20].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[20].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[20].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[20].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[20].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[20].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[20].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[20].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[20].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[20].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[20].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[20].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[20].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[20].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[20].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[21].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized20\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[77].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[77].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[21].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[21].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[21].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[21].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[21].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[21].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[21].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[21].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[21].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[21].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[21].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[21].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[21].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[21].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[21].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[21].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[21].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[21].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[22].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized21\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[78].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[78].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[22].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[22].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[22].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[22].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[22].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[22].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[22].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[22].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[22].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[22].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[22].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[22].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[22].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[22].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[22].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[22].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[22].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[22].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[23].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized22\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[79].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[79].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[23].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[23].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[23].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[23].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[23].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[23].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[23].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[23].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[23].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[23].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[23].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[23].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[23].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[23].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[23].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[23].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[23].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[23].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[24].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized23\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[80].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[80].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[24].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[24].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[24].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[24].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[24].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[24].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[24].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[24].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[24].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[24].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[24].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[24].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[24].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[24].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[24].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[24].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[24].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[24].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[25].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized24\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[89].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[89].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[25].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[25].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[25].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[25].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[25].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[25].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[25].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[25].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[25].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[25].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[25].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[25].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[25].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[25].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[25].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[25].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[25].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[25].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[26].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized25\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[74].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[74].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[26].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[26].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[26].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[26].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[26].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[26].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[26].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[26].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[26].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[26].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[26].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[26].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[26].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[26].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[26].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[26].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[26].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[26].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[27].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized26\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[91].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[91].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[27].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[27].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[27].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[27].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[27].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[27].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[27].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[27].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[27].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[27].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[27].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[27].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[27].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[27].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[27].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[27].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[27].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[27].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[28].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized27\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[76].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[76].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[28].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[28].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[28].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[28].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[28].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[28].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[28].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[28].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[28].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[28].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[28].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[28].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[28].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[28].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[28].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[28].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[28].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[28].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[29].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized28\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[77].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[77].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[29].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[29].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[29].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[29].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[29].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[29].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[29].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[29].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[29].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[29].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[29].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[29].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[29].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[29].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[29].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[29].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[29].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[29].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[2].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized1\
     port map (
      DOUTA(0) => \ramloop[2].ram.r_n_0\,
      DOUTB(0) => \ramloop[2].ram.r_n_1\,
      ENA => \ramloop[8].ram.r_n_0\,
      ENB => \ramloop[8].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[30].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized29\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[78].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[78].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[30].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[30].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[30].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[30].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[30].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[30].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[30].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[30].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[30].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[30].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[30].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[30].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[30].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[30].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[30].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[30].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[30].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[30].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[31].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized30\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[79].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[79].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[31].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[31].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[31].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[31].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[31].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[31].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[31].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[31].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[31].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[31].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[31].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[31].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[31].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[31].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[31].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[31].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[31].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[31].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[32].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized31\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[80].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[80].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[32].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[32].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[32].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[32].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[32].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[32].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[32].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[32].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[32].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[32].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[32].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[32].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[32].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[32].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[32].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[32].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[32].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[32].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[33].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized32\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[89].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[89].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[33].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[33].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[33].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[33].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[33].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[33].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[33].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[33].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[33].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[33].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[33].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[33].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[33].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[33].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[33].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[33].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[33].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[33].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[34].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized33\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[74].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[74].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[34].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[34].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[34].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[34].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[34].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[34].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[34].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[34].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[34].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[34].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[34].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[34].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[34].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[34].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[34].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[34].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[34].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[34].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[35].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized34\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[91].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[91].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[35].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[35].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[35].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[35].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[35].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[35].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[35].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[35].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[35].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[35].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[35].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[35].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[35].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[35].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[35].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[35].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[35].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[35].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[36].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized35\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[76].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[76].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[36].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[36].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[36].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[36].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[36].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[36].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[36].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[36].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[36].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[36].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[36].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[36].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[36].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[36].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[36].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[36].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[36].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[36].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[37].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized36\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[77].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[77].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[37].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[37].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[37].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[37].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[37].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[37].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[37].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[37].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[37].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[37].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[37].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[37].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[37].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[37].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[37].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[37].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[37].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[37].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[38].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized37\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[78].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[78].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[38].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[38].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[38].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[38].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[38].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[38].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[38].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[38].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[38].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[38].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[38].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[38].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[38].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[38].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[38].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[38].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[38].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[38].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[39].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized38\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[79].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[79].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[39].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[39].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[39].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[39].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[39].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[39].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[39].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[39].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[39].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[39].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[39].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[39].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[39].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[39].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[39].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[39].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[39].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[39].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[3].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized2\
     port map (
      DOUTA(0) => \ramloop[3].ram.r_n_0\,
      DOUTB(0) => \ramloop[3].ram.r_n_1\,
      ENA => \ramloop[9].ram.r_n_0\,
      ENB => \ramloop[9].ram.r_n_1\,
      addra(15 downto 0) => addra(15 downto 0),
      addrb(15 downto 0) => addrb(15 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[40].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized39\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[80].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[80].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[40].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[40].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[40].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[40].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[40].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[40].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[40].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[40].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[40].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[40].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[40].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[40].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[40].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[40].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[40].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[40].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[40].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[40].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[41].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized40\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[89].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[89].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[41].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[41].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[41].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[41].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[41].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[41].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[41].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[41].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[41].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[41].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[41].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[41].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[41].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[41].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[41].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[41].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[41].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[41].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[42].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized41\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[74].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[74].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[42].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[42].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[42].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[42].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[42].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[42].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[42].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[42].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[42].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[42].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[42].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[42].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[42].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[42].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[42].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[42].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[42].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[42].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[43].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized42\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[91].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[91].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[43].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[43].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[43].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[43].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[43].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[43].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[43].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[43].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[43].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[43].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[43].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[43].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[43].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[43].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[43].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[43].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[43].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[43].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[44].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized43\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[76].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[76].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[44].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[44].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[44].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[44].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[44].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[44].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[44].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[44].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[44].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[44].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[44].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[44].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[44].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[44].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[44].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[44].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[44].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[44].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[45].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized44\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[77].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[77].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[45].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[45].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[45].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[45].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[45].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[45].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[45].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[45].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[45].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[45].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[45].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[45].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[45].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[45].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[45].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[45].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[45].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[45].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[46].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized45\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[78].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[78].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[46].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[46].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[46].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[46].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[46].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[46].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[46].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[46].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[46].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[46].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[46].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[46].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[46].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[46].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[46].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[46].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[46].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[46].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[47].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized46\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[79].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[79].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[47].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[47].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[47].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[47].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[47].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[47].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[47].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[47].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[47].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[47].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[47].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[47].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[47].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[47].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[47].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[47].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[47].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[47].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[48].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized47\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[80].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[80].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[48].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[48].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[48].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[48].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[48].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[48].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[48].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[48].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[48].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[48].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[48].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[48].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[48].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[48].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[48].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[48].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[48].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[48].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[49].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized48\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[89].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[89].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[49].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[49].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[49].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[49].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[49].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[49].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[49].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[49].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[49].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[49].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[49].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[49].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[49].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[49].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[49].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[49].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[49].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[49].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[4].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized3\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[82].ram.r_n_18\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \ramloop[82].ram.r_n_19\,
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      \douta[0]\(0) => \ramloop[4].ram.r_n_0\,
      \doutb[0]\(0) => \ramloop[4].ram.r_n_1\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[50].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized49\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[74].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[74].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[50].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[50].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[50].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[50].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[50].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[50].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[50].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[50].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[50].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[50].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[50].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[50].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[50].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[50].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[50].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[50].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[50].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[50].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[51].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized50\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[91].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[91].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[51].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[51].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[51].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[51].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[51].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[51].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[51].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[51].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[51].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[51].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[51].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[51].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[51].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[51].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[51].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[51].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[51].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[51].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[52].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized51\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[76].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[76].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[52].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[52].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[52].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[52].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[52].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[52].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[52].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[52].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[52].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[52].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[52].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[52].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[52].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[52].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[52].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[52].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[52].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[52].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[53].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized52\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[77].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[77].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[53].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[53].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[53].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[53].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[53].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[53].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[53].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[53].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[53].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[53].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[53].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[53].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[53].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[53].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[53].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[53].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[53].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[53].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[54].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized53\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[78].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[78].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[54].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[54].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[54].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[54].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[54].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[54].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[54].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[54].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[54].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[54].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[54].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[54].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[54].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[54].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[54].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[54].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[54].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[54].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[55].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized54\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[79].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[79].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[55].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[55].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[55].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[55].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[55].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[55].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[55].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[55].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[55].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[55].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[55].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[55].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[55].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[55].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[55].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[55].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[55].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[55].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[56].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized55\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[80].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[80].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[56].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[56].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[56].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[56].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[56].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[56].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[56].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[56].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[56].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[56].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[56].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[56].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[56].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[56].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[56].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[56].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[56].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[56].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[57].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized56\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[89].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[89].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[57].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[57].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[57].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[57].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[57].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[57].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[57].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[57].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[57].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[57].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[57].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[57].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[57].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[57].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[57].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[57].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[57].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[57].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[58].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized57\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[74].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[74].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[58].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[58].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[58].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[58].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[58].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[58].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[58].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[58].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[58].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[58].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[58].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[58].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[58].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[58].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[58].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[58].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[58].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[58].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[59].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized58\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[91].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[91].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[59].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[59].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[59].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[59].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[59].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[59].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[59].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[59].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[59].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[59].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[59].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[59].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[59].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[59].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[59].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[59].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[59].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[59].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[5].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized4\
     port map (
      DOADO(0) => \ramloop[5].ram.r_n_0\,
      DOBDO(0) => \ramloop[5].ram.r_n_1\,
      addra(13 downto 0) => addra(13 downto 0),
      addrb(13 downto 0) => addrb(13 downto 0),
      clka => clka,
      dina(0) => dina(0),
      dinb(0) => dinb(0),
      ram_ena => ram_ena,
      ram_enb => ram_enb,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[60].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized59\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[76].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[76].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[60].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[60].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[60].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[60].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[60].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[60].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[60].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[60].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[60].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[60].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[60].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[60].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[60].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[60].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[60].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[60].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[60].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[60].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[61].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized60\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[77].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[77].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[61].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[61].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[61].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[61].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[61].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[61].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[61].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[61].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[61].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[61].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[61].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[61].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[61].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[61].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[61].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[61].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[61].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[61].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[62].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized61\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[78].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[78].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[62].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[62].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[62].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[62].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[62].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[62].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[62].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[62].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[62].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[62].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[62].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[62].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[62].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[62].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[62].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[62].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[62].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[62].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[63].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized62\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[79].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[79].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[63].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[63].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[63].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[63].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[63].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[63].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[63].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[63].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[63].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[63].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[63].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[63].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[63].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[63].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[63].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[63].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[63].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[63].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[64].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized63\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[80].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[80].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[64].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[64].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[64].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[64].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[64].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[64].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[64].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[64].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[64].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[64].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[64].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[64].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[64].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[64].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[64].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[64].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[64].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[64].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[65].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized64\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[89].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[89].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[65].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[65].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[65].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[65].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[65].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[65].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[65].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[65].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[65].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[65].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[65].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[65].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[65].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[65].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[65].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[65].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[65].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[65].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[66].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized65\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[74].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[74].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[66].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[66].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[66].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[66].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[66].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[66].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[66].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[66].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[66].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[66].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[66].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[66].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[66].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[66].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[66].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[66].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[66].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[66].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[67].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized66\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[91].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[91].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[67].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[67].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[67].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[67].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[67].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[67].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[67].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[67].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[67].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[67].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[67].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[67].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[67].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[67].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[67].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[67].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[67].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[67].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[68].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized67\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[76].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[76].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[68].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[68].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[68].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[68].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[68].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[68].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[68].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[68].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[68].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[68].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[68].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[68].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[68].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[68].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[68].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[68].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[68].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[68].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[69].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized68\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[77].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[77].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[69].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[69].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[69].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[69].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[69].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[69].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[69].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[69].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[69].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[69].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[69].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[69].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[69].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[69].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[69].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[69].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[69].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[69].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[6].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized5\
     port map (
      DOUTA(0) => \ramloop[6].ram.r_n_2\,
      DOUTB(0) => \ramloop[6].ram.r_n_3\,
      ENA => \ramloop[6].ram.r_n_0\,
      ENB => \ramloop[6].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(0) => dina(1),
      dinb(0) => dinb(1),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[70].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized69\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[78].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[78].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[70].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[70].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[70].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[70].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[70].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[70].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[70].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[70].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[70].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[70].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[70].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[70].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[70].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[70].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[70].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[70].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[70].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[70].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[71].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized70\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[79].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[79].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[71].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[71].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[71].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[71].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[71].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[71].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[71].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[71].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[71].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[71].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[71].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[71].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[71].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[71].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[71].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[71].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[71].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[71].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[72].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized71\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[80].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[80].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[72].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[72].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[72].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[72].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[72].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[72].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[72].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[72].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[72].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[72].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[72].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[72].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[72].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[72].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[72].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[72].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[72].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[72].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[73].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized72\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[89].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[89].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[73].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[73].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[73].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[73].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[73].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[73].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[73].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[73].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[73].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[73].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[73].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[73].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[73].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[73].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[73].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[73].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[73].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[73].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[74].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized73\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \ramloop[74].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \ramloop[74].ram.r_n_19\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[74].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[74].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[74].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[74].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[74].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[74].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[74].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[74].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[74].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[74].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[74].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[74].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[74].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[74].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[74].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[74].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[74].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[74].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[75].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized74\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_13_sp_1 => \ramloop[91].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_13_sp_1 => \ramloop[91].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[75].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[75].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[75].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[75].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[75].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[75].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[75].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[75].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[75].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[75].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[75].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[75].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[75].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[75].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[75].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[75].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[75].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[75].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[76].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized75\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \ramloop[76].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \ramloop[76].ram.r_n_19\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[76].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[76].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[76].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[76].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[76].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[76].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[76].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[76].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[76].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[76].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[76].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[76].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[76].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[76].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[76].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[76].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[76].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[76].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[77].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized76\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \ramloop[77].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \ramloop[77].ram.r_n_19\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[77].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[77].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[77].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[77].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[77].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[77].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[77].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[77].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[77].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[77].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[77].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[77].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[77].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[77].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[77].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[77].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[77].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[77].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[78].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized77\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \ramloop[78].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \ramloop[78].ram.r_n_19\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[78].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[78].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[78].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[78].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[78].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[78].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[78].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[78].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[78].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[78].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[78].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[78].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[78].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[78].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[78].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[78].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[78].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[78].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[79].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized78\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \ramloop[79].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \ramloop[79].ram.r_n_19\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[79].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[79].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[79].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[79].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[79].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[79].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[79].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[79].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[79].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[79].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[79].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[79].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[79].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[79].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[79].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[79].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[79].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[79].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[7].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized6\
     port map (
      DOUTA(0) => \ramloop[7].ram.r_n_2\,
      DOUTB(0) => \ramloop[7].ram.r_n_3\,
      ENA => \ramloop[7].ram.r_n_0\,
      ENB => \ramloop[7].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(0) => dina(1),
      dinb(0) => dinb(1),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[80].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized79\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \ramloop[80].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \ramloop[80].ram.r_n_19\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[80].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[80].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[80].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[80].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[80].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[80].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[80].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[80].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[80].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[80].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[80].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[80].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[80].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[80].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[80].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[80].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[80].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[80].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[81].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized80\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[82].ram.r_n_18\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \ramloop[82].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[81].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[81].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[81].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[81].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[81].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[81].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[81].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[81].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[81].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[81].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[81].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[81].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[81].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[81].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[81].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[81].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[81].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[81].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[82].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized81\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \ramloop[82].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \ramloop[82].ram.r_n_19\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[82].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[82].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[82].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[82].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[82].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[82].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[82].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[82].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[82].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[82].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[82].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[82].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[82].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[82].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[82].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[82].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[82].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[82].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[83].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized82\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[82].ram.r_n_18\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \ramloop[82].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[83].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[83].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[83].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[83].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[83].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[83].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[83].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[83].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[83].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[83].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[83].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[83].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[83].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[83].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[83].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[83].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[83].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[83].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[84].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized83\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[82].ram.r_n_18\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \ramloop[82].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[84].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[84].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[84].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[84].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[84].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[84].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[84].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[84].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[84].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[84].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[84].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[84].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[84].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[84].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[84].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[84].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[84].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[84].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[85].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized84\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[82].ram.r_n_18\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \ramloop[82].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[85].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[85].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[85].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[85].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[85].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[85].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[85].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[85].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[85].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[85].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[85].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[85].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[85].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[85].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[85].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[85].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[85].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[85].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[86].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized85\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[82].ram.r_n_18\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \ramloop[82].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[86].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[86].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[86].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[86].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[86].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[86].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[86].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[86].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[86].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[86].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[86].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[86].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[86].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[86].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[86].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[86].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[86].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[86].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[87].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized86\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[82].ram.r_n_18\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \ramloop[82].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[87].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[87].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[87].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[87].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[87].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[87].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[87].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[87].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[87].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[87].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[87].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[87].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[87].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[87].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[87].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[87].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[87].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[87].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[88].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized87\
     port map (
      addra(14 downto 0) => addra(14 downto 0),
      \addra[15]\ => \ramloop[82].ram.r_n_18\,
      addrb(14 downto 0) => addrb(14 downto 0),
      \addrb[15]\ => \ramloop[82].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[88].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[88].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[88].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[88].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[88].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[88].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[88].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[88].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[88].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[88].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[88].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[88].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[88].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[88].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[88].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[88].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[88].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[88].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[89].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized88\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \ramloop[89].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \ramloop[89].ram.r_n_19\,
      DOPADOP(0) => \ramloop[89].ram.r_n_16\,
      DOPBDOP(0) => \ramloop[89].ram.r_n_17\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[89].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[89].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[89].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[89].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[89].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[89].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[89].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[89].ram.r_n_7\,
      \doutb[10]\(7) => \ramloop[89].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[89].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[89].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[89].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[89].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[89].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[89].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[89].ram.r_n_15\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[8].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized7\
     port map (
      DOUTA(0) => \ramloop[8].ram.r_n_2\,
      DOUTB(0) => \ramloop[8].ram.r_n_3\,
      ENA => \ramloop[8].ram.r_n_0\,
      ENB => \ramloop[8].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(0) => dina(1),
      dinb(0) => dinb(1),
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[90].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized89\
     port map (
      addra(15 downto 12) => addra(18 downto 15),
      addra(11 downto 0) => addra(11 downto 0),
      addra_14_sp_1 => \ramloop[74].ram.r_n_18\,
      addrb(15 downto 12) => addrb(18 downto 15),
      addrb(11 downto 0) => addrb(11 downto 0),
      addrb_14_sp_1 => \ramloop[74].ram.r_n_19\,
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[90].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[90].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[90].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[90].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[90].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[90].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[90].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[90].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[90].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[90].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[90].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[90].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[90].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[90].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[90].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[90].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[90].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[90].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[91].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized90\
     port map (
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram\ => \ramloop[91].ram.r_n_18\,
      \DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_0\ => \ramloop[91].ram.r_n_19\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(8 downto 0) => dina(11 downto 3),
      dinb(8 downto 0) => dinb(11 downto 3),
      \douta[10]\(7) => \ramloop[91].ram.r_n_0\,
      \douta[10]\(6) => \ramloop[91].ram.r_n_1\,
      \douta[10]\(5) => \ramloop[91].ram.r_n_2\,
      \douta[10]\(4) => \ramloop[91].ram.r_n_3\,
      \douta[10]\(3) => \ramloop[91].ram.r_n_4\,
      \douta[10]\(2) => \ramloop[91].ram.r_n_5\,
      \douta[10]\(1) => \ramloop[91].ram.r_n_6\,
      \douta[10]\(0) => \ramloop[91].ram.r_n_7\,
      \douta[11]\(0) => \ramloop[91].ram.r_n_16\,
      \doutb[10]\(7) => \ramloop[91].ram.r_n_8\,
      \doutb[10]\(6) => \ramloop[91].ram.r_n_9\,
      \doutb[10]\(5) => \ramloop[91].ram.r_n_10\,
      \doutb[10]\(4) => \ramloop[91].ram.r_n_11\,
      \doutb[10]\(3) => \ramloop[91].ram.r_n_12\,
      \doutb[10]\(2) => \ramloop[91].ram.r_n_13\,
      \doutb[10]\(1) => \ramloop[91].ram.r_n_14\,
      \doutb[10]\(0) => \ramloop[91].ram.r_n_15\,
      \doutb[11]\(0) => \ramloop[91].ram.r_n_17\,
      wea(0) => wea(0),
      web(0) => web(0)
    );
\ramloop[9].ram.r\: entity work.\BRAMRW_blk_mem_gen_0_0_blk_mem_gen_prim_width__parameterized8\
     port map (
      DOUTA(0) => \ramloop[9].ram.r_n_2\,
      DOUTB(0) => \ramloop[9].ram.r_n_3\,
      ENA => \ramloop[9].ram.r_n_0\,
      ENB => \ramloop[9].ram.r_n_1\,
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(0) => dina(1),
      dinb(0) => dinb(1),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BRAMRW_blk_mem_gen_0_0_blk_mem_gen_top is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_top : entity is "blk_mem_gen_top";
end BRAMRW_blk_mem_gen_0_0_blk_mem_gen_top;

architecture STRUCTURE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_top is
begin
\valid.cstr\: entity work.BRAMRW_blk_mem_gen_0_0_blk_mem_gen_generic_cstr
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => dinb(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth is
  port (
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clka : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    web : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth : entity is "blk_mem_gen_v8_4_1_synth";
end BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth;

architecture STRUCTURE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth is
begin
\gnbram.gnativebmg.native_blk_mem_gen\: entity work.BRAMRW_blk_mem_gen_0_0_blk_mem_gen_top
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => dinb(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 is
  port (
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 );
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    eccpipece : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC;
    rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sleep : in STD_LOGIC;
    deepsleep : in STD_LOGIC;
    shutdown : in STD_LOGIC;
    rsta_busy : out STD_LOGIC;
    rstb_busy : out STD_LOGIC;
    s_aclk : in STD_LOGIC;
    s_aresetn : in STD_LOGIC;
    s_axi_awid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_awaddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_awlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_awsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_awburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_awvalid : in STD_LOGIC;
    s_axi_awready : out STD_LOGIC;
    s_axi_wdata : in STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_wstrb : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_wlast : in STD_LOGIC;
    s_axi_wvalid : in STD_LOGIC;
    s_axi_wready : out STD_LOGIC;
    s_axi_bid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_bvalid : out STD_LOGIC;
    s_axi_bready : in STD_LOGIC;
    s_axi_arid : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_araddr : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_arlen : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axi_arsize : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_arburst : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_arvalid : in STD_LOGIC;
    s_axi_arready : out STD_LOGIC;
    s_axi_rid : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_rdata : out STD_LOGIC_VECTOR ( 11 downto 0 );
    s_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_rlast : out STD_LOGIC;
    s_axi_rvalid : out STD_LOGIC;
    s_axi_rready : in STD_LOGIC;
    s_axi_injectsbiterr : in STD_LOGIC;
    s_axi_injectdbiterr : in STD_LOGIC;
    s_axi_sbiterr : out STD_LOGIC;
    s_axi_dbiterr : out STD_LOGIC;
    s_axi_rdaddrecc : out STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 19;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "103";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "Estimated Power for IP     :     18.830298 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "BRAMRW_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 307200;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 307200;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 307200;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 307200;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "artix7";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "blk_mem_gen_v8_4_1";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 : entity is "yes";
end BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1;

architecture STRUCTURE of BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1 is
  signal \<const0>\ : STD_LOGIC;
begin
  dbiterr <= \<const0>\;
  rdaddrecc(18) <= \<const0>\;
  rdaddrecc(17) <= \<const0>\;
  rdaddrecc(16) <= \<const0>\;
  rdaddrecc(15) <= \<const0>\;
  rdaddrecc(14) <= \<const0>\;
  rdaddrecc(13) <= \<const0>\;
  rdaddrecc(12) <= \<const0>\;
  rdaddrecc(11) <= \<const0>\;
  rdaddrecc(10) <= \<const0>\;
  rdaddrecc(9) <= \<const0>\;
  rdaddrecc(8) <= \<const0>\;
  rdaddrecc(7) <= \<const0>\;
  rdaddrecc(6) <= \<const0>\;
  rdaddrecc(5) <= \<const0>\;
  rdaddrecc(4) <= \<const0>\;
  rdaddrecc(3) <= \<const0>\;
  rdaddrecc(2) <= \<const0>\;
  rdaddrecc(1) <= \<const0>\;
  rdaddrecc(0) <= \<const0>\;
  rsta_busy <= \<const0>\;
  rstb_busy <= \<const0>\;
  s_axi_arready <= \<const0>\;
  s_axi_awready <= \<const0>\;
  s_axi_bid(3) <= \<const0>\;
  s_axi_bid(2) <= \<const0>\;
  s_axi_bid(1) <= \<const0>\;
  s_axi_bid(0) <= \<const0>\;
  s_axi_bresp(1) <= \<const0>\;
  s_axi_bresp(0) <= \<const0>\;
  s_axi_bvalid <= \<const0>\;
  s_axi_dbiterr <= \<const0>\;
  s_axi_rdaddrecc(18) <= \<const0>\;
  s_axi_rdaddrecc(17) <= \<const0>\;
  s_axi_rdaddrecc(16) <= \<const0>\;
  s_axi_rdaddrecc(15) <= \<const0>\;
  s_axi_rdaddrecc(14) <= \<const0>\;
  s_axi_rdaddrecc(13) <= \<const0>\;
  s_axi_rdaddrecc(12) <= \<const0>\;
  s_axi_rdaddrecc(11) <= \<const0>\;
  s_axi_rdaddrecc(10) <= \<const0>\;
  s_axi_rdaddrecc(9) <= \<const0>\;
  s_axi_rdaddrecc(8) <= \<const0>\;
  s_axi_rdaddrecc(7) <= \<const0>\;
  s_axi_rdaddrecc(6) <= \<const0>\;
  s_axi_rdaddrecc(5) <= \<const0>\;
  s_axi_rdaddrecc(4) <= \<const0>\;
  s_axi_rdaddrecc(3) <= \<const0>\;
  s_axi_rdaddrecc(2) <= \<const0>\;
  s_axi_rdaddrecc(1) <= \<const0>\;
  s_axi_rdaddrecc(0) <= \<const0>\;
  s_axi_rdata(11) <= \<const0>\;
  s_axi_rdata(10) <= \<const0>\;
  s_axi_rdata(9) <= \<const0>\;
  s_axi_rdata(8) <= \<const0>\;
  s_axi_rdata(7) <= \<const0>\;
  s_axi_rdata(6) <= \<const0>\;
  s_axi_rdata(5) <= \<const0>\;
  s_axi_rdata(4) <= \<const0>\;
  s_axi_rdata(3) <= \<const0>\;
  s_axi_rdata(2) <= \<const0>\;
  s_axi_rdata(1) <= \<const0>\;
  s_axi_rdata(0) <= \<const0>\;
  s_axi_rid(3) <= \<const0>\;
  s_axi_rid(2) <= \<const0>\;
  s_axi_rid(1) <= \<const0>\;
  s_axi_rid(0) <= \<const0>\;
  s_axi_rlast <= \<const0>\;
  s_axi_rresp(1) <= \<const0>\;
  s_axi_rresp(0) <= \<const0>\;
  s_axi_rvalid <= \<const0>\;
  s_axi_sbiterr <= \<const0>\;
  s_axi_wready <= \<const0>\;
  sbiterr <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst_blk_mem_gen: entity work.BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1_synth
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => dinb(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity BRAMRW_blk_mem_gen_0_0 is
  port (
    clka : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 11 downto 0 );
    douta : out STD_LOGIC_VECTOR ( 11 downto 0 );
    clkb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 18 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 11 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 11 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of BRAMRW_blk_mem_gen_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of BRAMRW_blk_mem_gen_0_0 : entity is "BRAMRW_blk_mem_gen_0_0,blk_mem_gen_v8_4_1,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of BRAMRW_blk_mem_gen_0_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of BRAMRW_blk_mem_gen_0_0 : entity is "blk_mem_gen_v8_4_1,Vivado 2018.1";
end BRAMRW_blk_mem_gen_0_0;

architecture STRUCTURE of BRAMRW_blk_mem_gen_0_0 is
  signal NLW_U0_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rsta_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rstb_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rlast_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_bid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_U0_s_axi_rdaddrecc_UNCONNECTED : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal NLW_U0_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal NLW_U0_s_axi_rid_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_U0_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_ADDRA_WIDTH : integer;
  attribute C_ADDRA_WIDTH of U0 : label is 19;
  attribute C_ADDRB_WIDTH : integer;
  attribute C_ADDRB_WIDTH of U0 : label is 19;
  attribute C_ALGORITHM : integer;
  attribute C_ALGORITHM of U0 : label is 1;
  attribute C_AXI_ID_WIDTH : integer;
  attribute C_AXI_ID_WIDTH of U0 : label is 4;
  attribute C_AXI_SLAVE_TYPE : integer;
  attribute C_AXI_SLAVE_TYPE of U0 : label is 0;
  attribute C_AXI_TYPE : integer;
  attribute C_AXI_TYPE of U0 : label is 1;
  attribute C_BYTE_SIZE : integer;
  attribute C_BYTE_SIZE of U0 : label is 9;
  attribute C_COMMON_CLK : integer;
  attribute C_COMMON_CLK of U0 : label is 1;
  attribute C_COUNT_18K_BRAM : string;
  attribute C_COUNT_18K_BRAM of U0 : label is "1";
  attribute C_COUNT_36K_BRAM : string;
  attribute C_COUNT_36K_BRAM of U0 : label is "103";
  attribute C_CTRL_ECC_ALGO : string;
  attribute C_CTRL_ECC_ALGO of U0 : label is "NONE";
  attribute C_DEFAULT_DATA : string;
  attribute C_DEFAULT_DATA of U0 : label is "0";
  attribute C_DISABLE_WARN_BHV_COLL : integer;
  attribute C_DISABLE_WARN_BHV_COLL of U0 : label is 0;
  attribute C_DISABLE_WARN_BHV_RANGE : integer;
  attribute C_DISABLE_WARN_BHV_RANGE of U0 : label is 0;
  attribute C_ELABORATION_DIR : string;
  attribute C_ELABORATION_DIR of U0 : label is "./";
  attribute C_ENABLE_32BIT_ADDRESS : integer;
  attribute C_ENABLE_32BIT_ADDRESS of U0 : label is 0;
  attribute C_EN_DEEPSLEEP_PIN : integer;
  attribute C_EN_DEEPSLEEP_PIN of U0 : label is 0;
  attribute C_EN_ECC_PIPE : integer;
  attribute C_EN_ECC_PIPE of U0 : label is 0;
  attribute C_EN_RDADDRA_CHG : integer;
  attribute C_EN_RDADDRA_CHG of U0 : label is 0;
  attribute C_EN_RDADDRB_CHG : integer;
  attribute C_EN_RDADDRB_CHG of U0 : label is 0;
  attribute C_EN_SAFETY_CKT : integer;
  attribute C_EN_SAFETY_CKT of U0 : label is 0;
  attribute C_EN_SHUTDOWN_PIN : integer;
  attribute C_EN_SHUTDOWN_PIN of U0 : label is 0;
  attribute C_EN_SLEEP_PIN : integer;
  attribute C_EN_SLEEP_PIN of U0 : label is 0;
  attribute C_EST_POWER_SUMMARY : string;
  attribute C_EST_POWER_SUMMARY of U0 : label is "Estimated Power for IP     :     18.830298 mW";
  attribute C_FAMILY : string;
  attribute C_FAMILY of U0 : label is "artix7";
  attribute C_HAS_AXI_ID : integer;
  attribute C_HAS_AXI_ID of U0 : label is 0;
  attribute C_HAS_ENA : integer;
  attribute C_HAS_ENA of U0 : label is 0;
  attribute C_HAS_ENB : integer;
  attribute C_HAS_ENB of U0 : label is 0;
  attribute C_HAS_INJECTERR : integer;
  attribute C_HAS_INJECTERR of U0 : label is 0;
  attribute C_HAS_MEM_OUTPUT_REGS_A : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_A of U0 : label is 1;
  attribute C_HAS_MEM_OUTPUT_REGS_B : integer;
  attribute C_HAS_MEM_OUTPUT_REGS_B of U0 : label is 1;
  attribute C_HAS_MUX_OUTPUT_REGS_A : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_MUX_OUTPUT_REGS_B : integer;
  attribute C_HAS_MUX_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_HAS_REGCEA : integer;
  attribute C_HAS_REGCEA of U0 : label is 0;
  attribute C_HAS_REGCEB : integer;
  attribute C_HAS_REGCEB of U0 : label is 0;
  attribute C_HAS_RSTA : integer;
  attribute C_HAS_RSTA of U0 : label is 0;
  attribute C_HAS_RSTB : integer;
  attribute C_HAS_RSTB of U0 : label is 0;
  attribute C_HAS_SOFTECC_INPUT_REGS_A : integer;
  attribute C_HAS_SOFTECC_INPUT_REGS_A of U0 : label is 0;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B : integer;
  attribute C_HAS_SOFTECC_OUTPUT_REGS_B of U0 : label is 0;
  attribute C_INITA_VAL : string;
  attribute C_INITA_VAL of U0 : label is "0";
  attribute C_INITB_VAL : string;
  attribute C_INITB_VAL of U0 : label is "0";
  attribute C_INIT_FILE : string;
  attribute C_INIT_FILE of U0 : label is "NONE";
  attribute C_INIT_FILE_NAME : string;
  attribute C_INIT_FILE_NAME of U0 : label is "BRAMRW_blk_mem_gen_0_0.mif";
  attribute C_INTERFACE_TYPE : integer;
  attribute C_INTERFACE_TYPE of U0 : label is 0;
  attribute C_LOAD_INIT_FILE : integer;
  attribute C_LOAD_INIT_FILE of U0 : label is 1;
  attribute C_MEM_TYPE : integer;
  attribute C_MEM_TYPE of U0 : label is 2;
  attribute C_MUX_PIPELINE_STAGES : integer;
  attribute C_MUX_PIPELINE_STAGES of U0 : label is 0;
  attribute C_PRIM_TYPE : integer;
  attribute C_PRIM_TYPE of U0 : label is 1;
  attribute C_READ_DEPTH_A : integer;
  attribute C_READ_DEPTH_A of U0 : label is 307200;
  attribute C_READ_DEPTH_B : integer;
  attribute C_READ_DEPTH_B of U0 : label is 307200;
  attribute C_READ_WIDTH_A : integer;
  attribute C_READ_WIDTH_A of U0 : label is 12;
  attribute C_READ_WIDTH_B : integer;
  attribute C_READ_WIDTH_B of U0 : label is 12;
  attribute C_RSTRAM_A : integer;
  attribute C_RSTRAM_A of U0 : label is 0;
  attribute C_RSTRAM_B : integer;
  attribute C_RSTRAM_B of U0 : label is 0;
  attribute C_RST_PRIORITY_A : string;
  attribute C_RST_PRIORITY_A of U0 : label is "CE";
  attribute C_RST_PRIORITY_B : string;
  attribute C_RST_PRIORITY_B of U0 : label is "CE";
  attribute C_SIM_COLLISION_CHECK : string;
  attribute C_SIM_COLLISION_CHECK of U0 : label is "ALL";
  attribute C_USE_BRAM_BLOCK : integer;
  attribute C_USE_BRAM_BLOCK of U0 : label is 0;
  attribute C_USE_BYTE_WEA : integer;
  attribute C_USE_BYTE_WEA of U0 : label is 0;
  attribute C_USE_BYTE_WEB : integer;
  attribute C_USE_BYTE_WEB of U0 : label is 0;
  attribute C_USE_DEFAULT_DATA : integer;
  attribute C_USE_DEFAULT_DATA of U0 : label is 0;
  attribute C_USE_ECC : integer;
  attribute C_USE_ECC of U0 : label is 0;
  attribute C_USE_SOFTECC : integer;
  attribute C_USE_SOFTECC of U0 : label is 0;
  attribute C_USE_URAM : integer;
  attribute C_USE_URAM of U0 : label is 0;
  attribute C_WEA_WIDTH : integer;
  attribute C_WEA_WIDTH of U0 : label is 1;
  attribute C_WEB_WIDTH : integer;
  attribute C_WEB_WIDTH of U0 : label is 1;
  attribute C_WRITE_DEPTH_A : integer;
  attribute C_WRITE_DEPTH_A of U0 : label is 307200;
  attribute C_WRITE_DEPTH_B : integer;
  attribute C_WRITE_DEPTH_B of U0 : label is 307200;
  attribute C_WRITE_MODE_A : string;
  attribute C_WRITE_MODE_A of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_MODE_B : string;
  attribute C_WRITE_MODE_B of U0 : label is "WRITE_FIRST";
  attribute C_WRITE_WIDTH_A : integer;
  attribute C_WRITE_WIDTH_A of U0 : label is 12;
  attribute C_WRITE_WIDTH_B : integer;
  attribute C_WRITE_WIDTH_B of U0 : label is 12;
  attribute C_XDEVICEFAMILY : string;
  attribute C_XDEVICEFAMILY of U0 : label is "artix7";
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
  attribute x_interface_info : string;
  attribute x_interface_info of clka : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA CLK";
  attribute x_interface_parameter : string;
  attribute x_interface_parameter of clka : signal is "XIL_INTERFACENAME BRAM_PORTA, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of clkb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB CLK";
  attribute x_interface_parameter of clkb : signal is "XIL_INTERFACENAME BRAM_PORTB, MEM_SIZE 8192, MEM_WIDTH 32, MEM_ECC NONE, MASTER_TYPE OTHER, READ_WRITE_MODE READ_WRITE";
  attribute x_interface_info of addra : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA ADDR";
  attribute x_interface_info of addrb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB ADDR";
  attribute x_interface_info of dina : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DIN";
  attribute x_interface_info of dinb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DIN";
  attribute x_interface_info of douta : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA DOUT";
  attribute x_interface_info of doutb : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB DOUT";
  attribute x_interface_info of wea : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTA WE";
  attribute x_interface_info of web : signal is "xilinx.com:interface:bram:1.0 BRAM_PORTB WE";
begin
U0: entity work.BRAMRW_blk_mem_gen_0_0_blk_mem_gen_v8_4_1
     port map (
      addra(18 downto 0) => addra(18 downto 0),
      addrb(18 downto 0) => addrb(18 downto 0),
      clka => clka,
      clkb => clkb,
      dbiterr => NLW_U0_dbiterr_UNCONNECTED,
      deepsleep => '0',
      dina(11 downto 0) => dina(11 downto 0),
      dinb(11 downto 0) => dinb(11 downto 0),
      douta(11 downto 0) => douta(11 downto 0),
      doutb(11 downto 0) => doutb(11 downto 0),
      eccpipece => '0',
      ena => '0',
      enb => '0',
      injectdbiterr => '0',
      injectsbiterr => '0',
      rdaddrecc(18 downto 0) => NLW_U0_rdaddrecc_UNCONNECTED(18 downto 0),
      regcea => '0',
      regceb => '0',
      rsta => '0',
      rsta_busy => NLW_U0_rsta_busy_UNCONNECTED,
      rstb => '0',
      rstb_busy => NLW_U0_rstb_busy_UNCONNECTED,
      s_aclk => '0',
      s_aresetn => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arburst(1 downto 0) => B"00",
      s_axi_arid(3 downto 0) => B"0000",
      s_axi_arlen(7 downto 0) => B"00000000",
      s_axi_arready => NLW_U0_s_axi_arready_UNCONNECTED,
      s_axi_arsize(2 downto 0) => B"000",
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awburst(1 downto 0) => B"00",
      s_axi_awid(3 downto 0) => B"0000",
      s_axi_awlen(7 downto 0) => B"00000000",
      s_axi_awready => NLW_U0_s_axi_awready_UNCONNECTED,
      s_axi_awsize(2 downto 0) => B"000",
      s_axi_awvalid => '0',
      s_axi_bid(3 downto 0) => NLW_U0_s_axi_bid_UNCONNECTED(3 downto 0),
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_U0_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_U0_s_axi_bvalid_UNCONNECTED,
      s_axi_dbiterr => NLW_U0_s_axi_dbiterr_UNCONNECTED,
      s_axi_injectdbiterr => '0',
      s_axi_injectsbiterr => '0',
      s_axi_rdaddrecc(18 downto 0) => NLW_U0_s_axi_rdaddrecc_UNCONNECTED(18 downto 0),
      s_axi_rdata(11 downto 0) => NLW_U0_s_axi_rdata_UNCONNECTED(11 downto 0),
      s_axi_rid(3 downto 0) => NLW_U0_s_axi_rid_UNCONNECTED(3 downto 0),
      s_axi_rlast => NLW_U0_s_axi_rlast_UNCONNECTED,
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_U0_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_U0_s_axi_rvalid_UNCONNECTED,
      s_axi_sbiterr => NLW_U0_s_axi_sbiterr_UNCONNECTED,
      s_axi_wdata(11 downto 0) => B"000000000000",
      s_axi_wlast => '0',
      s_axi_wready => NLW_U0_s_axi_wready_UNCONNECTED,
      s_axi_wstrb(0) => '0',
      s_axi_wvalid => '0',
      sbiterr => NLW_U0_sbiterr_UNCONNECTED,
      shutdown => '0',
      sleep => '0',
      wea(0) => wea(0),
      web(0) => web(0)
    );
end STRUCTURE;
