<!DOCTYPE html>
<html>
        <title>CSE 310 Lab 4 Report </title>
    <h4>
        Steven Tang <br>
        CSE 310 Summer 2016 <br>
        July 7, 2016
    </h4>
    <center><h1> Lab 4 Report </h1></center>
    <body>
        <h1> Code </h1>
        <xmp>
            module four_bit_adder_subtracter(S,Cout,A,B,M);
   input  M;
   input  [3:0] A,B;
   output Cout;
   output [3:0] S;
   wire C0,C1,C2;  //Intermediate carries
   wire [3:0] T;   //XOR outputs

   xor        X0(T[0], M, B[0]),
              X1(T[1], M, B[1]),
              X2(T[2], M, B[2]),
              X3(T[3], M, B[3]);

   fulladder  FA0 (S[0],C0,A[0],T[0],M),
              FA1 (S[1],C1,A[1],T[1],C0),
              FA2 (S[2],C2,A[2],T[2],C1),
              FA3 (S[3],Cout,A[3],T[3],C2);

endmodule
        </xmp>
        <br>
        <br>
        <xmp>
            module test();
  reg [3:0] a, b;
  reg m;
  wire [3:0] s;
  wire c4;

  // create instance of adder
  four_bit_adder_subtracter add_sub(s,c4,a,b,m);

  // set up the monitoring
  initial
  begin
    $display('A    B    M    C4 S     Time');
    $monitor('%b   %b   %b   %b %b    %d', a,b,m,c4,s,$time);
    end

  // run through a series of numbers
  initial
  begin
        a=4'b0000; b=4'b0000; m=1'b1;
    #10 a=4'b0100; b=4'b0000; m=1'b1;
    #10 a=4'b0100; b=4'b0011; m=1'b1;
    #10 a=4'b0100; b=4'b0011; m=1'b1;
    #10 a=4'b1100; b=4'b0011; m=1'b1;
    #10 a=4'b1100; b=4'b0011; m=1'b1;
    #10 a=4'b0100; b=4'b0000; m=1'b0;
    #10 a=4'b0100; b=4'b0011; m=1'b0;
    #10 a=4'b0100; b=4'b0011; m=1'b0;
    #10 a=4'b1100; b=4'b0011; m=1'b0;
    #10 a=4'b1100; b=4'b0011; m=1'b0;
    #10 $finish;
  end
endmodule
        </xmp>
        <xmp>
            module four_bit_alu(S,Cout,A,B,M,Cen);
   input  M, Cen;
   input  [3:0] A,B;
   output Cout;
   output [3:0] S;
   wire C0,C1,C2;  //Intermediate carries
   wire [3:0] T;   //XOR outputs

   xor        X0(T[0], M, B[0]),
              X1(T[1], M, B[1]),
              X2(T[2], M, B[2]),
              X3(T[3], M, B[3]);
   //Insert AND gates and FAs here
endmodule
        </xmp>
        <xmp>
            module HA (output S, C, input x, oy);
xor( S, x, y);
and (C, x, y);
endmodule

//full adder

module FA(output S, C, input x, y , z);
wire S1,C1, C2;

HA ha1(S1, C1, x, y);
HA ha2(S1, C2, S1, Z);
or G1(C,C2,C1);
endmodule

module Fourbitadder(output[3:0] Sum, output C4, input[3:0] A,B, input C0);
wire C1, C2, C3;


endmodule
module four_bit_adder_subtracter(S,Cout,A,B,M);
   input  M;
   input  [3:0] A,B;
   output Cout;
   output [3:0] S;
   wire C0,C1,C2;  //Intermediate carries
   wire [3:0] T;   //XOR outputs

   xor        X0(T[0], M, B[0]),
              X1(T[1], M, B[1]),
              X2(T[2], M, B[2]),
              X3(T[3], M, B[3]);

	FA  	     FA0 (S[0],C0,A[0],T[0],M),
              FA1 (S[1],C1,A[1],T[1],C0),
              FA2 (S[2],C2,A[2],T[2],C1),
              FA3 (S[3],Cout,A[3],T[3],C2);

endmodule
</xmp>
        <h2> Lab Report </h2>
        <p>
            When completing we were needed to construct a circuit that had 4 full adders and plus the xor gates. We already completed most of the circuit in the previous lab so we were just continueing with what we were working with from last time.<br>
            We did finish constructing the circuits even though we needed more wires to construct our circuit we eventually got it completed. Since we did construct a complete full adder in the previous lab, it was relatively easy when we had to build 3 more. The process was fast and easy.<br>
            At the end, we completed everything.
        </p>
    </body>
</html>
