The purpose of this assignment was to gain familiarity with Verilog for synthesis.
The task was to expand the IRDA protocol implementation from assignment 1 to send, and recieve data between multiple devices on the Altera DE2 FPGA development board

Assignment Grade: 60%