

================================================================
== Vitis HLS Report for 'lenet_predict_Pipeline_VITIS_LOOP_12_1'
================================================================
* Date:           Fri Nov 22 20:01:13 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        lenet_proj
* Solution:       lenet_predict (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvf1517-3-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  3.644 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_12_1  |       10|       10|         3|          1|          1|     9|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     156|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      54|    -|
|Register         |        -|     -|     106|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     106|     210|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      624|  1728|  460800|  230400|   96|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln12_fu_107_p2     |         +|   0|  0|  12|           4|           1|
    |and_ln13_1_fu_198_p2   |       and|   0|  0|   2|           1|           1|
    |and_ln13_fu_192_p2     |       and|   0|  0|   2|           1|           1|
    |icmp_ln12_fu_96_p2     |      icmp|   0|  0|  12|           4|           4|
    |icmp_ln13_1_fu_162_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln13_2_fu_174_p2  |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln13_3_fu_180_p2  |      icmp|   0|  0|  30|          23|           1|
    |icmp_ln13_fu_156_p2    |      icmp|   0|  0|  15|           8|           2|
    |or_ln13_1_fu_186_p2    |        or|   0|  0|   2|           1|           1|
    |or_ln13_fu_168_p2      |        or|   0|  0|   2|           1|           1|
    |max_3_fu_204_p3        |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 156|          76|          49|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1        |   9|          2|    1|          2|
    |ap_sig_allocacmp_i             |   9|          2|    4|          8|
    |ap_sig_allocacmp_max_1_load_1  |   9|          2|   32|         64|
    |i_2_fu_48                      |   9|          2|    4|          8|
    |max_1_fu_44                    |   9|          2|   32|         64|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  54|         12|   74|        148|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |i_2_fu_48                         |   4|   0|    4|          0|
    |icmp_ln12_reg_234                 |   1|   0|    1|          0|
    |max_1_fu_44                       |  32|   0|   32|          0|
    |max_1_load_1_reg_243              |  32|   0|   32|          0|
    |max_2_reg_250                     |  32|   0|   32|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 106|   0|  106|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |              Source Object             |    C Type    |
+---------------------+-----+-----+------------+----------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_12_1|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_12_1|  return value|
|grp_fu_308_p_din0    |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_12_1|  return value|
|grp_fu_308_p_din1    |  out|   32|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_12_1|  return value|
|grp_fu_308_p_opcode  |  out|    5|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_12_1|  return value|
|grp_fu_308_p_dout0   |   in|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_12_1|  return value|
|grp_fu_308_p_ce      |  out|    1|  ap_ctrl_hs|  lenet_predict_Pipeline_VITIS_LOOP_12_1|  return value|
|max                  |   in|   32|     ap_none|                                     max|        scalar|
|fc3_output_address0  |  out|    4|   ap_memory|                              fc3_output|         array|
|fc3_output_ce0       |  out|    1|   ap_memory|                              fc3_output|         array|
|fc3_output_q0        |   in|   32|   ap_memory|                              fc3_output|         array|
|max_1_out            |  out|   32|      ap_vld|                               max_1_out|       pointer|
|max_1_out_ap_vld     |  out|    1|      ap_vld|                               max_1_out|       pointer|
+---------------------+-----+-----+------------+----------------------------------------+--------------+

