<html><body>
<pre>
 
cpldfit:  version P.20131013                        Xilinx Inc.
                                  Fitter Report
Design Name: ALU                                 Date:  7- 5-2022,  2:10AM
Device Used: XC9536XL-5-PC44
Fitting Status: Successful

*************************  Mapped Resource Summary  **************************

Macrocells     Product Terms    Function Block   Registers      Pins           
Used/Tot       Used/Tot         Inps Used/Tot    Used/Tot       Used/Tot       
32 /36  ( 89%) 0   /180  (  0%) 0  /108 (  0%)   0  /36  (  0%) 32 /34  ( 94%)

** Function Block Resources **

Function    Mcells      FB Inps     Pterms      IO          
Block       Used/Tot    Used/Tot    Used/Tot    Used/Tot    
FB1          16/18        0/54        0/90      16/17
FB2          16/18        0/54        0/90      16/17
             -----       -----       -----      -----    
             32/36        0/108       0/180     32/34 

* - Resource is exhausted

** Global Control Resources **

Global clock net(s) unused.
Global output enable net(s) unused.
Global set/reset net(s) unused.

** Pin Resources **

Signal Type    Required     Mapped  |  Pin Type            Used    Total 
------------------------------------|------------------------------------
Input         :    0           0    |  I/O              :    26      28
Output        :   32          32    |  GCK/IO           :     3       3
Bidirectional :    0           0    |  GTS/IO           :     2       2
GCK           :    0           0    |  GSR/IO           :     1       1
GTS           :    0           0    |
GSR           :    0           0    |
                 ----        ----
        Total     32          32

** Power Data **

There are 32 macrocells in high performance mode (MCHP).
There are 0 macrocells in low power mode (MCLP).
End of Mapped Resource Summary
**************************  Errors and Warnings  ***************************

WARNING:Cpld - Unable to retrieve the path to the iSE Project Repository. Will
   use the default filename of 'ALU.ise'.
WARNING:Cpld:1006 - Design 'ALU' has no inputs.
*************************  Summary of Mapped Logic  ************************

** 32 Outputs **

Signal              Total Total Loc     Pin  Pin     Pin     Pwr  Slew Reg Init
Name                Pts   Inps          No.  Type    Use     Mode Rate State
output<8>           0     0     FB1_1   2    I/O     O       STD  FAST 
output<28>          0     0     FB1_2   3    I/O     O       STD  FAST 
output<26>          0     0     FB1_3   5    GCK/I/O O       STD  FAST 
output<24>          0     0     FB1_4   4    I/O     O       STD  FAST 
output<22>          0     0     FB1_5   6    GCK/I/O O       STD  FAST 
output<20>          0     0     FB1_6   8    I/O     O       STD  FAST 
output<6>           0     0     FB1_7   7    GCK/I/O O       STD  FAST 
output<18>          0     0     FB1_8   9    I/O     O       STD  FAST 
output<16>          0     0     FB1_9   11   I/O     O       STD  FAST 
output<14>          0     0     FB1_10  12   I/O     O       STD  FAST 
output<12>          0     0     FB1_11  13   I/O     O       STD  FAST 
output<10>          0     0     FB1_12  14   I/O     O       STD  FAST 
output<0>           0     0     FB1_13  18   I/O     O       STD  FAST 
output<3>           0     0     FB1_14  19   I/O     O       STD  FAST 
output<30>          0     0     FB1_15  20   I/O     O       STD  FAST 
output<29>          0     0     FB1_16  22   I/O     O       STD  FAST 
output<9>           0     0     FB2_1   1    I/O     O       STD  FAST 
output<7>           0     0     FB2_2   44   I/O     O       STD  FAST 
output<27>          0     0     FB2_3   42   GTS/I/O O       STD  FAST 
output<25>          0     0     FB2_4   43   I/O     O       STD  FAST 
output<23>          0     0     FB2_5   40   GTS/I/O O       STD  FAST 
output<21>          0     0     FB2_6   39   GSR/I/O O       STD  FAST 
output<1>           0     0     FB2_7   38   I/O     O       STD  FAST 
output<19>          0     0     FB2_8   37   I/O     O       STD  FAST 
output<17>          0     0     FB2_9   36   I/O     O       STD  FAST 
output<15>          0     0     FB2_10  35   I/O     O       STD  FAST 
output<13>          0     0     FB2_11  34   I/O     O       STD  FAST 
output<11>          0     0     FB2_12  33   I/O     O       STD  FAST 
output<5>           0     0     FB2_13  29   I/O     O       STD  FAST 
output<4>           0     0     FB2_14  28   I/O     O       STD  FAST 
output<31>          0     0     FB2_15  27   I/O     O       STD  FAST 
output<2>           0     0     FB2_16  26   I/O     O       STD  FAST 

Legend:
Pin No. - ~ - User Assigned
**************************  Function Block Details  ************************
Legend:
Total Pt     - Total product terms used by the macrocell signal
Imp Pt       - Product terms imported from other macrocells
Exp Pt       - Product terms exported to other macrocells
               in direction shown
Unused Pt    - Unused local product terms remaining in macrocell
Loc          - Location where logic was mapped in device
Pin Type/Use - I  - Input             GCK - Global Clock
               O  - Output            GTS - Global Output Enable
              (b) - Buried macrocell  GSR - Global Set/Reset
X            - Signal used as input to the macrocell logic.
Pin No.      - ~  - User Assigned
*********************************** FB1  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
output<8>             0       0     0   5     FB1_1   2     I/O     O
output<28>            0       0     0   5     FB1_2   3     I/O     O
output<26>            0       0     0   5     FB1_3   5     GCK/I/O O
output<24>            0       0     0   5     FB1_4   4     I/O     O
output<22>            0       0     0   5     FB1_5   6     GCK/I/O O
output<20>            0       0     0   5     FB1_6   8     I/O     O
output<6>             0       0     0   5     FB1_7   7     GCK/I/O O
output<18>            0       0     0   5     FB1_8   9     I/O     O
output<16>            0       0     0   5     FB1_9   11    I/O     O
output<14>            0       0     0   5     FB1_10  12    I/O     O
output<12>            0       0     0   5     FB1_11  13    I/O     O
output<10>            0       0     0   5     FB1_12  14    I/O     O
output<0>             0       0     0   5     FB1_13  18    I/O     O
output<3>             0       0     0   5     FB1_14  19    I/O     O
output<30>            0       0     0   5     FB1_15  20    I/O     O
output<29>            0       0     0   5     FB1_16  22    I/O     O
(unused)              0       0     0   5     FB1_17  24    I/O     
(unused)              0       0     0   5     FB1_18        (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
output<8>            ........................................ 0
output<28>           ........................................ 0
output<26>           ........................................ 0
output<24>           ........................................ 0
output<22>           ........................................ 0
output<20>           ........................................ 0
output<6>            ........................................ 0
output<18>           ........................................ 0
output<16>           ........................................ 0
output<14>           ........................................ 0
output<12>           ........................................ 0
output<10>           ........................................ 0
output<0>            ........................................ 0
output<3>            ........................................ 0
output<30>           ........................................ 0
output<29>           ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*********************************** FB2  ***********************************
Number of function block inputs used/remaining:               0/54
Number of signals used by logic mapping into function block:  0
Signal              Total   Imp   Exp Unused  Loc     Pin   Pin     Pin
Name                Pt      Pt    Pt  Pt               #    Type    Use
output<9>             0       0     0   5     FB2_1   1     I/O     O
output<7>             0       0     0   5     FB2_2   44    I/O     O
output<27>            0       0     0   5     FB2_3   42    GTS/I/O O
output<25>            0       0     0   5     FB2_4   43    I/O     O
output<23>            0       0     0   5     FB2_5   40    GTS/I/O O
output<21>            0       0     0   5     FB2_6   39    GSR/I/O O
output<1>             0       0     0   5     FB2_7   38    I/O     O
output<19>            0       0     0   5     FB2_8   37    I/O     O
output<17>            0       0     0   5     FB2_9   36    I/O     O
output<15>            0       0     0   5     FB2_10  35    I/O     O
output<13>            0       0     0   5     FB2_11  34    I/O     O
output<11>            0       0     0   5     FB2_12  33    I/O     O
output<5>             0       0     0   5     FB2_13  29    I/O     O
output<4>             0       0     0   5     FB2_14  28    I/O     O
output<31>            0       0     0   5     FB2_15  27    I/O     O
output<2>             0       0     0   5     FB2_16  26    I/O     O
(unused)              0       0     0   5     FB2_17  25    I/O     
(unused)              0       0     0   5     FB2_18        (b)     

Signals Used by Logic in Function Block

Signal                        1         2         3         4 FB
Name                0----+----0----+----0----+----0----+----0 Inputs
output<9>            ........................................ 0
output<7>            ........................................ 0
output<27>           ........................................ 0
output<25>           ........................................ 0
output<23>           ........................................ 0
output<21>           ........................................ 0
output<1>            ........................................ 0
output<19>           ........................................ 0
output<17>           ........................................ 0
output<15>           ........................................ 0
output<13>           ........................................ 0
output<11>           ........................................ 0
output<5>            ........................................ 0
output<4>            ........................................ 0
output<31>           ........................................ 0
output<2>            ........................................ 0
                    0----+----1----+----2----+----3----+----4
                              0         0         0         0
*******************************  Equations  ********************************

********** Mapped Logic **********


output(0) <= '0';


output(1) <= '0';


output(2) <= '0';


output(3) <= '0';


output(4) <= '0';


output(5) <= '0';


output(6) <= '0';


output(7) <= '0';


output(8) <= '0';


output(9) <= '0';


output(10) <= '0';


output(11) <= '0';


output(12) <= '0';


output(13) <= '0';


output(14) <= '0';


output(15) <= '0';


output(16) <= '0';


output(17) <= '0';


output(18) <= '0';


output(19) <= '0';


output(20) <= '0';


output(21) <= '0';


output(22) <= '0';


output(23) <= '0';


output(24) <= '0';


output(25) <= '0';


output(26) <= '0';


output(27) <= '0';


output(28) <= '0';


output(29) <= '0';


output(30) <= '0';


output(31) <= '0';

Register Legend:
 FDCPE (Q,D,C,CLR,PRE,CE); 
 FTCPE (Q,D,C,CLR,PRE,CE); 
 LDCP  (Q,D,G,CLR,PRE); 

******************************  Device Pin Out *****************************

Device : XC9536XL-5-PC44


   --------------------------------  
  /6  5  4  3  2  1  44 43 42 41 40 \
 | 7                             39 | 
 | 8                             38 | 
 | 9                             37 | 
 | 10                            36 | 
 | 11        XC9536XL-5-PC44     35 | 
 | 12                            34 | 
 | 13                            33 | 
 | 14                            32 | 
 | 15                            31 | 
 | 16                            30 | 
 | 17                            29 | 
 \ 18 19 20 21 22 23 24 25 26 27 28 /
   --------------------------------  


Pin Signal                         Pin Signal                        
No. Name                           No. Name                          
  1 output<9>                        23 GND                           
  2 output<8>                        24 KPR                           
  3 output<28>                       25 KPR                           
  4 output<24>                       26 output<2>                     
  5 output<26>                       27 output<31>                    
  6 output<22>                       28 output<4>                     
  7 output<6>                        29 output<5>                     
  8 output<20>                       30 TDO                           
  9 output<18>                       31 GND                           
 10 GND                              32 VCC                           
 11 output<16>                       33 output<11>                    
 12 output<14>                       34 output<13>                    
 13 output<12>                       35 output<15>                    
 14 output<10>                       36 output<17>                    
 15 TDI                              37 output<19>                    
 16 TMS                              38 output<1>                     
 17 TCK                              39 output<21>                    
 18 output<0>                        40 output<23>                    
 19 output<3>                        41 VCC                           
 20 output<30>                       42 output<27>                    
 21 VCC                              43 output<25>                    
 22 output<29>                       44 output<7>                     


Legend :  NC  = Not Connected, unbonded pin
         PGND = Unused I/O configured as additional Ground pin
         TIE  = Unused I/O floating -- must tie to VCC, GND or other signal
         KPR  = Unused I/O with weak keeper (leave unconnected)
         VCC  = Dedicated Power Pin
         GND  = Dedicated Ground Pin
         TDI  = Test Data In, JTAG pin
         TDO  = Test Data Out, JTAG pin
         TCK  = Test Clock, JTAG pin
         TMS  = Test Mode Select, JTAG pin
  PROHIBITED  = User reserved pin
****************************  Compiler Options  ****************************

Following is a list of all global compiler options used by the fitter run.

Device(s) Specified                         : xc95*xl-*-*
Optimization Method                         : SPEED
Multi-Level Logic Optimization              : ON
Ignore Timing Specifications                : OFF
Default Register Power Up Value             : LOW
Keep User Location Constraints              : ON
What-You-See-Is-What-You-Get                : OFF
Exhaustive Fitting                          : OFF
Keep Unused Inputs                          : OFF
Slew Rate                                   : FAST
Power Mode                                  : STD
Ground on Unused IOs                        : OFF
Set I/O Pin Termination                     : KEEPER
Global Clock Optimization                   : ON
Global Set/Reset Optimization               : ON
Global Ouput Enable Optimization            : ON
Input Limit                                 : 54
Pterm Limit                                 : 25
</pre>
<form><span class="pgRef"><table width="90%" align="center"><tr>
<td align="left"><input type="button" onclick="javascript:parent.leftnav.showTop()" onmouseover="window.status='goto top of page'; return true;" onmouseout="window.status=''" value="back to top"></td>
<td align="right"><input type="button" onclick="window.print()" onmouseover="window.status='print page'; return true;" onmouseout="window.status=''" value="print page"></td>
</tr></table></span></form>
</body></html>
