{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1554676723702 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1554676723702 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Apr 07 15:38:43 2019 " "Processing started: Sun Apr 07 15:38:43 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1554676723702 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554676723702 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off SystemVerilogUART -c SystemVerilogUART " "Command: quartus_eda --read_settings_files=off --write_settings_files=off SystemVerilogUART -c SystemVerilogUART" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1554676723702 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1554676724165 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemVerilogUART_5_900mv_100c_slow.svo C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/ simulation " "Generated file SystemVerilogUART_5_900mv_100c_slow.svo in folder \"C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554676724303 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemVerilogUART_5_900mv_-40c_slow.svo C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/ simulation " "Generated file SystemVerilogUART_5_900mv_-40c_slow.svo in folder \"C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554676724334 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemVerilogUART_min_900mv_-40c_fast.svo C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/ simulation " "Generated file SystemVerilogUART_min_900mv_-40c_fast.svo in folder \"C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554676724381 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemVerilogUART.svo C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/ simulation " "Generated file SystemVerilogUART.svo in folder \"C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554676724419 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemVerilogUART_5_900mv_100c_v_slow.sdo C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/ simulation " "Generated file SystemVerilogUART_5_900mv_100c_v_slow.sdo in folder \"C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554676724450 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemVerilogUART_5_900mv_-40c_v_slow.sdo C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/ simulation " "Generated file SystemVerilogUART_5_900mv_-40c_v_slow.sdo in folder \"C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554676724488 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemVerilogUART_min_900mv_-40c_v_fast.sdo C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/ simulation " "Generated file SystemVerilogUART_min_900mv_-40c_v_fast.sdo in folder \"C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554676724519 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "SystemVerilogUART_v.sdo C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/ simulation " "Generated file SystemVerilogUART_v.sdo in folder \"C:/Users/Art/Desktop/SystemVerilogUART/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1554676724566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4753 " "Peak virtual memory: 4753 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1554676724604 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Apr 07 15:38:44 2019 " "Processing ended: Sun Apr 07 15:38:44 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1554676724604 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1554676724604 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1554676724604 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1554676724604 ""}
