set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
	{{"Slow Model"} {HC1.vho HC1_vhd.sdo}}
	{{"Fast Model"} {HC1_fast.vho HC1_vhd_fast.sdo}}
}
