14:30:25 INFO  : Registering command handlers for SDK TCF services
14:30:27 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
14:30:28 INFO  : XSCT server has started successfully.
14:30:28 INFO  : Successfully done setting XSCT server connection channel  
14:30:28 INFO  : Successfully done setting SDK workspace  
14:30:28 INFO  : Processing command line option -hwspec ../software/wrapper.hdf.
15:00:07 INFO  : Registering command handlers for SDK TCF services
15:00:08 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
15:00:10 INFO  : XSCT server has started successfully.
15:00:10 INFO  : Successfully done setting XSCT server connection channel  
15:00:10 INFO  : Successfully done setting SDK workspace  
15:00:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:00:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:00:51 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
15:01:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:01:21 INFO  : 'fpga -state' command is executed.
15:01:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:01:21 INFO  : 'jtag frequency' command is executed.
15:01:21 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
15:01:21 INFO  : Context for 'APU' is selected.
15:01:21 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
15:01:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:01:21 INFO  : Context for 'APU' is selected.
15:01:21 INFO  : 'stop' command is executed.
15:01:21 INFO  : 'ps7_init' command is executed.
15:01:21 INFO  : 'ps7_post_config' command is executed.
15:01:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:01:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:22 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:01:22 INFO  : 'configparams force-mem-access 0' command is executed.
15:01:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

15:01:22 INFO  : Memory regions updated for context APU
15:01:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:01:22 INFO  : 'con' command is executed.
15:01:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:01:22 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
15:01:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:01:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:01:53 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
15:02:03 INFO  : Disconnected from the channel tcfchan#1.
15:02:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:02:04 INFO  : 'fpga -state' command is executed.
15:02:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:02:04 INFO  : 'jtag frequency' command is executed.
15:02:04 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
15:02:04 INFO  : Context for 'APU' is selected.
15:02:05 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
15:02:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:02:05 INFO  : Context for 'APU' is selected.
15:02:05 INFO  : 'stop' command is executed.
15:02:05 INFO  : 'ps7_init' command is executed.
15:02:05 INFO  : 'ps7_post_config' command is executed.
15:02:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:06 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:02:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:02:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

15:02:06 INFO  : Memory regions updated for context APU
15:02:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:02:06 INFO  : 'con' command is executed.
15:02:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:02:06 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
15:52:42 INFO  : Registering command handlers for SDK TCF services
15:52:44 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
15:52:45 INFO  : XSCT server has started successfully.
15:52:46 INFO  : Successfully done setting XSCT server connection channel  
15:52:46 INFO  : Successfully done setting SDK workspace  
15:55:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:55:07 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
15:55:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:55:13 INFO  : 'fpga -state' command is executed.
15:55:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:13 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:55:13 INFO  : 'jtag frequency' command is executed.
15:55:13 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:13 INFO  : Context for 'APU' is selected.
15:55:13 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
15:55:13 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:13 INFO  : Context for 'APU' is selected.
15:55:13 INFO  : 'stop' command is executed.
15:55:14 INFO  : 'ps7_init' command is executed.
15:55:14 INFO  : 'ps7_post_config' command is executed.
15:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:14 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:14 INFO  : Memory regions updated for context APU
15:55:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:14 INFO  : 'con' command is executed.
15:55:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:55:14 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
15:55:39 INFO  : Disconnected from the channel tcfchan#1.
15:55:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:55:41 INFO  : 'fpga -state' command is executed.
15:55:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:55:41 INFO  : 'jtag frequency' command is executed.
15:55:41 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:41 INFO  : Context for 'APU' is selected.
15:55:42 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
15:55:42 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:42 INFO  : Context for 'APU' is selected.
15:55:42 INFO  : 'stop' command is executed.
15:55:42 INFO  : 'ps7_init' command is executed.
15:55:42 INFO  : 'ps7_post_config' command is executed.
15:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:43 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:43 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:43 INFO  : Memory regions updated for context APU
15:55:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:43 INFO  : 'con' command is executed.
15:55:43 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:55:43 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
15:55:53 INFO  : Disconnected from the channel tcfchan#2.
15:55:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:55:54 INFO  : 'fpga -state' command is executed.
15:55:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:55:55 INFO  : 'jtag frequency' command is executed.
15:55:55 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
15:55:55 INFO  : Context for 'APU' is selected.
15:55:56 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
15:55:56 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:56 INFO  : Context for 'APU' is selected.
15:55:56 INFO  : 'stop' command is executed.
15:55:59 INFO  : 'ps7_init' command is executed.
15:55:59 INFO  : 'ps7_post_config' command is executed.
15:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:59 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:59 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:01 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
15:56:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
----------------End of Script----------------

15:56:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:56:08 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
15:56:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:56:12 INFO  : 'fpga -state' command is executed.
15:56:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:12 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:56:12 INFO  : 'jtag frequency' command is executed.
15:56:12 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
15:56:12 INFO  : Context for 'APU' is selected.
15:56:12 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
15:56:12 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:12 INFO  : Context for 'APU' is selected.
15:56:12 INFO  : 'stop' command is executed.
15:56:13 INFO  : 'ps7_init' command is executed.
15:56:13 INFO  : 'ps7_post_config' command is executed.
15:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:14 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:14 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:14 INFO  : Memory regions updated for context APU
15:56:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:14 INFO  : 'con' command is executed.
15:56:14 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:56:14 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
16:26:14 INFO  : Disconnected from the channel tcfchan#3.
16:26:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:26:15 INFO  : 'fpga -state' command is executed.
16:26:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:15 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:26:15 INFO  : 'jtag frequency' command is executed.
16:26:15 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:15 INFO  : Context for 'APU' is selected.
16:26:16 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
16:26:16 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:16 INFO  : Context for 'APU' is selected.
16:26:16 INFO  : 'stop' command is executed.
16:26:17 INFO  : 'ps7_init' command is executed.
16:26:17 INFO  : 'ps7_post_config' command is executed.
16:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:17 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:17 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:17 INFO  : Memory regions updated for context APU
16:26:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:17 INFO  : 'con' command is executed.
16:26:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:26:17 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
16:26:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:26:36 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
16:26:45 INFO  : Disconnected from the channel tcfchan#4.
16:26:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:26:46 INFO  : 'fpga -state' command is executed.
16:26:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:26:46 INFO  : 'jtag frequency' command is executed.
16:26:46 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
16:26:46 INFO  : Context for 'APU' is selected.
16:26:48 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
16:26:48 INFO  : 'configparams force-mem-access 1' command is executed.
16:26:48 INFO  : Context for 'APU' is selected.
16:26:48 INFO  : 'stop' command is executed.
16:26:48 INFO  : 'ps7_init' command is executed.
16:26:48 INFO  : 'ps7_post_config' command is executed.
16:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:26:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:49 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:26:49 INFO  : 'configparams force-mem-access 0' command is executed.
16:26:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

16:26:49 INFO  : Memory regions updated for context APU
16:26:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:26:49 INFO  : 'con' command is executed.
16:26:49 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:26:49 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
16:34:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:34:57 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
16:35:05 INFO  : Disconnected from the channel tcfchan#5.
16:35:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:35:06 INFO  : 'fpga -state' command is executed.
16:35:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:35:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:35:06 INFO  : 'jtag frequency' command is executed.
16:35:06 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
16:35:06 INFO  : Context for 'APU' is selected.
16:35:07 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
16:35:07 INFO  : 'configparams force-mem-access 1' command is executed.
16:35:07 INFO  : Context for 'APU' is selected.
16:35:07 INFO  : 'stop' command is executed.
16:35:07 INFO  : 'ps7_init' command is executed.
16:35:07 INFO  : 'ps7_post_config' command is executed.
16:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:07 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:35:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:08 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:35:08 INFO  : 'configparams force-mem-access 0' command is executed.
16:35:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

16:35:08 INFO  : Memory regions updated for context APU
16:35:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:35:08 INFO  : 'con' command is executed.
16:35:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:35:08 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
16:58:54 INFO  : Disconnected from the channel tcfchan#6.
16:58:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:58:56 INFO  : 'fpga -state' command is executed.
16:58:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:56 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:58:56 INFO  : 'jtag frequency' command is executed.
16:58:56 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
16:58:56 INFO  : Context for 'APU' is selected.
16:58:57 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
16:58:57 INFO  : 'configparams force-mem-access 1' command is executed.
16:58:57 INFO  : Context for 'APU' is selected.
16:58:57 INFO  : 'stop' command is executed.
16:58:58 INFO  : 'ps7_init' command is executed.
16:58:58 INFO  : 'ps7_post_config' command is executed.
16:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:58 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:58:58 INFO  : 'configparams force-mem-access 0' command is executed.
16:58:58 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

16:58:58 INFO  : Memory regions updated for context APU
16:58:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:58:58 INFO  : 'con' command is executed.
16:58:58 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:58:58 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
16:59:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:59:18 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
16:59:23 INFO  : Disconnected from the channel tcfchan#7.
16:59:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:59:25 INFO  : 'fpga -state' command is executed.
16:59:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:59:25 INFO  : 'jtag frequency' command is executed.
16:59:25 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
16:59:25 INFO  : Context for 'APU' is selected.
16:59:26 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
16:59:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:59:26 INFO  : Context for 'APU' is selected.
16:59:26 INFO  : 'stop' command is executed.
16:59:27 INFO  : 'ps7_init' command is executed.
16:59:27 INFO  : 'ps7_post_config' command is executed.
16:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:27 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:59:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:59:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

16:59:27 INFO  : Memory regions updated for context APU
16:59:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:59:27 INFO  : 'con' command is executed.
16:59:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:59:27 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
17:00:43 INFO  : Disconnected from the channel tcfchan#8.
17:00:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:00:44 INFO  : 'fpga -state' command is executed.
17:00:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:00:44 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:00:44 INFO  : 'jtag frequency' command is executed.
17:00:44 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:00:44 INFO  : Context for 'APU' is selected.
17:00:46 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
17:00:46 INFO  : 'configparams force-mem-access 1' command is executed.
17:00:46 INFO  : Context for 'APU' is selected.
17:00:46 INFO  : 'stop' command is executed.
17:00:46 INFO  : 'ps7_init' command is executed.
17:00:46 INFO  : 'ps7_post_config' command is executed.
17:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:00:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:47 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:00:47 INFO  : 'configparams force-mem-access 0' command is executed.
17:00:47 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

17:00:47 INFO  : Memory regions updated for context APU
17:00:47 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:00:47 INFO  : 'con' command is executed.
17:00:47 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:00:47 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
17:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:01:12 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
17:02:08 INFO  : Disconnected from the channel tcfchan#9.
17:02:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:02:09 INFO  : 'fpga -state' command is executed.
17:02:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:02:09 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:02:09 INFO  : 'jtag frequency' command is executed.
17:02:09 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:02:09 INFO  : Context for 'APU' is selected.
17:02:11 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
17:02:11 INFO  : 'configparams force-mem-access 1' command is executed.
17:02:11 INFO  : Context for 'APU' is selected.
17:02:11 INFO  : 'stop' command is executed.
17:02:11 INFO  : 'ps7_init' command is executed.
17:02:11 INFO  : 'ps7_post_config' command is executed.
17:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:02:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:12 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:02:12 INFO  : 'configparams force-mem-access 0' command is executed.
17:02:12 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

17:02:12 INFO  : Memory regions updated for context APU
17:02:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:02:12 INFO  : 'con' command is executed.
17:02:12 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:02:12 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
17:03:35 INFO  : Disconnected from the channel tcfchan#10.
17:03:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:03:36 INFO  : 'fpga -state' command is executed.
17:03:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:03:36 INFO  : 'jtag frequency' command is executed.
17:03:36 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:03:36 INFO  : Context for 'APU' is selected.
17:03:38 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
17:03:38 INFO  : 'configparams force-mem-access 1' command is executed.
17:03:38 INFO  : Context for 'APU' is selected.
17:03:38 INFO  : 'stop' command is executed.
17:03:40 INFO  : 'ps7_init' command is executed.
17:03:40 INFO  : 'ps7_post_config' command is executed.
17:03:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:03:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:03:43 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:03:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
----------------End of Script----------------

17:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:03:58 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
17:12:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:12:43 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
17:12:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:12:49 INFO  : 'fpga -state' command is executed.
17:12:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:12:49 INFO  : 'jtag frequency' command is executed.
17:12:49 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:12:49 INFO  : Context for 'APU' is selected.
17:12:49 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
17:12:49 INFO  : 'configparams force-mem-access 1' command is executed.
17:12:49 INFO  : Context for 'APU' is selected.
17:12:49 INFO  : 'stop' command is executed.
17:12:49 INFO  : 'ps7_init' command is executed.
17:12:49 INFO  : 'ps7_post_config' command is executed.
17:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:49 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:12:49 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:50 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:12:50 INFO  : 'configparams force-mem-access 0' command is executed.
17:12:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

17:12:50 INFO  : Memory regions updated for context APU
17:12:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:12:50 INFO  : 'con' command is executed.
17:12:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:12:50 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
17:15:53 INFO  : Disconnected from the channel tcfchan#11.
17:15:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:15:54 INFO  : 'fpga -state' command is executed.
17:15:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:15:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:15:54 INFO  : 'jtag frequency' command is executed.
17:15:54 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:15:54 INFO  : Context for 'APU' is selected.
17:15:56 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
17:15:56 INFO  : 'configparams force-mem-access 1' command is executed.
17:15:56 INFO  : Context for 'APU' is selected.
17:15:56 INFO  : 'stop' command is executed.
17:15:58 INFO  : 'ps7_init' command is executed.
17:15:58 INFO  : 'ps7_post_config' command is executed.
17:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:15:58 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:15:58 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:16:00 ERROR : Memory write error at 0x100000. AP transaction timeout
17:16:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
----------------End of Script----------------

17:16:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:16:16 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
17:16:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:16:20 INFO  : 'fpga -state' command is executed.
17:16:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:20 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:16:20 INFO  : 'jtag frequency' command is executed.
17:16:20 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:16:23 ERROR : no targets found with "name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"". available targets:
  4* xc7z020
  1  DAP (JTAG port open error. AP transaction error, DAP status 30000021)
17:16:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
----------------End of Script----------------

17:16:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:16:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:16:48 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
17:17:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:17:15 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
17:17:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:17:24 INFO  : 'fpga -state' command is executed.
17:17:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:17:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:17:24 INFO  : 'jtag frequency' command is executed.
17:17:24 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:17:24 INFO  : Context for 'APU' is selected.
17:17:24 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
17:17:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:17:24 INFO  : Context for 'APU' is selected.
17:17:24 INFO  : 'stop' command is executed.
17:17:25 INFO  : 'ps7_init' command is executed.
17:17:25 INFO  : 'ps7_post_config' command is executed.
17:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:25 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:17:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:17:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

17:17:25 INFO  : Memory regions updated for context APU
17:17:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:17:25 INFO  : 'con' command is executed.
17:17:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:17:25 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
17:18:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:18:41 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
17:18:45 INFO  : Disconnected from the channel tcfchan#12.
17:18:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:18:46 INFO  : 'fpga -state' command is executed.
17:18:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:18:46 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:18:46 INFO  : 'jtag frequency' command is executed.
17:18:46 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:18:46 INFO  : Context for 'APU' is selected.
17:18:48 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
17:18:48 INFO  : 'configparams force-mem-access 1' command is executed.
17:18:48 INFO  : Context for 'APU' is selected.
17:18:48 INFO  : 'stop' command is executed.
17:18:51 INFO  : 'ps7_init' command is executed.
17:18:51 INFO  : 'ps7_post_config' command is executed.
17:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:18:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:18:53 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:18:53 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
----------------End of Script----------------

17:18:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:19:05 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
17:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:19:10 INFO  : 'fpga -state' command is executed.
17:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:19:10 INFO  : 'jtag frequency' command is executed.
17:19:10 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:19:10 INFO  : Context for 'APU' is selected.
17:19:10 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
17:19:10 INFO  : 'configparams force-mem-access 1' command is executed.
17:19:10 INFO  : Context for 'APU' is selected.
17:19:10 INFO  : 'stop' command is executed.
17:19:10 INFO  : 'ps7_init' command is executed.
17:19:10 INFO  : 'ps7_post_config' command is executed.
17:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:19:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:11 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:19:11 INFO  : 'configparams force-mem-access 0' command is executed.
17:19:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

17:19:11 INFO  : Memory regions updated for context APU
17:19:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:19:11 INFO  : 'con' command is executed.
17:19:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:19:11 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
17:43:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:43:46 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
17:43:56 INFO  : Disconnected from the channel tcfchan#13.
17:43:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:43:57 INFO  : 'fpga -state' command is executed.
17:43:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:57 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:43:57 INFO  : 'jtag frequency' command is executed.
17:43:57 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:43:57 INFO  : Context for 'APU' is selected.
17:43:58 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
17:43:58 INFO  : 'configparams force-mem-access 1' command is executed.
17:43:58 INFO  : Context for 'APU' is selected.
17:43:59 INFO  : 'stop' command is executed.
17:44:02 INFO  : 'ps7_init' command is executed.
17:44:02 INFO  : 'ps7_post_config' command is executed.
17:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:44:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:44:04 ERROR : Memory write error at 0x100000. AP transaction timeout
17:44:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
----------------End of Script----------------

17:51:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:51:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:51:56 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
17:53:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:53:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:53:56 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
17:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:54:05 INFO  : 'fpga -state' command is executed.
17:54:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:54:06 INFO  : 'jtag frequency' command is executed.
17:54:06 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:54:06 INFO  : Context for 'APU' is selected.
17:54:06 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
17:54:06 INFO  : 'configparams force-mem-access 1' command is executed.
17:54:06 INFO  : Context for 'APU' is selected.
17:54:06 INFO  : 'stop' command is executed.
17:54:06 INFO  : 'ps7_init' command is executed.
17:54:06 INFO  : 'ps7_post_config' command is executed.
17:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:07 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:54:07 INFO  : 'configparams force-mem-access 0' command is executed.
17:54:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

17:54:07 INFO  : Memory regions updated for context APU
17:54:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:54:07 INFO  : 'con' command is executed.
17:54:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:54:07 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
17:55:09 INFO  : Disconnected from the channel tcfchan#14.
17:55:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:55:10 INFO  : 'fpga -state' command is executed.
17:55:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:55:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:55:10 INFO  : 'jtag frequency' command is executed.
17:55:10 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:55:10 INFO  : Context for 'APU' is selected.
17:55:12 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
17:55:12 INFO  : 'configparams force-mem-access 1' command is executed.
17:55:12 INFO  : Context for 'APU' is selected.
17:55:12 INFO  : 'stop' command is executed.
17:55:12 INFO  : 'ps7_init' command is executed.
17:55:12 INFO  : 'ps7_post_config' command is executed.
17:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:12 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:55:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:13 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:55:13 INFO  : 'configparams force-mem-access 0' command is executed.
17:55:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

17:55:13 INFO  : Memory regions updated for context APU
17:55:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:55:13 INFO  : 'con' command is executed.
17:55:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:55:13 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
17:56:06 INFO  : Disconnected from the channel tcfchan#15.
17:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:56:07 INFO  : 'fpga -state' command is executed.
17:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:07 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:56:07 INFO  : 'jtag frequency' command is executed.
17:56:07 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
17:56:07 INFO  : Context for 'APU' is selected.
17:56:08 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
17:56:08 INFO  : 'configparams force-mem-access 1' command is executed.
17:56:08 INFO  : Context for 'APU' is selected.
17:56:09 INFO  : 'stop' command is executed.
17:56:11 INFO  : 'ps7_init' command is executed.
17:56:11 INFO  : 'ps7_post_config' command is executed.
17:56:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:11 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:56:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:56:14 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
17:56:14 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
----------------End of Script----------------

18:00:34 INFO  : Invoking Bootgen: bootgen -image partial.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bin -w on
18:00:34 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/partial.bif
18:00:35 INFO  : Bootgen command execution is done.
18:01:08 INFO  : Invoking Bootgen: bootgen -image partial.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bin -w on
18:01:08 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/partial.bif
18:01:08 INFO  : Bootgen command execution is done.
18:02:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:02:38 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
18:02:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:02:47 INFO  : 'fpga -state' command is executed.
18:02:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:47 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:02:47 INFO  : 'jtag frequency' command is executed.
18:02:47 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
18:02:47 INFO  : Context for 'APU' is selected.
18:02:47 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
18:02:47 INFO  : 'configparams force-mem-access 1' command is executed.
18:02:47 INFO  : Context for 'APU' is selected.
18:02:47 INFO  : 'stop' command is executed.
18:02:48 INFO  : 'ps7_init' command is executed.
18:02:48 INFO  : 'ps7_post_config' command is executed.
18:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:48 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:48 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:02:48 INFO  : 'configparams force-mem-access 0' command is executed.
18:02:48 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

18:02:48 INFO  : Memory regions updated for context APU
18:02:48 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:02:48 INFO  : 'con' command is executed.
18:02:48 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:02:48 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
18:03:30 INFO  : Disconnected from the channel tcfchan#16.
18:03:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:03:31 INFO  : 'fpga -state' command is executed.
18:03:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:03:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:03:31 INFO  : 'jtag frequency' command is executed.
18:03:31 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
18:03:31 INFO  : Context for 'APU' is selected.
18:03:33 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
18:03:33 INFO  : 'configparams force-mem-access 1' command is executed.
18:03:33 INFO  : Context for 'APU' is selected.
18:03:33 INFO  : 'stop' command is executed.
18:03:33 INFO  : 'ps7_init' command is executed.
18:03:33 INFO  : 'ps7_post_config' command is executed.
18:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:03:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:34 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:03:34 INFO  : 'configparams force-mem-access 0' command is executed.
18:03:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

18:03:34 INFO  : Memory regions updated for context APU
18:03:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:03:34 INFO  : 'con' command is executed.
18:03:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:03:34 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
18:04:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:04:19 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
18:04:31 INFO  : Disconnected from the channel tcfchan#17.
18:04:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:04:33 INFO  : 'fpga -state' command is executed.
18:04:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:04:33 INFO  : 'jtag frequency' command is executed.
18:04:33 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
18:04:33 INFO  : Context for 'APU' is selected.
18:04:34 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
18:04:34 INFO  : 'configparams force-mem-access 1' command is executed.
18:04:34 INFO  : Context for 'APU' is selected.
18:04:34 INFO  : 'stop' command is executed.
18:04:35 INFO  : 'ps7_init' command is executed.
18:04:35 INFO  : 'ps7_post_config' command is executed.
18:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:35 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:35 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:04:35 INFO  : 'configparams force-mem-access 0' command is executed.
18:04:35 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

18:04:35 INFO  : Memory regions updated for context APU
18:04:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:04:35 INFO  : 'con' command is executed.
18:04:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:04:35 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
18:07:42 INFO  : Disconnected from the channel tcfchan#18.
18:07:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:07:43 INFO  : 'fpga -state' command is executed.
18:07:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:07:43 INFO  : 'jtag frequency' command is executed.
18:07:43 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
18:07:43 INFO  : Context for 'APU' is selected.
18:07:45 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
18:07:45 INFO  : 'configparams force-mem-access 1' command is executed.
18:07:45 INFO  : Context for 'APU' is selected.
18:07:45 INFO  : 'stop' command is executed.
18:07:46 INFO  : 'ps7_init' command is executed.
18:07:46 INFO  : 'ps7_post_config' command is executed.
18:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:46 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:07:46 INFO  : 'configparams force-mem-access 0' command is executed.
18:07:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

18:07:46 INFO  : Memory regions updated for context APU
18:07:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:07:46 INFO  : 'con' command is executed.
18:07:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:07:46 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
18:07:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:07:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:08:00 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
18:08:06 INFO  : Disconnected from the channel tcfchan#19.
18:08:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:08:08 INFO  : 'fpga -state' command is executed.
18:08:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:08:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:08:08 INFO  : 'jtag frequency' command is executed.
18:08:08 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
18:08:08 INFO  : Context for 'APU' is selected.
18:08:09 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
18:08:09 INFO  : 'configparams force-mem-access 1' command is executed.
18:08:09 INFO  : Context for 'APU' is selected.
18:08:10 INFO  : 'stop' command is executed.
18:08:12 INFO  : 'ps7_init' command is executed.
18:08:12 INFO  : 'ps7_post_config' command is executed.
18:08:12 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:08:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:08:15 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
18:08:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
----------------End of Script----------------

18:10:33 INFO  : Inferring section assignments and sizes from elf file: /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
18:10:40 INFO  : Successfully generated /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/src/lscript.ld.
18:10:40 INFO  : Applying linker script to all configurations of project zyn_bypass.
18:10:40 INFO  : Setting rebuild state to true for all configurations of project zyn_bypass.
18:12:33 INFO  : Successfully generated /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/src/lscript.ld.
18:12:33 INFO  : Applying linker script to all configurations of project zyn_bypass.
18:12:33 INFO  : Setting rebuild state to true for all configurations of project zyn_bypass.
18:13:58 INFO  : Successfully generated /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/src/lscript.ld.
18:13:58 INFO  : Applying linker script to all configurations of project zyn_bypass.
18:13:58 INFO  : Setting rebuild state to true for all configurations of project zyn_bypass.
18:14:24 INFO  : Successfully generated /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/src/lscript.ld.
18:14:24 INFO  : Applying linker script to all configurations of project zyn_bypass.
18:14:24 INFO  : Setting rebuild state to true for all configurations of project zyn_bypass.
18:14:56 INFO  : Successfully generated /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/src/lscript.ld.
18:14:56 INFO  : Applying linker script to all configurations of project zyn_bypass.
18:14:56 INFO  : Setting rebuild state to true for all configurations of project zyn_bypass.
18:15:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:15:27 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
18:15:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:15:31 INFO  : 'fpga -state' command is executed.
18:15:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:31 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:15:31 INFO  : 'jtag frequency' command is executed.
18:15:31 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
18:15:31 INFO  : Context for 'APU' is selected.
18:15:31 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
18:15:31 INFO  : 'configparams force-mem-access 1' command is executed.
18:15:31 INFO  : Context for 'APU' is selected.
18:15:31 INFO  : 'stop' command is executed.
18:15:32 INFO  : 'ps7_init' command is executed.
18:15:32 INFO  : 'ps7_post_config' command is executed.
18:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:32 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:15:32 INFO  : 'configparams force-mem-access 0' command is executed.
18:15:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

18:15:32 INFO  : Memory regions updated for context APU
18:15:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:15:32 INFO  : 'con' command is executed.
18:15:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:15:32 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
18:15:54 INFO  : Inferring section assignments and sizes from elf file: /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
18:17:12 INFO  : Disconnected from the channel tcfchan#20.
18:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:17:14 INFO  : 'fpga -state' command is executed.
18:17:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:17:14 INFO  : 'jtag frequency' command is executed.
18:17:14 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:14 INFO  : Context for 'APU' is selected.
18:17:15 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
18:17:15 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:15 INFO  : Context for 'APU' is selected.
18:17:16 INFO  : 'stop' command is executed.
18:17:16 INFO  : 'ps7_init' command is executed.
18:17:16 INFO  : 'ps7_post_config' command is executed.
18:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:16 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:16 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:16 INFO  : Memory regions updated for context APU
18:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:17 INFO  : 'con' command is executed.
18:17:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:17:17 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
18:17:36 INFO  : Disconnected from the channel tcfchan#21.
18:17:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:17:37 INFO  : 'fpga -state' command is executed.
18:17:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:17:37 INFO  : 'jtag frequency' command is executed.
18:17:37 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
18:17:37 INFO  : Context for 'APU' is selected.
18:17:39 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
18:17:39 INFO  : 'configparams force-mem-access 1' command is executed.
18:17:39 INFO  : Context for 'APU' is selected.
18:17:39 INFO  : 'stop' command is executed.
18:17:40 INFO  : 'ps7_init' command is executed.
18:17:40 INFO  : 'ps7_post_config' command is executed.
18:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:17:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:40 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:17:40 INFO  : 'configparams force-mem-access 0' command is executed.
18:17:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

18:17:40 INFO  : Memory regions updated for context APU
18:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:17:41 INFO  : 'con' command is executed.
18:17:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:17:41 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
18:21:52 INFO  : Disconnected from the channel tcfchan#22.
18:21:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:21:53 INFO  : 'fpga -state' command is executed.
18:21:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:21:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:21:54 INFO  : 'jtag frequency' command is executed.
18:21:54 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
18:21:54 INFO  : Context for 'APU' is selected.
18:21:55 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
18:21:55 INFO  : 'configparams force-mem-access 1' command is executed.
18:21:55 INFO  : Context for 'APU' is selected.
18:21:55 INFO  : 'stop' command is executed.
18:21:56 INFO  : 'ps7_init' command is executed.
18:21:56 INFO  : 'ps7_post_config' command is executed.
18:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:56 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:21:56 INFO  : 'configparams force-mem-access 0' command is executed.
18:21:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

18:21:56 INFO  : Memory regions updated for context APU
18:21:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:21:56 INFO  : 'con' command is executed.
18:21:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:21:56 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
18:22:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:22:12 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
18:22:21 INFO  : Disconnected from the channel tcfchan#23.
18:22:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:22:22 INFO  : 'fpga -state' command is executed.
18:22:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:22:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:22:22 INFO  : 'jtag frequency' command is executed.
18:22:22 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
18:22:22 INFO  : Context for 'APU' is selected.
18:22:24 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
18:22:24 INFO  : 'configparams force-mem-access 1' command is executed.
18:22:24 INFO  : Context for 'APU' is selected.
18:22:24 INFO  : 'stop' command is executed.
18:22:25 INFO  : 'ps7_init' command is executed.
18:22:25 INFO  : 'ps7_post_config' command is executed.
18:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:25 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:22:25 INFO  : 'configparams force-mem-access 0' command is executed.
18:22:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

18:22:25 INFO  : Memory regions updated for context APU
18:22:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:22:25 INFO  : 'con' command is executed.
18:22:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:22:25 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
18:24:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:24:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:24:06 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bit"
18:27:23 INFO  : Disconnected from the channel tcfchan#24.
18:27:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
18:27:24 INFO  : 'fpga -state' command is executed.
18:27:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
18:27:24 INFO  : 'jtag frequency' command is executed.
18:27:24 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
18:27:24 INFO  : Context for 'APU' is selected.
18:27:25 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
18:27:25 INFO  : 'configparams force-mem-access 1' command is executed.
18:27:25 INFO  : Context for 'APU' is selected.
18:27:25 INFO  : 'stop' command is executed.
18:27:26 INFO  : 'ps7_init' command is executed.
18:27:26 INFO  : 'ps7_post_config' command is executed.
18:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
18:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:26 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
18:27:26 INFO  : 'configparams force-mem-access 0' command is executed.
18:27:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

18:27:26 INFO  : Memory regions updated for context APU
18:27:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
18:27:26 INFO  : 'con' command is executed.
18:27:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

18:27:26 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
11:17:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:17:17 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:17:38 INFO  : Disconnected from the channel tcfchan#25.
11:17:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:17:39 INFO  : 'fpga -state' command is executed.
11:17:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:17:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:17:39 INFO  : 'jtag frequency' command is executed.
11:17:39 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:17:39 INFO  : Context for 'APU' is selected.
11:17:41 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:17:41 INFO  : 'configparams force-mem-access 1' command is executed.
11:17:41 INFO  : Context for 'APU' is selected.
11:17:41 INFO  : 'stop' command is executed.
11:17:41 INFO  : 'ps7_init' command is executed.
11:17:41 INFO  : 'ps7_post_config' command is executed.
11:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:17:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:42 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:17:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:17:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

11:17:42 INFO  : Memory regions updated for context APU
11:17:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:17:42 INFO  : 'con' command is executed.
11:17:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:17:42 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
11:21:06 INFO  : Disconnected from the channel tcfchan#26.
11:21:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:21:07 INFO  : 'fpga -state' command is executed.
11:21:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:21:08 INFO  : 'jtag frequency' command is executed.
11:21:08 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:08 INFO  : Context for 'APU' is selected.
11:21:09 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:21:09 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:09 INFO  : Context for 'APU' is selected.
11:21:09 INFO  : 'stop' command is executed.
11:21:09 INFO  : 'ps7_init' command is executed.
11:21:09 INFO  : 'ps7_post_config' command is executed.
11:21:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:10 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:10 INFO  : Memory regions updated for context APU
11:21:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:10 INFO  : 'con' command is executed.
11:21:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:21:10 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
11:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:21:30 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:21:37 INFO  : Disconnected from the channel tcfchan#27.
11:21:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:21:39 INFO  : 'fpga -state' command is executed.
11:21:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:21:39 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:21:39 INFO  : 'jtag frequency' command is executed.
11:21:39 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:21:39 INFO  : Context for 'APU' is selected.
11:21:40 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:21:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:21:40 INFO  : Context for 'APU' is selected.
11:21:40 INFO  : 'stop' command is executed.
11:21:41 INFO  : 'ps7_init' command is executed.
11:21:41 INFO  : 'ps7_post_config' command is executed.
11:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:21:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:42 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:21:42 INFO  : 'configparams force-mem-access 0' command is executed.
11:21:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_bypass/Debug/zyn_bypass.elf
configparams force-mem-access 0
----------------End of Script----------------

11:21:42 INFO  : Memory regions updated for context APU
11:21:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:21:42 INFO  : 'con' command is executed.
11:21:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:21:42 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_bypass.elf_on_local.tcl'
11:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:25:26 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:25:36 INFO  : Disconnected from the channel tcfchan#28.
11:25:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:25:37 INFO  : 'fpga -state' command is executed.
11:25:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:25:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:25:37 INFO  : 'jtag frequency' command is executed.
11:25:37 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:25:37 INFO  : Context for 'APU' is selected.
11:25:38 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:25:38 INFO  : 'configparams force-mem-access 1' command is executed.
11:25:38 INFO  : Context for 'APU' is selected.
11:25:39 INFO  : 'stop' command is executed.
11:25:40 INFO  : 'ps7_init' command is executed.
11:25:40 INFO  : 'ps7_post_config' command is executed.
11:25:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:25:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:25:43 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
11:25:43 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
----------------End of Script----------------

11:26:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:26:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:27:03 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:27:09 INFO  : 'fpga -state' command is executed.
11:27:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:27:10 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:27:10 INFO  : 'jtag frequency' command is executed.
11:27:10 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:27:10 INFO  : Context for 'APU' is selected.
11:27:10 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:27:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:27:10 INFO  : Context for 'APU' is selected.
11:27:10 INFO  : 'stop' command is executed.
11:27:10 INFO  : 'ps7_init' command is executed.
11:27:10 INFO  : 'ps7_post_config' command is executed.
11:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:27:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:10 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:27:10 INFO  : 'configparams force-mem-access 0' command is executed.
11:27:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:27:10 INFO  : Memory regions updated for context APU
11:27:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:27:11 INFO  : 'con' command is executed.
11:27:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:27:11 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
11:39:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:40:04 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:40:12 INFO  : Disconnected from the channel tcfchan#29.
11:40:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:40:14 INFO  : 'fpga -state' command is executed.
11:40:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:40:14 INFO  : 'jtag frequency' command is executed.
11:40:14 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:40:14 INFO  : Context for 'APU' is selected.
11:40:15 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:40:15 INFO  : 'configparams force-mem-access 1' command is executed.
11:40:15 INFO  : Context for 'APU' is selected.
11:40:15 INFO  : 'stop' command is executed.
11:40:16 INFO  : 'ps7_init' command is executed.
11:40:16 INFO  : 'ps7_post_config' command is executed.
11:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:16 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:40:16 INFO  : 'configparams force-mem-access 0' command is executed.
11:40:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:40:16 INFO  : Memory regions updated for context APU
11:40:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:40:16 INFO  : 'con' command is executed.
11:40:16 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:40:16 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
11:40:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:40:55 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:41:02 INFO  : Disconnected from the channel tcfchan#30.
11:41:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:41:03 INFO  : 'fpga -state' command is executed.
11:41:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:41:03 INFO  : 'jtag frequency' command is executed.
11:41:03 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:41:03 INFO  : Context for 'APU' is selected.
11:41:05 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:41:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:41:05 INFO  : Context for 'APU' is selected.
11:41:05 INFO  : 'stop' command is executed.
11:41:05 INFO  : 'ps7_init' command is executed.
11:41:05 INFO  : 'ps7_post_config' command is executed.
11:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:05 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:41:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:41:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:41:05 INFO  : Memory regions updated for context APU
11:41:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:41:05 INFO  : 'con' command is executed.
11:41:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:41:05 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
11:41:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:41:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:42:03 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:42:08 INFO  : Disconnected from the channel tcfchan#31.
11:42:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:42:09 INFO  : 'fpga -state' command is executed.
11:42:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:09 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:42:09 INFO  : 'jtag frequency' command is executed.
11:42:09 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:09 INFO  : Context for 'APU' is selected.
11:42:10 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:42:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:10 INFO  : Context for 'APU' is selected.
11:42:11 INFO  : 'stop' command is executed.
11:42:14 INFO  : 'ps7_init' command is executed.
11:42:14 INFO  : 'ps7_post_config' command is executed.
11:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:14 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:42:14 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:16 ERROR : Memory write error at 0x100000. APB AP transaction error, DAP status f0000021
11:42:16 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
----------------End of Script----------------

11:42:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:42:36 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:42:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:42:43 INFO  : 'fpga -state' command is executed.
11:42:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:42:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:42:43 INFO  : 'jtag frequency' command is executed.
11:42:43 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:42:43 INFO  : Context for 'APU' is selected.
11:42:43 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:42:43 INFO  : 'configparams force-mem-access 1' command is executed.
11:42:44 INFO  : Context for 'APU' is selected.
11:42:44 INFO  : 'stop' command is executed.
11:42:44 INFO  : 'ps7_init' command is executed.
11:42:44 INFO  : 'ps7_post_config' command is executed.
11:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:42:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:45 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:42:45 INFO  : 'configparams force-mem-access 0' command is executed.
11:42:45 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:42:45 INFO  : Memory regions updated for context APU
11:42:45 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:42:45 INFO  : 'con' command is executed.
11:42:45 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:42:45 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
11:43:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:43:32 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:43:37 INFO  : Disconnected from the channel tcfchan#32.
11:43:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:43:38 INFO  : 'fpga -state' command is executed.
11:43:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:38 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:43:38 INFO  : 'jtag frequency' command is executed.
11:43:38 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:43:38 INFO  : Context for 'APU' is selected.
11:43:40 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:43:40 INFO  : 'configparams force-mem-access 1' command is executed.
11:43:40 INFO  : Context for 'APU' is selected.
11:43:40 INFO  : 'stop' command is executed.
11:43:40 INFO  : 'ps7_init' command is executed.
11:43:40 INFO  : 'ps7_post_config' command is executed.
11:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:43:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:41 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:43:41 INFO  : 'configparams force-mem-access 0' command is executed.
11:43:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:43:41 INFO  : Memory regions updated for context APU
11:43:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:43:41 INFO  : 'con' command is executed.
11:43:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:43:41 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
11:45:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:45:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:46:02 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:46:21 INFO  : Disconnected from the channel tcfchan#33.
11:46:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:46:22 INFO  : 'fpga -state' command is executed.
11:46:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:46:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:46:22 INFO  : 'jtag frequency' command is executed.
11:46:22 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:46:22 INFO  : Context for 'APU' is selected.
11:46:24 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:46:24 INFO  : 'configparams force-mem-access 1' command is executed.
11:46:24 INFO  : Context for 'APU' is selected.
11:46:24 INFO  : 'stop' command is executed.
11:46:24 INFO  : 'ps7_init' command is executed.
11:46:24 INFO  : 'ps7_post_config' command is executed.
11:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:24 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:46:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:25 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:46:25 INFO  : 'configparams force-mem-access 0' command is executed.
11:46:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:46:25 INFO  : Memory regions updated for context APU
11:46:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:46:25 INFO  : 'con' command is executed.
11:46:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:46:25 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
11:47:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:47:38 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:47:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:47:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:47:49 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:48:07 INFO  : Disconnected from the channel tcfchan#34.
11:48:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:48:08 INFO  : 'fpga -state' command is executed.
11:48:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:48:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:48:08 INFO  : 'jtag frequency' command is executed.
11:48:08 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:48:08 INFO  : Context for 'APU' is selected.
11:48:10 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:48:10 INFO  : 'configparams force-mem-access 1' command is executed.
11:48:10 INFO  : Context for 'APU' is selected.
11:48:10 INFO  : 'stop' command is executed.
11:48:10 INFO  : 'ps7_init' command is executed.
11:48:10 INFO  : 'ps7_post_config' command is executed.
11:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:10 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:48:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:11 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:48:11 INFO  : 'configparams force-mem-access 0' command is executed.
11:48:11 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:48:11 INFO  : Memory regions updated for context APU
11:48:11 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:48:11 INFO  : 'con' command is executed.
11:48:11 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:48:11 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
11:49:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:49:06 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:49:28 INFO  : Disconnected from the channel tcfchan#35.
11:49:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:49:29 INFO  : 'fpga -state' command is executed.
11:49:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:49:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:49:30 INFO  : 'jtag frequency' command is executed.
11:49:30 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:49:30 INFO  : Context for 'APU' is selected.
11:49:31 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:49:31 INFO  : 'configparams force-mem-access 1' command is executed.
11:49:31 INFO  : Context for 'APU' is selected.
11:49:31 INFO  : 'stop' command is executed.
11:49:32 INFO  : 'ps7_init' command is executed.
11:49:32 INFO  : 'ps7_post_config' command is executed.
11:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:32 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:49:32 INFO  : 'configparams force-mem-access 0' command is executed.
11:49:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:49:32 INFO  : Memory regions updated for context APU
11:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:49:33 INFO  : 'con' command is executed.
11:49:33 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:49:33 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
11:50:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:50:38 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:50:49 INFO  : Disconnected from the channel tcfchan#36.
11:50:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:50:50 INFO  : 'fpga -state' command is executed.
11:50:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:50:50 INFO  : 'jtag frequency' command is executed.
11:50:50 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:50:50 INFO  : Context for 'APU' is selected.
11:50:51 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:50:51 INFO  : 'configparams force-mem-access 1' command is executed.
11:50:52 INFO  : Context for 'APU' is selected.
11:50:52 INFO  : 'stop' command is executed.
11:50:52 INFO  : 'ps7_init' command is executed.
11:50:52 INFO  : 'ps7_post_config' command is executed.
11:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:52 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:50:52 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:52 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:50:52 INFO  : 'configparams force-mem-access 0' command is executed.
11:50:52 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:50:52 INFO  : Memory regions updated for context APU
11:50:53 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:50:53 INFO  : 'con' command is executed.
11:50:53 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:50:53 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
11:53:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:53:43 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:54:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:54:12 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:54:25 INFO  : Disconnected from the channel tcfchan#37.
11:54:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
11:54:26 INFO  : 'fpga -state' command is executed.
11:54:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:54:26 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
11:54:26 INFO  : 'jtag frequency' command is executed.
11:54:26 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:54:26 INFO  : Context for 'APU' is selected.
11:54:28 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:54:28 INFO  : 'configparams force-mem-access 1' command is executed.
11:54:28 INFO  : Context for 'APU' is selected.
11:54:28 INFO  : 'stop' command is executed.
11:54:28 INFO  : 'ps7_init' command is executed.
11:54:28 INFO  : 'ps7_post_config' command is executed.
11:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:28 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:54:28 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:29 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:54:29 INFO  : 'configparams force-mem-access 0' command is executed.
11:54:29 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:54:29 INFO  : Memory regions updated for context APU
11:54:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:54:29 INFO  : 'con' command is executed.
11:54:29 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

11:54:29 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
11:56:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent PYNQ 210017097590A" && level==0} -index 1' command is executed.
11:56:14 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bit"
11:56:20 INFO  : Disconnected from the channel tcfchan#38.
11:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent PYNQ 210017097590A" && level==0} -index 1' command is executed.
11:56:21 INFO  : 'fpga -state' command is executed.
11:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:56:21 INFO  : Jtag cable 'Digilent PYNQ 210017097590A' is selected.
11:56:21 INFO  : 'jtag frequency' command is executed.
11:56:21 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl' is done.
11:56:21 INFO  : Context for 'APU' is selected.
11:56:23 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf'.
11:56:23 INFO  : 'configparams force-mem-access 1' command is executed.
11:56:23 INFO  : Context for 'APU' is selected.
11:56:23 INFO  : 'stop' command is executed.
11:56:23 INFO  : 'ps7_init' command is executed.
11:56:23 INFO  : 'ps7_post_config' command is executed.
11:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:23 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:56:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:24 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:56:24 INFO  : 'configparams force-mem-access 0' command is executed.
11:56:24 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent PYNQ 210017097590A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent PYNQ 210017097590A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent PYNQ 210017097590A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent PYNQ 210017097590A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

11:56:24 INFO  : Memory regions updated for context APU
11:56:24 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:56:24 INFO  : 'con' command is executed.
11:56:24 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent PYNQ 210017097590A"} -index 0
con
----------------End of Script----------------

11:56:24 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local.tcl'
13:45:41 INFO  : Disconnected from the channel tcfchan#39.
13:46:11 INFO  : Launching XSCT server: xsct -n -interactive /home/alex/GitHub/ZyEthCAP/nicap_extend/software/temp_xsdb_launch_script.tcl
13:46:12 INFO  : XSCT server has started successfully.
13:46:15 INFO  : Successfully done setting XSCT server connection channel  
13:46:15 INFO  : Successfully done setting SDK workspace  
13:46:16 INFO  : Registering command handlers for SDK TCF services
13:46:16 INFO  : Processing command line option -hwspec ./software/wrapper.hdf.
13:47:06 INFO  : Refreshed build settings on project zyn_bypass
13:47:06 INFO  : Refreshed build settings on project zyn_test
13:52:25 INFO  : Invoking Bootgen: bootgen -image partial.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode1.bin -w on
13:52:25 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/partial.bif
13:52:26 INFO  : Bootgen command execution is done.
14:19:12 INFO  : Invoking Bootgen: bootgen -image partial.bif -arch zynq -o /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/mode2.bin -w on
14:19:12 INFO  : Overwriting existing bif file /home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/partial.bif
14:19:12 INFO  : Bootgen command execution is done.
14:20:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:20:26 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeA.bit"
14:20:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:20:33 INFO  : 'fpga -state' command is executed.
14:20:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:34 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
14:20:34 INFO  : 'jtag frequency' command is executed.
14:20:34 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
14:20:34 INFO  : Context for 'APU' is selected.
14:20:34 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
14:20:34 INFO  : 'configparams force-mem-access 1' command is executed.
14:20:34 INFO  : Context for 'APU' is selected.
14:20:34 INFO  : 'stop' command is executed.
14:20:34 INFO  : 'ps7_init' command is executed.
14:20:34 INFO  : 'ps7_post_config' command is executed.
14:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:34 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:20:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:34 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:20:34 INFO  : 'configparams force-mem-access 0' command is executed.
14:20:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:20:34 INFO  : Memory regions updated for context APU
14:20:35 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:20:35 INFO  : 'con' command is executed.
14:20:35 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

14:20:35 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
14:34:53 INFO  : Disconnected from the channel tcfchan#1.
14:34:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:34:54 INFO  : 'fpga -state' command is executed.
14:34:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:34:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
14:34:54 INFO  : 'jtag frequency' command is executed.
14:34:54 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
14:34:54 INFO  : Context for 'APU' is selected.
14:34:56 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
14:34:56 INFO  : 'configparams force-mem-access 1' command is executed.
14:34:56 INFO  : Context for 'APU' is selected.
14:34:56 INFO  : 'stop' command is executed.
14:34:56 INFO  : 'ps7_init' command is executed.
14:34:56 INFO  : 'ps7_post_config' command is executed.
14:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:34:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:57 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:34:57 INFO  : 'configparams force-mem-access 0' command is executed.
14:34:57 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:34:57 INFO  : Memory regions updated for context APU
14:34:57 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:34:57 INFO  : 'con' command is executed.
14:34:57 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

14:34:57 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
14:35:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:35:17 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeA.bit"
14:35:25 INFO  : Disconnected from the channel tcfchan#2.
14:35:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:35:26 INFO  : 'fpga -state' command is executed.
14:35:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:35:26 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
14:35:26 INFO  : 'jtag frequency' command is executed.
14:35:26 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
14:35:26 INFO  : Context for 'APU' is selected.
14:35:26 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
14:35:26 INFO  : 'configparams force-mem-access 1' command is executed.
14:35:26 INFO  : Context for 'APU' is selected.
14:35:26 INFO  : 'stop' command is executed.
14:35:27 INFO  : 'ps7_init' command is executed.
14:35:27 INFO  : 'ps7_post_config' command is executed.
14:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:27 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:35:27 INFO  : 'configparams force-mem-access 0' command is executed.
14:35:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:35:27 INFO  : Memory regions updated for context APU
14:35:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:35:27 INFO  : 'con' command is executed.
14:35:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

14:35:27 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
14:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:36:06 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeA.bit"
14:36:11 INFO  : Disconnected from the channel tcfchan#3.
14:36:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
14:36:12 INFO  : 'fpga -state' command is executed.
14:36:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:36:12 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
14:36:12 INFO  : 'jtag frequency' command is executed.
14:36:12 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
14:36:12 INFO  : Context for 'APU' is selected.
14:36:12 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
14:36:12 INFO  : 'configparams force-mem-access 1' command is executed.
14:36:12 INFO  : Context for 'APU' is selected.
14:36:12 INFO  : 'stop' command is executed.
14:36:13 INFO  : 'ps7_init' command is executed.
14:36:13 INFO  : 'ps7_post_config' command is executed.
14:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:13 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
14:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:13 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
14:36:13 INFO  : 'configparams force-mem-access 0' command is executed.
14:36:13 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

14:36:13 INFO  : Memory regions updated for context APU
14:36:13 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
14:36:13 INFO  : 'con' command is executed.
14:36:13 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

14:36:13 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
15:05:04 INFO  : Disconnected from the channel tcfchan#4.
15:05:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:05:06 INFO  : 'fpga -state' command is executed.
15:05:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:05:06 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:05:06 INFO  : 'jtag frequency' command is executed.
15:05:06 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:05:06 INFO  : Context for 'APU' is selected.
15:05:06 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:05:06 INFO  : 'configparams force-mem-access 1' command is executed.
15:05:06 INFO  : Context for 'APU' is selected.
15:05:06 INFO  : 'stop' command is executed.
15:05:06 INFO  : 'ps7_init' command is executed.
15:05:06 INFO  : 'ps7_post_config' command is executed.
15:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:05:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:07 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:05:07 INFO  : 'configparams force-mem-access 0' command is executed.
15:05:07 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:05:07 INFO  : Memory regions updated for context APU
15:05:07 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:05:07 INFO  : 'con' command is executed.
15:05:07 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:05:07 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
15:06:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:06:08 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeB.bit"
15:06:14 INFO  : Disconnected from the channel tcfchan#5.
15:06:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:06:15 INFO  : 'fpga -state' command is executed.
15:06:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:06:15 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:06:15 INFO  : 'jtag frequency' command is executed.
15:06:15 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:06:15 INFO  : Context for 'APU' is selected.
15:06:15 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:06:15 INFO  : 'configparams force-mem-access 1' command is executed.
15:06:15 INFO  : Context for 'APU' is selected.
15:06:15 INFO  : 'stop' command is executed.
15:06:16 INFO  : 'ps7_init' command is executed.
15:06:16 INFO  : 'ps7_post_config' command is executed.
15:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:16 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:06:16 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:17 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:06:17 INFO  : 'configparams force-mem-access 0' command is executed.
15:06:17 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:06:17 INFO  : Memory regions updated for context APU
15:06:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:06:17 INFO  : 'con' command is executed.
15:06:17 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:06:17 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
15:53:40 INFO  : Disconnected from the channel tcfchan#6.
15:53:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:53:41 INFO  : 'fpga -state' command is executed.
15:53:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:41 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:53:41 INFO  : 'jtag frequency' command is executed.
15:53:41 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:53:41 INFO  : Context for 'APU' is selected.
15:53:41 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:53:41 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:41 INFO  : Context for 'APU' is selected.
15:53:41 INFO  : 'stop' command is executed.
15:53:42 INFO  : 'ps7_init' command is executed.
15:53:42 INFO  : 'ps7_post_config' command is executed.
15:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:42 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:42 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:42 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:42 INFO  : Memory regions updated for context APU
15:53:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:42 INFO  : 'con' command is executed.
15:53:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:53:42 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
15:54:49 INFO  : Disconnected from the channel tcfchan#7.
15:54:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:54:50 INFO  : 'fpga -state' command is executed.
15:54:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:50 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:54:50 INFO  : 'jtag frequency' command is executed.
15:54:50 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:54:50 INFO  : Context for 'APU' is selected.
15:54:50 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:54:50 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:50 INFO  : Context for 'APU' is selected.
15:54:50 INFO  : 'stop' command is executed.
15:54:51 INFO  : 'ps7_init' command is executed.
15:54:51 INFO  : 'ps7_post_config' command is executed.
15:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:51 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:51 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:51 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:51 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:51 INFO  : Memory regions updated for context APU
15:54:51 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:51 INFO  : 'con' command is executed.
15:54:51 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:54:51 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
15:56:19 INFO  : Disconnected from the channel tcfchan#8.
15:56:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:56:20 INFO  : 'fpga -state' command is executed.
15:56:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:20 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:56:20 INFO  : 'jtag frequency' command is executed.
15:56:20 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:56:20 INFO  : Context for 'APU' is selected.
15:56:20 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:56:20 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:20 INFO  : Context for 'APU' is selected.
15:56:20 INFO  : 'stop' command is executed.
15:56:20 INFO  : 'ps7_init' command is executed.
15:56:20 INFO  : 'ps7_post_config' command is executed.
15:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:20 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:20 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:21 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:21 INFO  : Memory regions updated for context APU
15:56:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:21 INFO  : 'con' command is executed.
15:56:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:56:21 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
15:56:39 INFO  : Disconnected from the channel tcfchan#9.
15:56:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:56:40 INFO  : 'fpga -state' command is executed.
15:56:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:40 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:56:40 INFO  : 'jtag frequency' command is executed.
15:56:40 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:56:40 INFO  : Context for 'APU' is selected.
15:56:40 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:56:40 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:40 INFO  : Context for 'APU' is selected.
15:56:40 INFO  : 'stop' command is executed.
15:56:40 INFO  : 'ps7_init' command is executed.
15:56:40 INFO  : 'ps7_post_config' command is executed.
15:56:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:41 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:41 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:41 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:41 INFO  : Memory regions updated for context APU
15:56:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:41 INFO  : 'con' command is executed.
15:56:41 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:56:41 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:05:58 INFO  : Disconnected from the channel tcfchan#10.
16:05:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:05:59 INFO  : 'fpga -state' command is executed.
16:05:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:05:59 INFO  : 'jtag frequency' command is executed.
16:05:59 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:05:59 INFO  : Context for 'APU' is selected.
16:05:59 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:05:59 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:59 INFO  : Context for 'APU' is selected.
16:05:59 INFO  : 'stop' command is executed.
16:06:00 INFO  : 'ps7_init' command is executed.
16:06:00 INFO  : 'ps7_post_config' command is executed.
16:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:00 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:00 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:00 INFO  : Memory regions updated for context APU
16:06:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:00 INFO  : 'con' command is executed.
16:06:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:06:00 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:06:53 INFO  : Disconnected from the channel tcfchan#11.
16:06:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:06:55 INFO  : 'fpga -state' command is executed.
16:06:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:06:55 INFO  : 'jtag frequency' command is executed.
16:06:55 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:06:55 INFO  : Context for 'APU' is selected.
16:06:55 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:06:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:06:55 INFO  : Context for 'APU' is selected.
16:06:55 INFO  : 'stop' command is executed.
16:06:55 INFO  : 'ps7_init' command is executed.
16:06:55 INFO  : 'ps7_post_config' command is executed.
16:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:06:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:56 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:06:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:06:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:06:56 INFO  : Memory regions updated for context APU
16:06:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:06:56 INFO  : 'con' command is executed.
16:06:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:06:56 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:07:20 INFO  : Disconnected from the channel tcfchan#12.
16:07:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:07:21 INFO  : 'fpga -state' command is executed.
16:07:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:07:21 INFO  : 'jtag frequency' command is executed.
16:07:21 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:07:22 INFO  : Context for 'APU' is selected.
16:07:22 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:07:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:07:22 INFO  : Context for 'APU' is selected.
16:07:22 INFO  : 'stop' command is executed.
16:07:22 INFO  : 'ps7_init' command is executed.
16:07:22 INFO  : 'ps7_post_config' command is executed.
16:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:07:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:23 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:07:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:07:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:07:23 INFO  : Memory regions updated for context APU
16:07:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:07:23 INFO  : 'con' command is executed.
16:07:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:07:23 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:08:04 INFO  : Disconnected from the channel tcfchan#13.
16:08:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:08:05 INFO  : 'fpga -state' command is executed.
16:08:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:08:05 INFO  : 'jtag frequency' command is executed.
16:08:05 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:08:05 INFO  : Context for 'APU' is selected.
16:08:05 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:08:05 INFO  : 'configparams force-mem-access 1' command is executed.
16:08:05 INFO  : Context for 'APU' is selected.
16:08:05 INFO  : 'stop' command is executed.
16:08:06 INFO  : 'ps7_init' command is executed.
16:08:06 INFO  : 'ps7_post_config' command is executed.
16:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:06 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:08:06 INFO  : 'configparams force-mem-access 0' command is executed.
16:08:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:08:06 INFO  : Memory regions updated for context APU
16:08:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:08:06 INFO  : 'con' command is executed.
16:08:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:08:06 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:15:36 INFO  : Disconnected from the channel tcfchan#14.
16:15:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:15:37 INFO  : 'fpga -state' command is executed.
16:15:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:15:37 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:15:37 INFO  : 'jtag frequency' command is executed.
16:15:37 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:15:37 INFO  : Context for 'APU' is selected.
16:15:37 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:15:37 INFO  : 'configparams force-mem-access 1' command is executed.
16:15:37 INFO  : Context for 'APU' is selected.
16:15:37 INFO  : 'stop' command is executed.
16:15:37 INFO  : 'ps7_init' command is executed.
16:15:37 INFO  : 'ps7_post_config' command is executed.
16:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:15:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:38 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:15:38 INFO  : 'configparams force-mem-access 0' command is executed.
16:15:38 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:15:38 INFO  : Memory regions updated for context APU
16:15:38 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:15:38 INFO  : 'con' command is executed.
16:15:38 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:15:38 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:16:35 INFO  : Disconnected from the channel tcfchan#15.
16:16:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:16:36 INFO  : 'fpga -state' command is executed.
16:16:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:16:36 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:16:36 INFO  : 'jtag frequency' command is executed.
16:16:36 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:16:36 INFO  : Context for 'APU' is selected.
16:16:36 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:16:36 INFO  : 'configparams force-mem-access 1' command is executed.
16:16:36 INFO  : Context for 'APU' is selected.
16:16:36 INFO  : 'stop' command is executed.
16:16:37 INFO  : 'ps7_init' command is executed.
16:16:37 INFO  : 'ps7_post_config' command is executed.
16:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:37 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:37 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:16:37 INFO  : 'configparams force-mem-access 0' command is executed.
16:16:37 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:16:37 INFO  : Memory regions updated for context APU
16:16:37 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:16:37 INFO  : 'con' command is executed.
16:16:37 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:16:37 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:17:15 INFO  : Disconnected from the channel tcfchan#16.
16:17:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:17:17 INFO  : 'fpga -state' command is executed.
16:17:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:17:17 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:17:17 INFO  : 'jtag frequency' command is executed.
16:17:17 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:17:17 INFO  : Context for 'APU' is selected.
16:17:17 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:17:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:17:17 INFO  : Context for 'APU' is selected.
16:17:17 INFO  : 'stop' command is executed.
16:17:17 INFO  : 'ps7_init' command is executed.
16:17:17 INFO  : 'ps7_post_config' command is executed.
16:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:17 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:17:17 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:18 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:17:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:17:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:17:18 INFO  : Memory regions updated for context APU
16:17:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:17:18 INFO  : 'con' command is executed.
16:17:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:17:18 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:25:42 INFO  : Disconnected from the channel tcfchan#17.
16:25:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:25:43 INFO  : 'fpga -state' command is executed.
16:25:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:25:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:25:43 INFO  : 'jtag frequency' command is executed.
16:25:43 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:25:43 INFO  : Context for 'APU' is selected.
16:25:43 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:25:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:25:43 INFO  : Context for 'APU' is selected.
16:25:43 INFO  : 'stop' command is executed.
16:25:44 INFO  : 'ps7_init' command is executed.
16:25:44 INFO  : 'ps7_post_config' command is executed.
16:25:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:25:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:44 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:25:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:25:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:25:44 INFO  : Memory regions updated for context APU
16:25:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:25:44 INFO  : 'con' command is executed.
16:25:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:25:44 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:28:08 INFO  : Disconnected from the channel tcfchan#18.
16:28:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:28:09 INFO  : 'fpga -state' command is executed.
16:28:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:28:09 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:28:09 INFO  : 'jtag frequency' command is executed.
16:28:09 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:28:09 INFO  : Context for 'APU' is selected.
16:28:09 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:28:09 INFO  : 'configparams force-mem-access 1' command is executed.
16:28:09 INFO  : Context for 'APU' is selected.
16:28:09 INFO  : 'stop' command is executed.
16:28:09 INFO  : 'ps7_init' command is executed.
16:28:09 INFO  : 'ps7_post_config' command is executed.
16:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:28:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:10 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:28:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:28:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:28:10 INFO  : Memory regions updated for context APU
16:28:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:28:10 INFO  : 'con' command is executed.
16:28:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:28:10 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:29:20 INFO  : Disconnected from the channel tcfchan#19.
16:29:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:29:22 INFO  : 'fpga -state' command is executed.
16:29:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:29:22 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:29:22 INFO  : 'jtag frequency' command is executed.
16:29:22 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:29:22 INFO  : Context for 'APU' is selected.
16:29:22 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:29:22 INFO  : 'configparams force-mem-access 1' command is executed.
16:29:22 INFO  : Context for 'APU' is selected.
16:29:22 INFO  : 'stop' command is executed.
16:29:22 INFO  : 'ps7_init' command is executed.
16:29:22 INFO  : 'ps7_post_config' command is executed.
16:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:29:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:23 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:29:23 INFO  : 'configparams force-mem-access 0' command is executed.
16:29:23 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:29:23 INFO  : Memory regions updated for context APU
16:29:23 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:29:23 INFO  : 'con' command is executed.
16:29:23 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:29:23 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:44:02 INFO  : Disconnected from the channel tcfchan#20.
16:44:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:44:03 INFO  : 'fpga -state' command is executed.
16:44:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:44:03 INFO  : 'jtag frequency' command is executed.
16:44:03 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:44:03 INFO  : Context for 'APU' is selected.
16:44:03 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:44:03 INFO  : 'configparams force-mem-access 1' command is executed.
16:44:03 INFO  : Context for 'APU' is selected.
16:44:03 INFO  : 'stop' command is executed.
16:44:03 INFO  : 'ps7_init' command is executed.
16:44:03 INFO  : 'ps7_post_config' command is executed.
16:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:44:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:04 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:44:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:44:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:44:04 INFO  : Memory regions updated for context APU
16:44:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:44:04 INFO  : 'con' command is executed.
16:44:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:44:04 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:45:13 INFO  : Disconnected from the channel tcfchan#21.
16:45:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:45:14 INFO  : 'fpga -state' command is executed.
16:45:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:14 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:45:14 INFO  : 'jtag frequency' command is executed.
16:45:14 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:45:14 INFO  : Context for 'APU' is selected.
16:45:14 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:45:14 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:14 INFO  : Context for 'APU' is selected.
16:45:14 INFO  : 'stop' command is executed.
16:45:15 INFO  : 'ps7_init' command is executed.
16:45:15 INFO  : 'ps7_post_config' command is executed.
16:45:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:15 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:15 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:15 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:15 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:15 INFO  : Memory regions updated for context APU
16:45:15 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:15 INFO  : 'con' command is executed.
16:45:15 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:45:15 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
15:02:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:02:56 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeB.bit"
15:03:03 INFO  : Disconnected from the channel tcfchan#22.
15:03:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:03:04 INFO  : 'fpga -state' command is executed.
15:03:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:03:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:03:04 INFO  : 'jtag frequency' command is executed.
15:03:04 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:03:04 INFO  : Context for 'APU' is selected.
15:03:04 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:03:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:03:04 INFO  : Context for 'APU' is selected.
15:03:04 INFO  : 'stop' command is executed.
15:03:04 INFO  : 'ps7_init' command is executed.
15:03:04 INFO  : 'ps7_post_config' command is executed.
15:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:03:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:05 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:03:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:03:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:03:05 INFO  : Memory regions updated for context APU
15:03:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:03:05 INFO  : 'con' command is executed.
15:03:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:03:05 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
15:31:29 INFO  : Disconnected from the channel tcfchan#23.
15:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:31:30 INFO  : 'fpga -state' command is executed.
15:31:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:30 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:31:30 INFO  : 'jtag frequency' command is executed.
15:31:30 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:31:30 INFO  : Context for 'APU' is selected.
15:31:30 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:31:30 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:30 INFO  : Context for 'APU' is selected.
15:31:30 INFO  : 'stop' command is executed.
15:31:31 INFO  : 'ps7_init' command is executed.
15:31:31 INFO  : 'ps7_post_config' command is executed.
15:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:31 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:31 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:31:31 INFO  : 'configparams force-mem-access 0' command is executed.
15:31:31 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

15:31:31 INFO  : Memory regions updated for context APU
15:31:31 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:31:31 INFO  : 'con' command is executed.
15:31:31 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:31:31 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
15:31:58 INFO  : Disconnected from the channel tcfchan#24.
15:31:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:31:59 INFO  : 'fpga -state' command is executed.
15:31:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:59 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:31:59 INFO  : 'jtag frequency' command is executed.
15:31:59 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:31:59 INFO  : Context for 'APU' is selected.
15:31:59 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:31:59 INFO  : 'configparams force-mem-access 1' command is executed.
15:31:59 INFO  : Context for 'APU' is selected.
15:31:59 INFO  : 'stop' command is executed.
15:32:00 INFO  : 'ps7_init' command is executed.
15:32:00 INFO  : 'ps7_post_config' command is executed.
15:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:00 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:32:00 INFO  : 'configparams force-mem-access 0' command is executed.
15:32:00 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

15:32:00 INFO  : Memory regions updated for context APU
15:32:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:32:00 INFO  : 'con' command is executed.
15:32:00 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:32:00 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
15:33:23 INFO  : Disconnected from the channel tcfchan#25.
15:33:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:33:25 INFO  : 'fpga -state' command is executed.
15:33:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:33:25 INFO  : 'jtag frequency' command is executed.
15:33:25 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:33:25 INFO  : Context for 'APU' is selected.
15:33:25 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:33:25 INFO  : 'configparams force-mem-access 1' command is executed.
15:33:25 INFO  : Context for 'APU' is selected.
15:33:25 INFO  : 'stop' command is executed.
15:33:25 INFO  : 'ps7_init' command is executed.
15:33:25 INFO  : 'ps7_post_config' command is executed.
15:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:25 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:33:25 INFO  : 'configparams force-mem-access 0' command is executed.
15:33:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

15:33:25 INFO  : Memory regions updated for context APU
15:33:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:33:26 INFO  : 'con' command is executed.
15:33:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:33:26 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
15:45:34 INFO  : Refreshed build settings on project zyn_bypass
15:45:34 INFO  : Refreshed build settings on project zyn_pcap
15:45:34 INFO  : Refreshed build settings on project zyn_test
15:49:31 INFO  : Disconnected from the channel tcfchan#26.
15:49:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:49:32 INFO  : 'fpga -state' command is executed.
15:49:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:49:32 INFO  : 'jtag frequency' command is executed.
15:49:32 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:49:32 INFO  : Context for 'APU' is selected.
15:49:32 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:49:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:32 INFO  : Context for 'APU' is selected.
15:49:32 INFO  : 'stop' command is executed.
15:49:32 INFO  : 'ps7_init' command is executed.
15:49:32 INFO  : 'ps7_post_config' command is executed.
15:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:32 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:32 INFO  : Memory regions updated for context APU
15:49:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:32 INFO  : 'con' command is executed.
15:49:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:49:32 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
15:49:53 INFO  : Disconnected from the channel tcfchan#27.
15:49:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:49:54 INFO  : 'fpga -state' command is executed.
15:49:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:49:54 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:49:54 INFO  : 'jtag frequency' command is executed.
15:49:54 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:49:54 INFO  : Context for 'APU' is selected.
15:49:54 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:49:54 INFO  : 'configparams force-mem-access 1' command is executed.
15:49:54 INFO  : Context for 'APU' is selected.
15:49:54 INFO  : 'stop' command is executed.
15:49:55 INFO  : 'ps7_init' command is executed.
15:49:55 INFO  : 'ps7_post_config' command is executed.
15:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:55 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:55 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:49:55 INFO  : 'configparams force-mem-access 0' command is executed.
15:49:55 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

15:49:55 INFO  : Memory regions updated for context APU
15:49:55 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:49:55 INFO  : 'con' command is executed.
15:49:55 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:49:55 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
15:52:44 INFO  : Disconnected from the channel tcfchan#28.
15:52:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:52:45 INFO  : 'fpga -state' command is executed.
15:52:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:45 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:52:45 INFO  : 'jtag frequency' command is executed.
15:52:45 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:52:45 INFO  : Context for 'APU' is selected.
15:52:45 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:52:45 INFO  : 'configparams force-mem-access 1' command is executed.
15:52:45 INFO  : Context for 'APU' is selected.
15:52:45 INFO  : 'stop' command is executed.
15:52:46 INFO  : 'ps7_init' command is executed.
15:52:46 INFO  : 'ps7_post_config' command is executed.
15:52:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:46 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:52:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:46 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:52:46 INFO  : 'configparams force-mem-access 0' command is executed.
15:52:46 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

15:52:46 INFO  : Memory regions updated for context APU
15:52:46 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:52:46 INFO  : 'con' command is executed.
15:52:46 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:52:46 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
15:52:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:52:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:52:57 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeB.bit"
15:53:03 INFO  : Disconnected from the channel tcfchan#29.
15:53:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:53:04 INFO  : 'fpga -state' command is executed.
15:53:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:04 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:53:04 INFO  : 'jtag frequency' command is executed.
15:53:04 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:53:04 INFO  : Context for 'APU' is selected.
15:53:04 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:53:04 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:04 INFO  : Context for 'APU' is selected.
15:53:04 INFO  : 'stop' command is executed.
15:53:04 INFO  : 'ps7_init' command is executed.
15:53:04 INFO  : 'ps7_post_config' command is executed.
15:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:04 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:05 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:05 INFO  : Memory regions updated for context APU
15:53:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:05 INFO  : 'con' command is executed.
15:53:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:53:05 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
15:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:53:23 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeB.bit"
15:53:34 INFO  : Disconnected from the channel tcfchan#30.
15:53:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:53:35 INFO  : 'fpga -state' command is executed.
15:53:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:35 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:53:35 INFO  : 'jtag frequency' command is executed.
15:53:35 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:53:35 INFO  : Context for 'APU' is selected.
15:53:35 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:53:35 INFO  : 'configparams force-mem-access 1' command is executed.
15:53:35 INFO  : Context for 'APU' is selected.
15:53:35 INFO  : 'stop' command is executed.
15:53:36 INFO  : 'ps7_init' command is executed.
15:53:36 INFO  : 'ps7_post_config' command is executed.
15:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:36 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:36 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:53:36 INFO  : 'configparams force-mem-access 0' command is executed.
15:53:36 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

15:53:36 INFO  : Memory regions updated for context APU
15:53:36 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:53:36 INFO  : 'con' command is executed.
15:53:36 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:53:36 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
15:54:04 INFO  : Disconnected from the channel tcfchan#31.
15:54:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:54:05 INFO  : 'fpga -state' command is executed.
15:54:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:05 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:54:05 INFO  : 'jtag frequency' command is executed.
15:54:05 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:54:05 INFO  : Context for 'APU' is selected.
15:54:05 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:54:05 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:05 INFO  : Context for 'APU' is selected.
15:54:05 INFO  : 'stop' command is executed.
15:54:06 INFO  : 'ps7_init' command is executed.
15:54:06 INFO  : 'ps7_post_config' command is executed.
15:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:06 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:06 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:06 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:06 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:06 INFO  : Memory regions updated for context APU
15:54:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:06 INFO  : 'con' command is executed.
15:54:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:54:06 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
15:54:16 INFO  : Disconnected from the channel tcfchan#32.
15:54:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:54:17 INFO  : 'fpga -state' command is executed.
15:54:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:17 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:54:17 INFO  : 'jtag frequency' command is executed.
15:54:17 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:54:17 INFO  : Context for 'APU' is selected.
15:54:17 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:54:17 INFO  : 'configparams force-mem-access 1' command is executed.
15:54:17 INFO  : Context for 'APU' is selected.
15:54:18 INFO  : 'stop' command is executed.
15:54:18 INFO  : 'ps7_init' command is executed.
15:54:18 INFO  : 'ps7_post_config' command is executed.
15:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:18 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:54:18 INFO  : 'configparams force-mem-access 0' command is executed.
15:54:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:54:18 INFO  : Memory regions updated for context APU
15:54:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:54:18 INFO  : 'con' command is executed.
15:54:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:54:18 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
15:54:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:54:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:54:36 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeB.bit"
15:55:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:55:10 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeB.bit"
15:55:19 INFO  : Disconnected from the channel tcfchan#33.
15:55:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:55:20 INFO  : 'fpga -state' command is executed.
15:55:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:55:21 INFO  : 'jtag frequency' command is executed.
15:55:21 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:55:21 INFO  : Context for 'APU' is selected.
15:55:21 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:55:21 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:21 INFO  : Context for 'APU' is selected.
15:55:21 INFO  : 'stop' command is executed.
15:55:21 INFO  : 'ps7_init' command is executed.
15:55:21 INFO  : 'ps7_post_config' command is executed.
15:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:21 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:21 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:21 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:21 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:21 INFO  : Memory regions updated for context APU
15:55:21 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:21 INFO  : 'con' command is executed.
15:55:21 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:55:21 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
15:55:30 INFO  : Disconnected from the channel tcfchan#34.
15:55:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:55:31 INFO  : 'fpga -state' command is executed.
15:55:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:32 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:55:32 INFO  : 'jtag frequency' command is executed.
15:55:32 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:55:32 INFO  : Context for 'APU' is selected.
15:55:32 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:55:32 INFO  : 'configparams force-mem-access 1' command is executed.
15:55:32 INFO  : Context for 'APU' is selected.
15:55:32 INFO  : 'stop' command is executed.
15:55:32 INFO  : 'ps7_init' command is executed.
15:55:32 INFO  : 'ps7_post_config' command is executed.
15:55:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:32 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:55:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:32 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:55:32 INFO  : 'configparams force-mem-access 0' command is executed.
15:55:32 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

15:55:32 INFO  : Memory regions updated for context APU
15:55:32 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:55:32 INFO  : 'con' command is executed.
15:55:32 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:55:32 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
15:55:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:55:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:55:59 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeB.bit"
15:56:06 INFO  : Disconnected from the channel tcfchan#35.
15:56:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:56:07 INFO  : 'fpga -state' command is executed.
15:56:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:07 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:56:07 INFO  : 'jtag frequency' command is executed.
15:56:07 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:56:07 INFO  : Context for 'APU' is selected.
15:56:07 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:56:07 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:07 INFO  : Context for 'APU' is selected.
15:56:07 INFO  : 'stop' command is executed.
15:56:08 INFO  : 'ps7_init' command is executed.
15:56:08 INFO  : 'ps7_post_config' command is executed.
15:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:08 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:08 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:08 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:08 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:08 INFO  : Memory regions updated for context APU
15:56:08 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:08 INFO  : 'con' command is executed.
15:56:08 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:56:08 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
15:56:27 INFO  : Disconnected from the channel tcfchan#36.
15:56:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:56:29 INFO  : 'fpga -state' command is executed.
15:56:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:56:29 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:56:29 INFO  : 'jtag frequency' command is executed.
15:56:29 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:56:29 INFO  : Context for 'APU' is selected.
15:56:29 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:56:29 INFO  : 'configparams force-mem-access 1' command is executed.
15:56:29 INFO  : Context for 'APU' is selected.
15:56:29 INFO  : 'stop' command is executed.
15:56:29 INFO  : 'ps7_init' command is executed.
15:56:29 INFO  : 'ps7_post_config' command is executed.
15:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:29 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:56:29 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:30 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:56:30 INFO  : 'configparams force-mem-access 0' command is executed.
15:56:30 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

15:56:30 INFO  : Memory regions updated for context APU
15:56:30 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:56:30 INFO  : 'con' command is executed.
15:56:30 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:56:30 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
15:59:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:59:24 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeB.bit"
15:59:32 INFO  : Disconnected from the channel tcfchan#37.
15:59:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:59:33 INFO  : 'fpga -state' command is executed.
15:59:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:33 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
15:59:33 INFO  : 'jtag frequency' command is executed.
15:59:33 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
15:59:33 INFO  : Context for 'APU' is selected.
15:59:33 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
15:59:33 INFO  : 'configparams force-mem-access 1' command is executed.
15:59:33 INFO  : Context for 'APU' is selected.
15:59:33 INFO  : 'stop' command is executed.
15:59:33 INFO  : 'ps7_init' command is executed.
15:59:33 INFO  : 'ps7_post_config' command is executed.
15:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:33 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
15:59:33 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:34 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
15:59:34 INFO  : 'configparams force-mem-access 0' command is executed.
15:59:34 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

15:59:34 INFO  : Memory regions updated for context APU
15:59:34 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
15:59:34 INFO  : 'con' command is executed.
15:59:34 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

15:59:34 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
15:59:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:59:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
15:59:52 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeB.bit"
16:00:07 INFO  : Disconnected from the channel tcfchan#38.
16:00:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:00:08 INFO  : 'fpga -state' command is executed.
16:00:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:00:08 INFO  : 'jtag frequency' command is executed.
16:00:08 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:00:08 INFO  : Context for 'APU' is selected.
16:00:08 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:00:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:08 INFO  : Context for 'APU' is selected.
16:00:08 INFO  : 'stop' command is executed.
16:00:09 INFO  : 'ps7_init' command is executed.
16:00:09 INFO  : 'ps7_post_config' command is executed.
16:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:09 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:09 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:09 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_pcap/Debug/zyn_pcap.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:09 INFO  : Memory regions updated for context APU
16:00:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:09 INFO  : 'con' command is executed.
16:00:09 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:00:09 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_pcap.elf_on_local.tcl'
16:00:39 INFO  : Disconnected from the channel tcfchan#39.
16:00:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:00:40 INFO  : 'fpga -state' command is executed.
16:00:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:40 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:00:40 INFO  : 'jtag frequency' command is executed.
16:00:40 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:00:40 INFO  : Context for 'APU' is selected.
16:00:40 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:00:40 INFO  : 'configparams force-mem-access 1' command is executed.
16:00:40 INFO  : Context for 'APU' is selected.
16:00:40 INFO  : 'stop' command is executed.
16:00:41 INFO  : 'ps7_init' command is executed.
16:00:41 INFO  : 'ps7_post_config' command is executed.
16:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:41 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:00:41 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:42 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:00:42 INFO  : 'configparams force-mem-access 0' command is executed.
16:00:42 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:00:42 INFO  : Memory regions updated for context APU
16:00:42 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:00:42 INFO  : 'con' command is executed.
16:00:42 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:00:42 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:00:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:01:02 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeB.bit"
16:01:16 INFO  : Disconnected from the channel tcfchan#40.
16:01:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:01:17 INFO  : 'fpga -state' command is executed.
16:01:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:01:17 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:01:17 INFO  : 'jtag frequency' command is executed.
16:01:17 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:01:17 INFO  : Context for 'APU' is selected.
16:01:17 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:01:17 INFO  : 'configparams force-mem-access 1' command is executed.
16:01:17 INFO  : Context for 'APU' is selected.
16:01:17 INFO  : 'stop' command is executed.
16:01:18 INFO  : 'ps7_init' command is executed.
16:01:18 INFO  : 'ps7_post_config' command is executed.
16:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:18 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:18 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:01:18 INFO  : 'configparams force-mem-access 0' command is executed.
16:01:18 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:01:18 INFO  : Memory regions updated for context APU
16:01:18 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:01:18 INFO  : 'con' command is executed.
16:01:18 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:01:18 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:02:20 INFO  : Disconnected from the channel tcfchan#41.
16:02:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:02:21 INFO  : 'fpga -state' command is executed.
16:02:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:21 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:02:21 INFO  : 'jtag frequency' command is executed.
16:02:21 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:02:21 INFO  : Context for 'APU' is selected.
16:02:21 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:02:21 INFO  : 'configparams force-mem-access 1' command is executed.
16:02:21 INFO  : Context for 'APU' is selected.
16:02:21 INFO  : 'stop' command is executed.
16:02:22 INFO  : 'ps7_init' command is executed.
16:02:22 INFO  : 'ps7_post_config' command is executed.
16:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:22 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:22 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:02:22 INFO  : 'configparams force-mem-access 0' command is executed.
16:02:22 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:02:22 INFO  : Memory regions updated for context APU
16:02:22 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:02:22 INFO  : 'con' command is executed.
16:02:22 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:02:22 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:05:07 INFO  : Disconnected from the channel tcfchan#42.
16:05:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:05:08 INFO  : 'fpga -state' command is executed.
16:05:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:05:08 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:05:08 INFO  : 'jtag frequency' command is executed.
16:05:08 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:05:08 INFO  : Context for 'APU' is selected.
16:05:08 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:05:08 INFO  : 'configparams force-mem-access 1' command is executed.
16:05:08 INFO  : Context for 'APU' is selected.
16:05:08 INFO  : 'stop' command is executed.
16:05:09 INFO  : 'ps7_init' command is executed.
16:05:09 INFO  : 'ps7_post_config' command is executed.
16:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:09 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:05:09 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:10 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:05:10 INFO  : 'configparams force-mem-access 0' command is executed.
16:05:10 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:05:10 INFO  : Memory regions updated for context APU
16:05:10 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:05:10 INFO  : 'con' command is executed.
16:05:10 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:05:10 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:36:46 INFO  : Refreshed build settings on project zyn_bypass
16:36:46 INFO  : Refreshed build settings on project zyn_pcap
16:36:46 INFO  : Refreshed build settings on project zyn_test
16:38:02 INFO  : Disconnected from the channel tcfchan#43.
16:38:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:38:03 INFO  : 'fpga -state' command is executed.
16:38:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:03 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:38:03 INFO  : 'jtag frequency' command is executed.
16:38:03 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:38:04 INFO  : Context for 'APU' is selected.
16:38:04 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:38:04 INFO  : 'configparams force-mem-access 1' command is executed.
16:38:04 INFO  : Context for 'APU' is selected.
16:38:04 INFO  : 'stop' command is executed.
16:38:04 INFO  : 'ps7_init' command is executed.
16:38:04 INFO  : 'ps7_post_config' command is executed.
16:38:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:38:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:04 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:38:04 INFO  : 'configparams force-mem-access 0' command is executed.
16:38:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:38:04 INFO  : Memory regions updated for context APU
16:38:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:38:04 INFO  : 'con' command is executed.
16:38:04 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:38:04 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:45:48 INFO  : Disconnected from the channel tcfchan#44.
16:45:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:45:49 INFO  : 'fpga -state' command is executed.
16:45:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:49 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:45:49 INFO  : 'jtag frequency' command is executed.
16:45:49 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:45:49 INFO  : Context for 'APU' is selected.
16:45:49 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:45:49 INFO  : 'configparams force-mem-access 1' command is executed.
16:45:49 INFO  : Context for 'APU' is selected.
16:45:49 INFO  : 'stop' command is executed.
16:45:50 INFO  : 'ps7_init' command is executed.
16:45:50 INFO  : 'ps7_post_config' command is executed.
16:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:50 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:50 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:45:50 INFO  : 'configparams force-mem-access 0' command is executed.
16:45:50 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:45:50 INFO  : Memory regions updated for context APU
16:45:50 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:45:50 INFO  : 'con' command is executed.
16:45:50 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:45:50 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:46:59 INFO  : Disconnected from the channel tcfchan#45.
16:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:47:00 INFO  : 'fpga -state' command is executed.
16:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:00 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:47:00 INFO  : 'jtag frequency' command is executed.
16:47:00 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:47:00 INFO  : Context for 'APU' is selected.
16:47:00 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:47:00 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:00 INFO  : Context for 'APU' is selected.
16:47:00 INFO  : 'stop' command is executed.
16:47:00 INFO  : 'ps7_init' command is executed.
16:47:00 INFO  : 'ps7_post_config' command is executed.
16:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:00 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:00 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:01 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:01 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:01 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:01 INFO  : Memory regions updated for context APU
16:47:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:01 INFO  : 'con' command is executed.
16:47:01 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:47:01 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:47:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:47:30 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeB.bit"
16:47:42 INFO  : Disconnected from the channel tcfchan#46.
16:47:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:47:43 INFO  : 'fpga -state' command is executed.
16:47:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:47:43 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:47:43 INFO  : 'jtag frequency' command is executed.
16:47:43 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:47:43 INFO  : Context for 'APU' is selected.
16:47:43 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:47:43 INFO  : 'configparams force-mem-access 1' command is executed.
16:47:43 INFO  : Context for 'APU' is selected.
16:47:43 INFO  : 'stop' command is executed.
16:47:43 INFO  : 'ps7_init' command is executed.
16:47:43 INFO  : 'ps7_post_config' command is executed.
16:47:43 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:44 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:44 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:47:44 INFO  : 'configparams force-mem-access 0' command is executed.
16:47:44 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:47:44 INFO  : Memory regions updated for context APU
16:47:44 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:47:44 INFO  : 'con' command is executed.
16:47:44 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:47:44 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:48:25 INFO  : Disconnected from the channel tcfchan#47.
16:48:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:48:26 INFO  : 'fpga -state' command is executed.
16:48:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:26 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:48:26 INFO  : 'jtag frequency' command is executed.
16:48:26 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:48:26 INFO  : Context for 'APU' is selected.
16:48:26 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:48:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:26 INFO  : Context for 'APU' is selected.
16:48:26 INFO  : 'stop' command is executed.
16:48:26 INFO  : 'ps7_init' command is executed.
16:48:26 INFO  : 'ps7_post_config' command is executed.
16:48:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:27 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:27 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:27 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:27 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:27 INFO  : Memory regions updated for context APU
16:48:27 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:27 INFO  : 'con' command is executed.
16:48:27 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:48:27 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:48:54 INFO  : Disconnected from the channel tcfchan#48.
16:48:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:48:55 INFO  : 'fpga -state' command is executed.
16:48:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:48:55 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:48:55 INFO  : 'jtag frequency' command is executed.
16:48:55 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:48:55 INFO  : Context for 'APU' is selected.
16:48:55 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:48:55 INFO  : 'configparams force-mem-access 1' command is executed.
16:48:55 INFO  : Context for 'APU' is selected.
16:48:55 INFO  : 'stop' command is executed.
16:48:56 INFO  : 'ps7_init' command is executed.
16:48:56 INFO  : 'ps7_post_config' command is executed.
16:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:56 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:56 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:48:56 INFO  : 'configparams force-mem-access 0' command is executed.
16:48:56 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:48:56 INFO  : Memory regions updated for context APU
16:48:56 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:48:56 INFO  : 'con' command is executed.
16:48:56 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:48:56 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
16:50:24 INFO  : Disconnected from the channel tcfchan#49.
16:50:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
16:50:25 INFO  : 'fpga -state' command is executed.
16:50:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:50:25 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
16:50:25 INFO  : 'jtag frequency' command is executed.
16:50:25 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
16:50:26 INFO  : Context for 'APU' is selected.
16:50:26 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
16:50:26 INFO  : 'configparams force-mem-access 1' command is executed.
16:50:26 INFO  : Context for 'APU' is selected.
16:50:26 INFO  : 'stop' command is executed.
16:50:26 INFO  : 'ps7_init' command is executed.
16:50:26 INFO  : 'ps7_post_config' command is executed.
16:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:26 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
16:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:26 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
16:50:26 INFO  : 'configparams force-mem-access 0' command is executed.
16:50:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

16:50:26 INFO  : Memory regions updated for context APU
16:50:26 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
16:50:26 INFO  : 'con' command is executed.
16:50:26 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

16:50:26 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
17:05:23 INFO  : Disconnected from the channel tcfchan#50.
17:05:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:05:24 INFO  : 'fpga -state' command is executed.
17:05:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:05:24 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:05:24 INFO  : 'jtag frequency' command is executed.
17:05:24 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
17:05:24 INFO  : Context for 'APU' is selected.
17:05:24 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
17:05:24 INFO  : 'configparams force-mem-access 1' command is executed.
17:05:24 INFO  : Context for 'APU' is selected.
17:05:24 INFO  : 'stop' command is executed.
17:05:25 INFO  : 'ps7_init' command is executed.
17:05:25 INFO  : 'ps7_post_config' command is executed.
17:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:25 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:25 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:05:25 INFO  : 'configparams force-mem-access 0' command is executed.
17:05:25 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:05:25 INFO  : Memory regions updated for context APU
17:05:25 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:05:25 INFO  : 'con' command is executed.
17:05:25 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:05:25 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
17:06:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:06:31 INFO  : FPGA configured successfully with bitstream "/home/alex/GitHub/ZyEthCAP/nicap_extend/bitstreams/modeB.bit"
17:06:38 INFO  : Disconnected from the channel tcfchan#51.
17:06:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A" && level==0} -index 1' command is executed.
17:06:39 INFO  : 'fpga -state' command is executed.
17:06:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:06:40 INFO  : Jtag cable 'Xilinx PYNQ-Z1 003017A40DB1A' is selected.
17:06:40 INFO  : 'jtag frequency' command is executed.
17:06:40 INFO  : Sourcing of '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl' is done.
17:06:40 INFO  : Context for 'APU' is selected.
17:06:40 INFO  : Hardware design information is loaded from '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf'.
17:06:40 INFO  : 'configparams force-mem-access 1' command is executed.
17:06:40 INFO  : Context for 'APU' is selected.
17:06:40 INFO  : 'stop' command is executed.
17:06:40 INFO  : 'ps7_init' command is executed.
17:06:40 INFO  : 'ps7_post_config' command is executed.
17:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:40 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
17:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:40 INFO  : The application '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf' is downloaded to processor 'ps7_cortexa9_0'.
17:06:40 INFO  : 'configparams force-mem-access 0' command is executed.
17:06:40 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
loadhw -hw /home/alex/GitHub/ZyEthCAP/nicap_extend/software/wrapper_hw_platform_1/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
dow /home/alex/GitHub/ZyEthCAP/nicap_extend/software/zyn_test/Debug/zyn_test.elf
configparams force-mem-access 0
----------------End of Script----------------

17:06:40 INFO  : Memory regions updated for context APU
17:06:40 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
17:06:40 INFO  : 'con' command is executed.
17:06:40 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Xilinx PYNQ-Z1 003017A40DB1A"} -index 0
con
----------------End of Script----------------

17:06:40 INFO  : Launch script is exported to file '/home/alex/GitHub/ZyEthCAP/nicap_extend/software/.sdk/launch_scripts/xilinx_c-c++_application_(system_debugger)/system_debugger_using_debug_zyn_test.elf_on_local_(1).tcl'
