
Demo3_1_OS_Interrupt.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000071f8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000174  08007388  08007388  00008388  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080074fc  080074fc  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080074fc  080074fc  000084fc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08007504  08007504  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08007504  08007504  00008504  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08007508  08007508  00008508  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  0800750c  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          00004c0c  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20004c78  20004c78  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001b836  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003f87  00000000  00000000  000248d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001768  00000000  00000000  00028860  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001212  00000000  00000000  00029fc8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  000258cf  00000000  00000000  0002b1da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b647  00000000  00000000  00050aa9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dde40  00000000  00000000  0006c0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  00149f30  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006a90  00000000  00000000  00149f74  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000072  00000000  00000000  00150a04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007370 	.word	0x08007370

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08007370 	.word	0x08007370

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_LED1 */
  Task_LED1Handle = osThreadNew(AppTask_LED1, NULL, &Task_LED1_attributes);
 80005a0:	4a04      	ldr	r2, [pc, #16]	@ (80005b4 <MX_FREERTOS_Init+0x18>)
 80005a2:	2100      	movs	r1, #0
 80005a4:	4804      	ldr	r0, [pc, #16]	@ (80005b8 <MX_FREERTOS_Init+0x1c>)
 80005a6:	f003 f835 	bl	8003614 <osThreadNew>
 80005aa:	4603      	mov	r3, r0
 80005ac:	4a03      	ldr	r2, [pc, #12]	@ (80005bc <MX_FREERTOS_Init+0x20>)
 80005ae:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80005b0:	bf00      	nop
 80005b2:	bd80      	pop	{r7, pc}
 80005b4:	0800748c 	.word	0x0800748c
 80005b8:	080005c1 	.word	0x080005c1
 80005bc:	20000088 	.word	0x20000088

080005c0 <AppTask_LED1>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_AppTask_LED1 */
void AppTask_LED1(void *argument)
{
 80005c0:	b580      	push	{r7, lr}
 80005c2:	b084      	sub	sp, #16
 80005c4:	af00      	add	r7, sp, #0
 80005c6:	6078      	str	r0, [r7, #4]

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 80005c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80005cc:	f383 8811 	msr	BASEPRI, r3
 80005d0:	f3bf 8f6f 	isb	sy
 80005d4:	f3bf 8f4f 	dsb	sy
 80005d8:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 80005da:	bf00      	nop
  /* Infinite loop */
  for(;;)
  {
	  taskDISABLE_INTERRUPTS();
	  //taskENTER_CRITICAL();
	  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_6);		///<PA6=LED1 flashing
 80005dc:	2140      	movs	r1, #64	@ 0x40
 80005de:	4807      	ldr	r0, [pc, #28]	@ (80005fc <AppTask_LED1+0x3c>)
 80005e0:	f000 ff63 	bl	80014aa <HAL_GPIO_TogglePin>
	  vTaskDelay(pdMS_TO_TICKS(2000));					///<The delay is 2000ms, but the task also enters a blocking state, which will inevitably lead to the interruption of PendSV for task scheduling.
 80005e4:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 80005e8:	f004 f846 	bl	8004678 <vTaskDelay>
 80005ec:	2300      	movs	r3, #0
 80005ee:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80005f0:	68fb      	ldr	r3, [r7, #12]
 80005f2:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80005f6:	bf00      	nop
	  taskDISABLE_INTERRUPTS();
 80005f8:	bf00      	nop
 80005fa:	e7e5      	b.n	80005c8 <AppTask_LED1+0x8>
 80005fc:	40020000 	.word	0x40020000

08000600 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b08a      	sub	sp, #40	@ 0x28
 8000604:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000606:	f107 0314 	add.w	r3, r7, #20
 800060a:	2200      	movs	r2, #0
 800060c:	601a      	str	r2, [r3, #0]
 800060e:	605a      	str	r2, [r3, #4]
 8000610:	609a      	str	r2, [r3, #8]
 8000612:	60da      	str	r2, [r3, #12]
 8000614:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000616:	2300      	movs	r3, #0
 8000618:	613b      	str	r3, [r7, #16]
 800061a:	4b26      	ldr	r3, [pc, #152]	@ (80006b4 <MX_GPIO_Init+0xb4>)
 800061c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061e:	4a25      	ldr	r2, [pc, #148]	@ (80006b4 <MX_GPIO_Init+0xb4>)
 8000620:	f043 0304 	orr.w	r3, r3, #4
 8000624:	6313      	str	r3, [r2, #48]	@ 0x30
 8000626:	4b23      	ldr	r3, [pc, #140]	@ (80006b4 <MX_GPIO_Init+0xb4>)
 8000628:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800062a:	f003 0304 	and.w	r3, r3, #4
 800062e:	613b      	str	r3, [r7, #16]
 8000630:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000632:	2300      	movs	r3, #0
 8000634:	60fb      	str	r3, [r7, #12]
 8000636:	4b1f      	ldr	r3, [pc, #124]	@ (80006b4 <MX_GPIO_Init+0xb4>)
 8000638:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063a:	4a1e      	ldr	r2, [pc, #120]	@ (80006b4 <MX_GPIO_Init+0xb4>)
 800063c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000640:	6313      	str	r3, [r2, #48]	@ 0x30
 8000642:	4b1c      	ldr	r3, [pc, #112]	@ (80006b4 <MX_GPIO_Init+0xb4>)
 8000644:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000646:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800064a:	60fb      	str	r3, [r7, #12]
 800064c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800064e:	2300      	movs	r3, #0
 8000650:	60bb      	str	r3, [r7, #8]
 8000652:	4b18      	ldr	r3, [pc, #96]	@ (80006b4 <MX_GPIO_Init+0xb4>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000656:	4a17      	ldr	r2, [pc, #92]	@ (80006b4 <MX_GPIO_Init+0xb4>)
 8000658:	f043 0301 	orr.w	r3, r3, #1
 800065c:	6313      	str	r3, [r2, #48]	@ 0x30
 800065e:	4b15      	ldr	r3, [pc, #84]	@ (80006b4 <MX_GPIO_Init+0xb4>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000662:	f003 0301 	and.w	r3, r3, #1
 8000666:	60bb      	str	r3, [r7, #8]
 8000668:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800066a:	2300      	movs	r3, #0
 800066c:	607b      	str	r3, [r7, #4]
 800066e:	4b11      	ldr	r3, [pc, #68]	@ (80006b4 <MX_GPIO_Init+0xb4>)
 8000670:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000672:	4a10      	ldr	r2, [pc, #64]	@ (80006b4 <MX_GPIO_Init+0xb4>)
 8000674:	f043 0302 	orr.w	r3, r3, #2
 8000678:	6313      	str	r3, [r2, #48]	@ 0x30
 800067a:	4b0e      	ldr	r3, [pc, #56]	@ (80006b4 <MX_GPIO_Init+0xb4>)
 800067c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067e:	f003 0302 	and.w	r3, r3, #2
 8000682:	607b      	str	r3, [r7, #4]
 8000684:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LED1_GPIO_Port, LED1_Pin, GPIO_PIN_SET);
 8000686:	2201      	movs	r2, #1
 8000688:	2140      	movs	r1, #64	@ 0x40
 800068a:	480b      	ldr	r0, [pc, #44]	@ (80006b8 <MX_GPIO_Init+0xb8>)
 800068c:	f000 fef4 	bl	8001478 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED1_Pin */
  GPIO_InitStruct.Pin = LED1_Pin;
 8000690:	2340      	movs	r3, #64	@ 0x40
 8000692:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000694:	2301      	movs	r3, #1
 8000696:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000698:	2300      	movs	r3, #0
 800069a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 800069c:	2302      	movs	r3, #2
 800069e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 80006a0:	f107 0314 	add.w	r3, r7, #20
 80006a4:	4619      	mov	r1, r3
 80006a6:	4804      	ldr	r0, [pc, #16]	@ (80006b8 <MX_GPIO_Init+0xb8>)
 80006a8:	f000 fd4a 	bl	8001140 <HAL_GPIO_Init>

}
 80006ac:	bf00      	nop
 80006ae:	3728      	adds	r7, #40	@ 0x28
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}
 80006b4:	40023800 	.word	0x40023800
 80006b8:	40020000 	.word	0x40020000

080006bc <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80006bc:	b5b0      	push	{r4, r5, r7, lr}
 80006be:	b0aa      	sub	sp, #168	@ 0xa8
 80006c0:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80006c2:	f000 fc19 	bl	8000ef8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80006c6:	f000 f877 	bl	80007b8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80006ca:	f7ff ff99 	bl	8000600 <MX_GPIO_Init>
  MX_RTC_Init();
 80006ce:	f000 f8f7 	bl	80008c0 <MX_RTC_Init>
  MX_USART3_UART_Init();
 80006d2:	f000 fb75 	bl	8000dc0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t startstr[] = "Demo3-1_RTOS_Interrupt: First, RTC priority=1.\r\n\r\n";
 80006d6:	4b32      	ldr	r3, [pc, #200]	@ (80007a0 <main+0xe4>)
 80006d8:	f107 0474 	add.w	r4, r7, #116	@ 0x74
 80006dc:	461d      	mov	r5, r3
 80006de:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006e0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006e2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006e4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006e6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80006e8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80006ea:	682b      	ldr	r3, [r5, #0]
 80006ec:	461a      	mov	r2, r3
 80006ee:	8022      	strh	r2, [r4, #0]
 80006f0:	3402      	adds	r4, #2
 80006f2:	0c1b      	lsrs	r3, r3, #16
 80006f4:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr,sizeof(startstr),0xFFFF);
 80006f6:	f107 0174 	add.w	r1, r7, #116	@ 0x74
 80006fa:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006fe:	2233      	movs	r2, #51	@ 0x33
 8000700:	4828      	ldr	r0, [pc, #160]	@ (80007a4 <main+0xe8>)
 8000702:	f002 fb3d 	bl	8002d80 <HAL_UART_Transmit>

  //Tests for different combinations of ISR and Task.
  uint8_t startstr1[] = "HAL_Delay(1000) in RTC ISR.\r\n";
 8000706:	4b28      	ldr	r3, [pc, #160]	@ (80007a8 <main+0xec>)
 8000708:	f107 0454 	add.w	r4, r7, #84	@ 0x54
 800070c:	461d      	mov	r5, r3
 800070e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000710:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000712:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000716:	c407      	stmia	r4!, {r0, r1, r2}
 8000718:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr1,sizeof(startstr1),0xFFFF);
 800071a:	f107 0154 	add.w	r1, r7, #84	@ 0x54
 800071e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000722:	221e      	movs	r2, #30
 8000724:	481f      	ldr	r0, [pc, #124]	@ (80007a4 <main+0xe8>)
 8000726:	f002 fb2b 	bl	8002d80 <HAL_UART_Transmit>

  uint8_t startstr2[] = "RTC priority=7.\r\n";
 800072a:	4b20      	ldr	r3, [pc, #128]	@ (80007ac <main+0xf0>)
 800072c:	f107 0440 	add.w	r4, r7, #64	@ 0x40
 8000730:	461d      	mov	r5, r3
 8000732:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000734:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000736:	682b      	ldr	r3, [r5, #0]
 8000738:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr2,sizeof(startstr2),0xFFFF);
 800073a:	f107 0140 	add.w	r1, r7, #64	@ 0x40
 800073e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000742:	2212      	movs	r2, #18
 8000744:	4817      	ldr	r0, [pc, #92]	@ (80007a4 <main+0xe8>)
 8000746:	f002 fb1b 	bl	8002d80 <HAL_UART_Transmit>

  uint8_t startstr3[] = "Disable interrupt in task.\r\n";
 800074a:	4b19      	ldr	r3, [pc, #100]	@ (80007b0 <main+0xf4>)
 800074c:	f107 0420 	add.w	r4, r7, #32
 8000750:	461d      	mov	r5, r3
 8000752:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000754:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000756:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800075a:	c407      	stmia	r4!, {r0, r1, r2}
 800075c:	7023      	strb	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr3,sizeof(startstr3),0xFFFF);
 800075e:	f107 0120 	add.w	r1, r7, #32
 8000762:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000766:	221d      	movs	r2, #29
 8000768:	480e      	ldr	r0, [pc, #56]	@ (80007a4 <main+0xe8>)
 800076a:	f002 fb09 	bl	8002d80 <HAL_UART_Transmit>

  uint8_t startstr4[] = "vTaskDelay(2000) in task.\r\n\r\n";
 800076e:	4b11      	ldr	r3, [pc, #68]	@ (80007b4 <main+0xf8>)
 8000770:	463c      	mov	r4, r7
 8000772:	461d      	mov	r5, r3
 8000774:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000776:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000778:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 800077c:	c407      	stmia	r4!, {r0, r1, r2}
 800077e:	8023      	strh	r3, [r4, #0]
  HAL_UART_Transmit(&huart3,startstr4,sizeof(startstr4),0xFFFF);
 8000780:	4639      	mov	r1, r7
 8000782:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000786:	221e      	movs	r2, #30
 8000788:	4806      	ldr	r0, [pc, #24]	@ (80007a4 <main+0xe8>)
 800078a:	f002 faf9 	bl	8002d80 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800078e:	f002 fef7 	bl	8003580 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000792:	f7ff ff03 	bl	800059c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000796:	f002 ff17 	bl	80035c8 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800079a:	bf00      	nop
 800079c:	e7fd      	b.n	800079a <main+0xde>
 800079e:	bf00      	nop
 80007a0:	08007394 	.word	0x08007394
 80007a4:	200000f8 	.word	0x200000f8
 80007a8:	080073c8 	.word	0x080073c8
 80007ac:	080073e8 	.word	0x080073e8
 80007b0:	080073fc 	.word	0x080073fc
 80007b4:	0800741c 	.word	0x0800741c

080007b8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80007b8:	b580      	push	{r7, lr}
 80007ba:	b094      	sub	sp, #80	@ 0x50
 80007bc:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80007be:	f107 0320 	add.w	r3, r7, #32
 80007c2:	2230      	movs	r2, #48	@ 0x30
 80007c4:	2100      	movs	r1, #0
 80007c6:	4618      	mov	r0, r3
 80007c8:	f005 fda7 	bl	800631a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80007cc:	f107 030c 	add.w	r3, r7, #12
 80007d0:	2200      	movs	r2, #0
 80007d2:	601a      	str	r2, [r3, #0]
 80007d4:	605a      	str	r2, [r3, #4]
 80007d6:	609a      	str	r2, [r3, #8]
 80007d8:	60da      	str	r2, [r3, #12]
 80007da:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80007dc:	2300      	movs	r3, #0
 80007de:	60bb      	str	r3, [r7, #8]
 80007e0:	4b29      	ldr	r3, [pc, #164]	@ (8000888 <SystemClock_Config+0xd0>)
 80007e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007e4:	4a28      	ldr	r2, [pc, #160]	@ (8000888 <SystemClock_Config+0xd0>)
 80007e6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80007ea:	6413      	str	r3, [r2, #64]	@ 0x40
 80007ec:	4b26      	ldr	r3, [pc, #152]	@ (8000888 <SystemClock_Config+0xd0>)
 80007ee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80007f0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80007f4:	60bb      	str	r3, [r7, #8]
 80007f6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80007f8:	2300      	movs	r3, #0
 80007fa:	607b      	str	r3, [r7, #4]
 80007fc:	4b23      	ldr	r3, [pc, #140]	@ (800088c <SystemClock_Config+0xd4>)
 80007fe:	681b      	ldr	r3, [r3, #0]
 8000800:	4a22      	ldr	r2, [pc, #136]	@ (800088c <SystemClock_Config+0xd4>)
 8000802:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000806:	6013      	str	r3, [r2, #0]
 8000808:	4b20      	ldr	r3, [pc, #128]	@ (800088c <SystemClock_Config+0xd4>)
 800080a:	681b      	ldr	r3, [r3, #0]
 800080c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000810:	607b      	str	r3, [r7, #4]
 8000812:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 8000814:	2305      	movs	r3, #5
 8000816:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000818:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 800081c:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 800081e:	2301      	movs	r3, #1
 8000820:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000822:	2302      	movs	r3, #2
 8000824:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000826:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800082a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 800082c:	2319      	movs	r3, #25
 800082e:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8000830:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8000834:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000836:	2302      	movs	r3, #2
 8000838:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800083a:	2304      	movs	r3, #4
 800083c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800083e:	f107 0320 	add.w	r3, r7, #32
 8000842:	4618      	mov	r0, r3
 8000844:	f000 fe4c 	bl	80014e0 <HAL_RCC_OscConfig>
 8000848:	4603      	mov	r3, r0
 800084a:	2b00      	cmp	r3, #0
 800084c:	d001      	beq.n	8000852 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 800084e:	f000 f831 	bl	80008b4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000852:	230f      	movs	r3, #15
 8000854:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000856:	2302      	movs	r3, #2
 8000858:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800085a:	2300      	movs	r3, #0
 800085c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 800085e:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8000862:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8000864:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000868:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800086a:	f107 030c 	add.w	r3, r7, #12
 800086e:	2105      	movs	r1, #5
 8000870:	4618      	mov	r0, r3
 8000872:	f001 f8ad 	bl	80019d0 <HAL_RCC_ClockConfig>
 8000876:	4603      	mov	r3, r0
 8000878:	2b00      	cmp	r3, #0
 800087a:	d001      	beq.n	8000880 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 800087c:	f000 f81a 	bl	80008b4 <Error_Handler>
  }
}
 8000880:	bf00      	nop
 8000882:	3750      	adds	r7, #80	@ 0x50
 8000884:	46bd      	mov	sp, r7
 8000886:	bd80      	pop	{r7, pc}
 8000888:	40023800 	.word	0x40023800
 800088c:	40007000 	.word	0x40007000

08000890 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b082      	sub	sp, #8
 8000894:	af00      	add	r7, sp, #0
 8000896:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000898:	687b      	ldr	r3, [r7, #4]
 800089a:	681b      	ldr	r3, [r3, #0]
 800089c:	4a04      	ldr	r2, [pc, #16]	@ (80008b0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 800089e:	4293      	cmp	r3, r2
 80008a0:	d101      	bne.n	80008a6 <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 80008a2:	f000 fb4b 	bl	8000f3c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80008a6:	bf00      	nop
 80008a8:	3708      	adds	r7, #8
 80008aa:	46bd      	mov	sp, r7
 80008ac:	bd80      	pop	{r7, pc}
 80008ae:	bf00      	nop
 80008b0:	40001000 	.word	0x40001000

080008b4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008b4:	b480      	push	{r7}
 80008b6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008b8:	b672      	cpsid	i
}
 80008ba:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008bc:	bf00      	nop
 80008be:	e7fd      	b.n	80008bc <Error_Handler+0x8>

080008c0 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b086      	sub	sp, #24
 80008c4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80008c6:	1d3b      	adds	r3, r7, #4
 80008c8:	2200      	movs	r2, #0
 80008ca:	601a      	str	r2, [r3, #0]
 80008cc:	605a      	str	r2, [r3, #4]
 80008ce:	609a      	str	r2, [r3, #8]
 80008d0:	60da      	str	r2, [r3, #12]
 80008d2:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80008d4:	2300      	movs	r3, #0
 80008d6:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80008d8:	4b29      	ldr	r3, [pc, #164]	@ (8000980 <MX_RTC_Init+0xc0>)
 80008da:	4a2a      	ldr	r2, [pc, #168]	@ (8000984 <MX_RTC_Init+0xc4>)
 80008dc:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80008de:	4b28      	ldr	r3, [pc, #160]	@ (8000980 <MX_RTC_Init+0xc0>)
 80008e0:	2200      	movs	r2, #0
 80008e2:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 80008e4:	4b26      	ldr	r3, [pc, #152]	@ (8000980 <MX_RTC_Init+0xc0>)
 80008e6:	227f      	movs	r2, #127	@ 0x7f
 80008e8:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 80008ea:	4b25      	ldr	r3, [pc, #148]	@ (8000980 <MX_RTC_Init+0xc0>)
 80008ec:	22ff      	movs	r2, #255	@ 0xff
 80008ee:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80008f0:	4b23      	ldr	r3, [pc, #140]	@ (8000980 <MX_RTC_Init+0xc0>)
 80008f2:	2200      	movs	r2, #0
 80008f4:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80008f6:	4b22      	ldr	r3, [pc, #136]	@ (8000980 <MX_RTC_Init+0xc0>)
 80008f8:	2200      	movs	r2, #0
 80008fa:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80008fc:	4b20      	ldr	r3, [pc, #128]	@ (8000980 <MX_RTC_Init+0xc0>)
 80008fe:	2200      	movs	r2, #0
 8000900:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8000902:	481f      	ldr	r0, [pc, #124]	@ (8000980 <MX_RTC_Init+0xc0>)
 8000904:	f001 fb58 	bl	8001fb8 <HAL_RTC_Init>
 8000908:	4603      	mov	r3, r0
 800090a:	2b00      	cmp	r3, #0
 800090c:	d001      	beq.n	8000912 <MX_RTC_Init+0x52>
  {
    Error_Handler();
 800090e:	f7ff ffd1 	bl	80008b4 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 12;
 8000912:	230c      	movs	r3, #12
 8000914:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 45;
 8000916:	232d      	movs	r3, #45	@ 0x2d
 8000918:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 30;
 800091a:	231e      	movs	r3, #30
 800091c:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 800091e:	2300      	movs	r3, #0
 8000920:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8000922:	2300      	movs	r3, #0
 8000924:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8000926:	1d3b      	adds	r3, r7, #4
 8000928:	2200      	movs	r2, #0
 800092a:	4619      	mov	r1, r3
 800092c:	4814      	ldr	r0, [pc, #80]	@ (8000980 <MX_RTC_Init+0xc0>)
 800092e:	f001 fbc6 	bl	80020be <HAL_RTC_SetTime>
 8000932:	4603      	mov	r3, r0
 8000934:	2b00      	cmp	r3, #0
 8000936:	d001      	beq.n	800093c <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 8000938:	f7ff ffbc 	bl	80008b4 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 800093c:	2305      	movs	r3, #5
 800093e:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_APRIL;
 8000940:	2304      	movs	r3, #4
 8000942:	707b      	strb	r3, [r7, #1]
  sDate.Date = 19;
 8000944:	2313      	movs	r3, #19
 8000946:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 25;
 8000948:	2319      	movs	r3, #25
 800094a:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 800094c:	463b      	mov	r3, r7
 800094e:	2200      	movs	r2, #0
 8000950:	4619      	mov	r1, r3
 8000952:	480b      	ldr	r0, [pc, #44]	@ (8000980 <MX_RTC_Init+0xc0>)
 8000954:	f001 fcab 	bl	80022ae <HAL_RTC_SetDate>
 8000958:	4603      	mov	r3, r0
 800095a:	2b00      	cmp	r3, #0
 800095c:	d001      	beq.n	8000962 <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 800095e:	f7ff ffa9 	bl	80008b4 <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 0, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 8000962:	2204      	movs	r2, #4
 8000964:	2100      	movs	r1, #0
 8000966:	4806      	ldr	r0, [pc, #24]	@ (8000980 <MX_RTC_Init+0xc0>)
 8000968:	f001 fe32 	bl	80025d0 <HAL_RTCEx_SetWakeUpTimer_IT>
 800096c:	4603      	mov	r3, r0
 800096e:	2b00      	cmp	r3, #0
 8000970:	d001      	beq.n	8000976 <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 8000972:	f7ff ff9f 	bl	80008b4 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000976:	bf00      	nop
 8000978:	3718      	adds	r7, #24
 800097a:	46bd      	mov	sp, r7
 800097c:	bd80      	pop	{r7, pc}
 800097e:	bf00      	nop
 8000980:	2000008c 	.word	0x2000008c
 8000984:	40002800 	.word	0x40002800

08000988 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000988:	b580      	push	{r7, lr}
 800098a:	b086      	sub	sp, #24
 800098c:	af00      	add	r7, sp, #0
 800098e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000990:	f107 0308 	add.w	r3, r7, #8
 8000994:	2200      	movs	r2, #0
 8000996:	601a      	str	r2, [r3, #0]
 8000998:	605a      	str	r2, [r3, #4]
 800099a:	609a      	str	r2, [r3, #8]
 800099c:	60da      	str	r2, [r3, #12]
  if(rtcHandle->Instance==RTC)
 800099e:	687b      	ldr	r3, [r7, #4]
 80009a0:	681b      	ldr	r3, [r3, #0]
 80009a2:	4a10      	ldr	r2, [pc, #64]	@ (80009e4 <HAL_RTC_MspInit+0x5c>)
 80009a4:	4293      	cmp	r3, r2
 80009a6:	d119      	bne.n	80009dc <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 80009a8:	2302      	movs	r3, #2
 80009aa:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 80009ac:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80009b0:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80009b2:	f107 0308 	add.w	r3, r7, #8
 80009b6:	4618      	mov	r0, r3
 80009b8:	f001 fa1c 	bl	8001df4 <HAL_RCCEx_PeriphCLKConfig>
 80009bc:	4603      	mov	r3, r0
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d001      	beq.n	80009c6 <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 80009c2:	f7ff ff77 	bl	80008b4 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80009c6:	4b08      	ldr	r3, [pc, #32]	@ (80009e8 <HAL_RTC_MspInit+0x60>)
 80009c8:	2201      	movs	r2, #1
 80009ca:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 7, 0);
 80009cc:	2200      	movs	r2, #0
 80009ce:	2107      	movs	r1, #7
 80009d0:	2003      	movs	r0, #3
 80009d2:	f000 fb8b 	bl	80010ec <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 80009d6:	2003      	movs	r0, #3
 80009d8:	f000 fba4 	bl	8001124 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80009dc:	bf00      	nop
 80009de:	3718      	adds	r7, #24
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bd80      	pop	{r7, pc}
 80009e4:	40002800 	.word	0x40002800
 80009e8:	42470e3c 	.word	0x42470e3c

080009ec <HAL_RTCEx_WakeUpTimerEventCallback>:
}

/* USER CODE BEGIN 1 */
///<RTC Interrupt Wake up Callback
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 80009ec:	b580      	push	{r7, lr}
 80009ee:	b094      	sub	sp, #80	@ 0x50
 80009f0:	af02      	add	r7, sp, #8
 80009f2:	6078      	str	r0, [r7, #4]
	RTC_TimeTypeDef sTime;
	RTC_DateTypeDef sDate;
	if (HAL_RTC_GetTime(hrtc, &sTime,  RTC_FORMAT_BIN) == HAL_OK)
 80009f4:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80009f8:	2200      	movs	r2, #0
 80009fa:	4619      	mov	r1, r3
 80009fc:	6878      	ldr	r0, [r7, #4]
 80009fe:	f001 fbf8 	bl	80021f2 <HAL_RTC_GetTime>
 8000a02:	4603      	mov	r3, r0
 8000a04:	2b00      	cmp	r3, #0
 8000a06:	d131      	bne.n	8000a6c <HAL_RTCEx_WakeUpTimerEventCallback+0x80>
	{
		HAL_RTC_GetDate(hrtc, &sDate,  RTC_FORMAT_BIN);
 8000a08:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 8000a0c:	2200      	movs	r2, #0
 8000a0e:	4619      	mov	r1, r3
 8000a10:	6878      	ldr	r0, [r7, #4]
 8000a12:	f001 fcd0 	bl	80023b6 <HAL_RTC_GetDate>

		//Date format:
		char str[40];
		sprintf(str,"RTC Date= %4d-%2d-%2d",2000+sDate.Year,sDate.Month,sDate.Date);
 8000a16:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a1a:	f503 62fa 	add.w	r2, r3, #2000	@ 0x7d0
 8000a1e:	f897 3031 	ldrb.w	r3, [r7, #49]	@ 0x31
 8000a22:	4619      	mov	r1, r3
 8000a24:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8000a28:	f107 0008 	add.w	r0, r7, #8
 8000a2c:	9300      	str	r3, [sp, #0]
 8000a2e:	460b      	mov	r3, r1
 8000a30:	4910      	ldr	r1, [pc, #64]	@ (8000a74 <HAL_RTCEx_WakeUpTimerEventCallback+0x88>)
 8000a32:	f005 fc0d 	bl	8006250 <siprintf>
		printf(" %s.\r\n",str);
 8000a36:	f107 0308 	add.w	r3, r7, #8
 8000a3a:	4619      	mov	r1, r3
 8000a3c:	480e      	ldr	r0, [pc, #56]	@ (8000a78 <HAL_RTCEx_WakeUpTimerEventCallback+0x8c>)
 8000a3e:	f005 fbf5 	bl	800622c <iprintf>

		//Time format: hh:mm:ss
		sprintf(str,"RTC Time = %2d:%2d:%2d",sTime.Hours,sTime.Minutes,sTime.Seconds);
 8000a42:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8000a46:	461a      	mov	r2, r3
 8000a48:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000a52:	f107 0008 	add.w	r0, r7, #8
 8000a56:	9300      	str	r3, [sp, #0]
 8000a58:	460b      	mov	r3, r1
 8000a5a:	4908      	ldr	r1, [pc, #32]	@ (8000a7c <HAL_RTCEx_WakeUpTimerEventCallback+0x90>)
 8000a5c:	f005 fbf8 	bl	8006250 <siprintf>
		printf(" %s.\r\n",str);
 8000a60:	f107 0308 	add.w	r3, r7, #8
 8000a64:	4619      	mov	r1, r3
 8000a66:	4804      	ldr	r0, [pc, #16]	@ (8000a78 <HAL_RTCEx_WakeUpTimerEventCallback+0x8c>)
 8000a68:	f005 fbe0 	bl	800622c <iprintf>
	}
	// When the ISR time is much larger than the Task time (about 5:1), the Task hangs.
	//HAL_Delay(1000);
}
 8000a6c:	bf00      	nop
 8000a6e:	3748      	adds	r7, #72	@ 0x48
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	0800743c 	.word	0x0800743c
 8000a78:	08007454 	.word	0x08007454
 8000a7c:	0800745c 	.word	0x0800745c

08000a80 <__io_putchar>:

int __io_putchar(int ch)
{
 8000a80:	b580      	push	{r7, lr}
 8000a82:	b082      	sub	sp, #8
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
 8000a88:	1d39      	adds	r1, r7, #4
 8000a8a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000a8e:	2201      	movs	r2, #1
 8000a90:	4803      	ldr	r0, [pc, #12]	@ (8000aa0 <__io_putchar+0x20>)
 8000a92:	f002 f975 	bl	8002d80 <HAL_UART_Transmit>
	return ch;
 8000a96:	687b      	ldr	r3, [r7, #4]
}
 8000a98:	4618      	mov	r0, r3
 8000a9a:	3708      	adds	r7, #8
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	200000f8 	.word	0x200000f8

08000aa4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b082      	sub	sp, #8
 8000aa8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aaa:	2300      	movs	r3, #0
 8000aac:	607b      	str	r3, [r7, #4]
 8000aae:	4b12      	ldr	r3, [pc, #72]	@ (8000af8 <HAL_MspInit+0x54>)
 8000ab0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ab2:	4a11      	ldr	r2, [pc, #68]	@ (8000af8 <HAL_MspInit+0x54>)
 8000ab4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000ab8:	6453      	str	r3, [r2, #68]	@ 0x44
 8000aba:	4b0f      	ldr	r3, [pc, #60]	@ (8000af8 <HAL_MspInit+0x54>)
 8000abc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000abe:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000ac2:	607b      	str	r3, [r7, #4]
 8000ac4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	603b      	str	r3, [r7, #0]
 8000aca:	4b0b      	ldr	r3, [pc, #44]	@ (8000af8 <HAL_MspInit+0x54>)
 8000acc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ace:	4a0a      	ldr	r2, [pc, #40]	@ (8000af8 <HAL_MspInit+0x54>)
 8000ad0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ad4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ad6:	4b08      	ldr	r3, [pc, #32]	@ (8000af8 <HAL_MspInit+0x54>)
 8000ad8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ada:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000ade:	603b      	str	r3, [r7, #0]
 8000ae0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ae2:	2200      	movs	r2, #0
 8000ae4:	210f      	movs	r1, #15
 8000ae6:	f06f 0001 	mvn.w	r0, #1
 8000aea:	f000 faff 	bl	80010ec <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000aee:	bf00      	nop
 8000af0:	3708      	adds	r7, #8
 8000af2:	46bd      	mov	sp, r7
 8000af4:	bd80      	pop	{r7, pc}
 8000af6:	bf00      	nop
 8000af8:	40023800 	.word	0x40023800

08000afc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b08e      	sub	sp, #56	@ 0x38
 8000b00:	af00      	add	r7, sp, #0
 8000b02:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000b04:	2300      	movs	r3, #0
 8000b06:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000b08:	2300      	movs	r3, #0
 8000b0a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	60fb      	str	r3, [r7, #12]
 8000b10:	4b33      	ldr	r3, [pc, #204]	@ (8000be0 <HAL_InitTick+0xe4>)
 8000b12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b14:	4a32      	ldr	r2, [pc, #200]	@ (8000be0 <HAL_InitTick+0xe4>)
 8000b16:	f043 0310 	orr.w	r3, r3, #16
 8000b1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b1c:	4b30      	ldr	r3, [pc, #192]	@ (8000be0 <HAL_InitTick+0xe4>)
 8000b1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b20:	f003 0310 	and.w	r3, r3, #16
 8000b24:	60fb      	str	r3, [r7, #12]
 8000b26:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b28:	f107 0210 	add.w	r2, r7, #16
 8000b2c:	f107 0314 	add.w	r3, r7, #20
 8000b30:	4611      	mov	r1, r2
 8000b32:	4618      	mov	r0, r3
 8000b34:	f001 f92c 	bl	8001d90 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b38:	6a3b      	ldr	r3, [r7, #32]
 8000b3a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b3c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b3e:	2b00      	cmp	r3, #0
 8000b40:	d103      	bne.n	8000b4a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b42:	f001 f8fd 	bl	8001d40 <HAL_RCC_GetPCLK1Freq>
 8000b46:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b48:	e004      	b.n	8000b54 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b4a:	f001 f8f9 	bl	8001d40 <HAL_RCC_GetPCLK1Freq>
 8000b4e:	4603      	mov	r3, r0
 8000b50:	005b      	lsls	r3, r3, #1
 8000b52:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b56:	4a23      	ldr	r2, [pc, #140]	@ (8000be4 <HAL_InitTick+0xe8>)
 8000b58:	fba2 2303 	umull	r2, r3, r2, r3
 8000b5c:	0c9b      	lsrs	r3, r3, #18
 8000b5e:	3b01      	subs	r3, #1
 8000b60:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b62:	4b21      	ldr	r3, [pc, #132]	@ (8000be8 <HAL_InitTick+0xec>)
 8000b64:	4a21      	ldr	r2, [pc, #132]	@ (8000bec <HAL_InitTick+0xf0>)
 8000b66:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b68:	4b1f      	ldr	r3, [pc, #124]	@ (8000be8 <HAL_InitTick+0xec>)
 8000b6a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b6e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b70:	4a1d      	ldr	r2, [pc, #116]	@ (8000be8 <HAL_InitTick+0xec>)
 8000b72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b74:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b76:	4b1c      	ldr	r3, [pc, #112]	@ (8000be8 <HAL_InitTick+0xec>)
 8000b78:	2200      	movs	r2, #0
 8000b7a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b7c:	4b1a      	ldr	r3, [pc, #104]	@ (8000be8 <HAL_InitTick+0xec>)
 8000b7e:	2200      	movs	r2, #0
 8000b80:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b82:	4b19      	ldr	r3, [pc, #100]	@ (8000be8 <HAL_InitTick+0xec>)
 8000b84:	2200      	movs	r2, #0
 8000b86:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b88:	4817      	ldr	r0, [pc, #92]	@ (8000be8 <HAL_InitTick+0xec>)
 8000b8a:	f001 fe07 	bl	800279c <HAL_TIM_Base_Init>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b94:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b98:	2b00      	cmp	r3, #0
 8000b9a:	d11b      	bne.n	8000bd4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b9c:	4812      	ldr	r0, [pc, #72]	@ (8000be8 <HAL_InitTick+0xec>)
 8000b9e:	f001 fe57 	bl	8002850 <HAL_TIM_Base_Start_IT>
 8000ba2:	4603      	mov	r3, r0
 8000ba4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000ba8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d111      	bne.n	8000bd4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000bb0:	2036      	movs	r0, #54	@ 0x36
 8000bb2:	f000 fab7 	bl	8001124 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000bb6:	687b      	ldr	r3, [r7, #4]
 8000bb8:	2b0f      	cmp	r3, #15
 8000bba:	d808      	bhi.n	8000bce <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000bbc:	2200      	movs	r2, #0
 8000bbe:	6879      	ldr	r1, [r7, #4]
 8000bc0:	2036      	movs	r0, #54	@ 0x36
 8000bc2:	f000 fa93 	bl	80010ec <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000bc6:	4a0a      	ldr	r2, [pc, #40]	@ (8000bf0 <HAL_InitTick+0xf4>)
 8000bc8:	687b      	ldr	r3, [r7, #4]
 8000bca:	6013      	str	r3, [r2, #0]
 8000bcc:	e002      	b.n	8000bd4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000bce:	2301      	movs	r3, #1
 8000bd0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000bd4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000bd8:	4618      	mov	r0, r3
 8000bda:	3738      	adds	r7, #56	@ 0x38
 8000bdc:	46bd      	mov	sp, r7
 8000bde:	bd80      	pop	{r7, pc}
 8000be0:	40023800 	.word	0x40023800
 8000be4:	431bde83 	.word	0x431bde83
 8000be8:	200000ac 	.word	0x200000ac
 8000bec:	40001000 	.word	0x40001000
 8000bf0:	20000004 	.word	0x20000004

08000bf4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bf8:	bf00      	nop
 8000bfa:	e7fd      	b.n	8000bf8 <NMI_Handler+0x4>

08000bfc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000c00:	bf00      	nop
 8000c02:	e7fd      	b.n	8000c00 <HardFault_Handler+0x4>

08000c04 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000c04:	b480      	push	{r7}
 8000c06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000c08:	bf00      	nop
 8000c0a:	e7fd      	b.n	8000c08 <MemManage_Handler+0x4>

08000c0c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000c0c:	b480      	push	{r7}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000c10:	bf00      	nop
 8000c12:	e7fd      	b.n	8000c10 <BusFault_Handler+0x4>

08000c14 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000c14:	b480      	push	{r7}
 8000c16:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000c18:	bf00      	nop
 8000c1a:	e7fd      	b.n	8000c18 <UsageFault_Handler+0x4>

08000c1c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c20:	bf00      	nop
 8000c22:	46bd      	mov	sp, r7
 8000c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c28:	4770      	bx	lr
	...

08000c2c <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000c30:	4802      	ldr	r0, [pc, #8]	@ (8000c3c <RTC_WKUP_IRQHandler+0x10>)
 8000c32:	f001 fd8f 	bl	8002754 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8000c36:	bf00      	nop
 8000c38:	bd80      	pop	{r7, pc}
 8000c3a:	bf00      	nop
 8000c3c:	2000008c 	.word	0x2000008c

08000c40 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c40:	b580      	push	{r7, lr}
 8000c42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c44:	4802      	ldr	r0, [pc, #8]	@ (8000c50 <TIM6_DAC_IRQHandler+0x10>)
 8000c46:	f001 fe73 	bl	8002930 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c4a:	bf00      	nop
 8000c4c:	bd80      	pop	{r7, pc}
 8000c4e:	bf00      	nop
 8000c50:	200000ac 	.word	0x200000ac

08000c54 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	b086      	sub	sp, #24
 8000c58:	af00      	add	r7, sp, #0
 8000c5a:	60f8      	str	r0, [r7, #12]
 8000c5c:	60b9      	str	r1, [r7, #8]
 8000c5e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c60:	2300      	movs	r3, #0
 8000c62:	617b      	str	r3, [r7, #20]
 8000c64:	e00a      	b.n	8000c7c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c66:	f3af 8000 	nop.w
 8000c6a:	4601      	mov	r1, r0
 8000c6c:	68bb      	ldr	r3, [r7, #8]
 8000c6e:	1c5a      	adds	r2, r3, #1
 8000c70:	60ba      	str	r2, [r7, #8]
 8000c72:	b2ca      	uxtb	r2, r1
 8000c74:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c76:	697b      	ldr	r3, [r7, #20]
 8000c78:	3301      	adds	r3, #1
 8000c7a:	617b      	str	r3, [r7, #20]
 8000c7c:	697a      	ldr	r2, [r7, #20]
 8000c7e:	687b      	ldr	r3, [r7, #4]
 8000c80:	429a      	cmp	r2, r3
 8000c82:	dbf0      	blt.n	8000c66 <_read+0x12>
  }

  return len;
 8000c84:	687b      	ldr	r3, [r7, #4]
}
 8000c86:	4618      	mov	r0, r3
 8000c88:	3718      	adds	r7, #24
 8000c8a:	46bd      	mov	sp, r7
 8000c8c:	bd80      	pop	{r7, pc}

08000c8e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c8e:	b580      	push	{r7, lr}
 8000c90:	b086      	sub	sp, #24
 8000c92:	af00      	add	r7, sp, #0
 8000c94:	60f8      	str	r0, [r7, #12]
 8000c96:	60b9      	str	r1, [r7, #8]
 8000c98:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c9a:	2300      	movs	r3, #0
 8000c9c:	617b      	str	r3, [r7, #20]
 8000c9e:	e009      	b.n	8000cb4 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000ca0:	68bb      	ldr	r3, [r7, #8]
 8000ca2:	1c5a      	adds	r2, r3, #1
 8000ca4:	60ba      	str	r2, [r7, #8]
 8000ca6:	781b      	ldrb	r3, [r3, #0]
 8000ca8:	4618      	mov	r0, r3
 8000caa:	f7ff fee9 	bl	8000a80 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000cae:	697b      	ldr	r3, [r7, #20]
 8000cb0:	3301      	adds	r3, #1
 8000cb2:	617b      	str	r3, [r7, #20]
 8000cb4:	697a      	ldr	r2, [r7, #20]
 8000cb6:	687b      	ldr	r3, [r7, #4]
 8000cb8:	429a      	cmp	r2, r3
 8000cba:	dbf1      	blt.n	8000ca0 <_write+0x12>
  }
  return len;
 8000cbc:	687b      	ldr	r3, [r7, #4]
}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3718      	adds	r7, #24
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <_close>:

int _close(int file)
{
 8000cc6:	b480      	push	{r7}
 8000cc8:	b083      	sub	sp, #12
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cce:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	b083      	sub	sp, #12
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	6078      	str	r0, [r7, #4]
 8000ce6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000ce8:	683b      	ldr	r3, [r7, #0]
 8000cea:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cee:	605a      	str	r2, [r3, #4]
  return 0;
 8000cf0:	2300      	movs	r3, #0
}
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	370c      	adds	r7, #12
 8000cf6:	46bd      	mov	sp, r7
 8000cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfc:	4770      	bx	lr

08000cfe <_isatty>:

int _isatty(int file)
{
 8000cfe:	b480      	push	{r7}
 8000d00:	b083      	sub	sp, #12
 8000d02:	af00      	add	r7, sp, #0
 8000d04:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000d06:	2301      	movs	r3, #1
}
 8000d08:	4618      	mov	r0, r3
 8000d0a:	370c      	adds	r7, #12
 8000d0c:	46bd      	mov	sp, r7
 8000d0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d12:	4770      	bx	lr

08000d14 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000d14:	b480      	push	{r7}
 8000d16:	b085      	sub	sp, #20
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	60f8      	str	r0, [r7, #12]
 8000d1c:	60b9      	str	r1, [r7, #8]
 8000d1e:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d20:	2300      	movs	r3, #0
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	3714      	adds	r7, #20
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr
	...

08000d30 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b086      	sub	sp, #24
 8000d34:	af00      	add	r7, sp, #0
 8000d36:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d38:	4a14      	ldr	r2, [pc, #80]	@ (8000d8c <_sbrk+0x5c>)
 8000d3a:	4b15      	ldr	r3, [pc, #84]	@ (8000d90 <_sbrk+0x60>)
 8000d3c:	1ad3      	subs	r3, r2, r3
 8000d3e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d40:	697b      	ldr	r3, [r7, #20]
 8000d42:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d44:	4b13      	ldr	r3, [pc, #76]	@ (8000d94 <_sbrk+0x64>)
 8000d46:	681b      	ldr	r3, [r3, #0]
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d102      	bne.n	8000d52 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d4c:	4b11      	ldr	r3, [pc, #68]	@ (8000d94 <_sbrk+0x64>)
 8000d4e:	4a12      	ldr	r2, [pc, #72]	@ (8000d98 <_sbrk+0x68>)
 8000d50:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d52:	4b10      	ldr	r3, [pc, #64]	@ (8000d94 <_sbrk+0x64>)
 8000d54:	681a      	ldr	r2, [r3, #0]
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	4413      	add	r3, r2
 8000d5a:	693a      	ldr	r2, [r7, #16]
 8000d5c:	429a      	cmp	r2, r3
 8000d5e:	d207      	bcs.n	8000d70 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d60:	f005 fb88 	bl	8006474 <__errno>
 8000d64:	4603      	mov	r3, r0
 8000d66:	220c      	movs	r2, #12
 8000d68:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d6e:	e009      	b.n	8000d84 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d70:	4b08      	ldr	r3, [pc, #32]	@ (8000d94 <_sbrk+0x64>)
 8000d72:	681b      	ldr	r3, [r3, #0]
 8000d74:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d76:	4b07      	ldr	r3, [pc, #28]	@ (8000d94 <_sbrk+0x64>)
 8000d78:	681a      	ldr	r2, [r3, #0]
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	4413      	add	r3, r2
 8000d7e:	4a05      	ldr	r2, [pc, #20]	@ (8000d94 <_sbrk+0x64>)
 8000d80:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d82:	68fb      	ldr	r3, [r7, #12]
}
 8000d84:	4618      	mov	r0, r3
 8000d86:	3718      	adds	r7, #24
 8000d88:	46bd      	mov	sp, r7
 8000d8a:	bd80      	pop	{r7, pc}
 8000d8c:	20020000 	.word	0x20020000
 8000d90:	00000400 	.word	0x00000400
 8000d94:	200000f4 	.word	0x200000f4
 8000d98:	20004c78 	.word	0x20004c78

08000d9c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d9c:	b480      	push	{r7}
 8000d9e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000da0:	4b06      	ldr	r3, [pc, #24]	@ (8000dbc <SystemInit+0x20>)
 8000da2:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000da6:	4a05      	ldr	r2, [pc, #20]	@ (8000dbc <SystemInit+0x20>)
 8000da8:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000dac:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000db0:	bf00      	nop
 8000db2:	46bd      	mov	sp, r7
 8000db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000db8:	4770      	bx	lr
 8000dba:	bf00      	nop
 8000dbc:	e000ed00 	.word	0xe000ed00

08000dc0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000dc4:	4b11      	ldr	r3, [pc, #68]	@ (8000e0c <MX_USART3_UART_Init+0x4c>)
 8000dc6:	4a12      	ldr	r2, [pc, #72]	@ (8000e10 <MX_USART3_UART_Init+0x50>)
 8000dc8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8000dca:	4b10      	ldr	r3, [pc, #64]	@ (8000e0c <MX_USART3_UART_Init+0x4c>)
 8000dcc:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000dd0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000dd2:	4b0e      	ldr	r3, [pc, #56]	@ (8000e0c <MX_USART3_UART_Init+0x4c>)
 8000dd4:	2200      	movs	r2, #0
 8000dd6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000dd8:	4b0c      	ldr	r3, [pc, #48]	@ (8000e0c <MX_USART3_UART_Init+0x4c>)
 8000dda:	2200      	movs	r2, #0
 8000ddc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000dde:	4b0b      	ldr	r3, [pc, #44]	@ (8000e0c <MX_USART3_UART_Init+0x4c>)
 8000de0:	2200      	movs	r2, #0
 8000de2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000de4:	4b09      	ldr	r3, [pc, #36]	@ (8000e0c <MX_USART3_UART_Init+0x4c>)
 8000de6:	220c      	movs	r2, #12
 8000de8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dea:	4b08      	ldr	r3, [pc, #32]	@ (8000e0c <MX_USART3_UART_Init+0x4c>)
 8000dec:	2200      	movs	r2, #0
 8000dee:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000df0:	4b06      	ldr	r3, [pc, #24]	@ (8000e0c <MX_USART3_UART_Init+0x4c>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000df6:	4805      	ldr	r0, [pc, #20]	@ (8000e0c <MX_USART3_UART_Init+0x4c>)
 8000df8:	f001 ff72 	bl	8002ce0 <HAL_UART_Init>
 8000dfc:	4603      	mov	r3, r0
 8000dfe:	2b00      	cmp	r3, #0
 8000e00:	d001      	beq.n	8000e06 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000e02:	f7ff fd57 	bl	80008b4 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000e06:	bf00      	nop
 8000e08:	bd80      	pop	{r7, pc}
 8000e0a:	bf00      	nop
 8000e0c:	200000f8 	.word	0x200000f8
 8000e10:	40004800 	.word	0x40004800

08000e14 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000e14:	b580      	push	{r7, lr}
 8000e16:	b08a      	sub	sp, #40	@ 0x28
 8000e18:	af00      	add	r7, sp, #0
 8000e1a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e1c:	f107 0314 	add.w	r3, r7, #20
 8000e20:	2200      	movs	r2, #0
 8000e22:	601a      	str	r2, [r3, #0]
 8000e24:	605a      	str	r2, [r3, #4]
 8000e26:	609a      	str	r2, [r3, #8]
 8000e28:	60da      	str	r2, [r3, #12]
 8000e2a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000e2c:	687b      	ldr	r3, [r7, #4]
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	4a19      	ldr	r2, [pc, #100]	@ (8000e98 <HAL_UART_MspInit+0x84>)
 8000e32:	4293      	cmp	r3, r2
 8000e34:	d12c      	bne.n	8000e90 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e36:	2300      	movs	r3, #0
 8000e38:	613b      	str	r3, [r7, #16]
 8000e3a:	4b18      	ldr	r3, [pc, #96]	@ (8000e9c <HAL_UART_MspInit+0x88>)
 8000e3c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e3e:	4a17      	ldr	r2, [pc, #92]	@ (8000e9c <HAL_UART_MspInit+0x88>)
 8000e40:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e44:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e46:	4b15      	ldr	r3, [pc, #84]	@ (8000e9c <HAL_UART_MspInit+0x88>)
 8000e48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e4a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e4e:	613b      	str	r3, [r7, #16]
 8000e50:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e52:	2300      	movs	r3, #0
 8000e54:	60fb      	str	r3, [r7, #12]
 8000e56:	4b11      	ldr	r3, [pc, #68]	@ (8000e9c <HAL_UART_MspInit+0x88>)
 8000e58:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e5a:	4a10      	ldr	r2, [pc, #64]	@ (8000e9c <HAL_UART_MspInit+0x88>)
 8000e5c:	f043 0302 	orr.w	r3, r3, #2
 8000e60:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e62:	4b0e      	ldr	r3, [pc, #56]	@ (8000e9c <HAL_UART_MspInit+0x88>)
 8000e64:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e66:	f003 0302 	and.w	r3, r3, #2
 8000e6a:	60fb      	str	r3, [r7, #12]
 8000e6c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e6e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e72:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e74:	2302      	movs	r3, #2
 8000e76:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e7c:	2303      	movs	r3, #3
 8000e7e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e80:	2307      	movs	r3, #7
 8000e82:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e84:	f107 0314 	add.w	r3, r7, #20
 8000e88:	4619      	mov	r1, r3
 8000e8a:	4805      	ldr	r0, [pc, #20]	@ (8000ea0 <HAL_UART_MspInit+0x8c>)
 8000e8c:	f000 f958 	bl	8001140 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000e90:	bf00      	nop
 8000e92:	3728      	adds	r7, #40	@ 0x28
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}
 8000e98:	40004800 	.word	0x40004800
 8000e9c:	40023800 	.word	0x40023800
 8000ea0:	40020400 	.word	0x40020400

08000ea4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000ea4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000edc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000ea8:	f7ff ff78 	bl	8000d9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000eac:	480c      	ldr	r0, [pc, #48]	@ (8000ee0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000eae:	490d      	ldr	r1, [pc, #52]	@ (8000ee4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000eb0:	4a0d      	ldr	r2, [pc, #52]	@ (8000ee8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000eb2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000eb4:	e002      	b.n	8000ebc <LoopCopyDataInit>

08000eb6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000eb6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000eb8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000eba:	3304      	adds	r3, #4

08000ebc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000ebc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000ebe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ec0:	d3f9      	bcc.n	8000eb6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ec2:	4a0a      	ldr	r2, [pc, #40]	@ (8000eec <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ec4:	4c0a      	ldr	r4, [pc, #40]	@ (8000ef0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ec6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ec8:	e001      	b.n	8000ece <LoopFillZerobss>

08000eca <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eca:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000ecc:	3204      	adds	r2, #4

08000ece <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000ece:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000ed0:	d3fb      	bcc.n	8000eca <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000ed2:	f005 fad5 	bl	8006480 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000ed6:	f7ff fbf1 	bl	80006bc <main>
  bx  lr    
 8000eda:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000edc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ee0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ee4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000ee8:	0800750c 	.word	0x0800750c
  ldr r2, =_sbss
 8000eec:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000ef0:	20004c78 	.word	0x20004c78

08000ef4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ef4:	e7fe      	b.n	8000ef4 <ADC_IRQHandler>
	...

08000ef8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000efc:	4b0e      	ldr	r3, [pc, #56]	@ (8000f38 <HAL_Init+0x40>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	4a0d      	ldr	r2, [pc, #52]	@ (8000f38 <HAL_Init+0x40>)
 8000f02:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000f06:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000f08:	4b0b      	ldr	r3, [pc, #44]	@ (8000f38 <HAL_Init+0x40>)
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a0a      	ldr	r2, [pc, #40]	@ (8000f38 <HAL_Init+0x40>)
 8000f0e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f12:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000f14:	4b08      	ldr	r3, [pc, #32]	@ (8000f38 <HAL_Init+0x40>)
 8000f16:	681b      	ldr	r3, [r3, #0]
 8000f18:	4a07      	ldr	r2, [pc, #28]	@ (8000f38 <HAL_Init+0x40>)
 8000f1a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f1e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f20:	2003      	movs	r0, #3
 8000f22:	f000 f8d8 	bl	80010d6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f26:	2000      	movs	r0, #0
 8000f28:	f7ff fde8 	bl	8000afc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f2c:	f7ff fdba 	bl	8000aa4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f30:	2300      	movs	r3, #0
}
 8000f32:	4618      	mov	r0, r3
 8000f34:	bd80      	pop	{r7, pc}
 8000f36:	bf00      	nop
 8000f38:	40023c00 	.word	0x40023c00

08000f3c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f3c:	b480      	push	{r7}
 8000f3e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f40:	4b06      	ldr	r3, [pc, #24]	@ (8000f5c <HAL_IncTick+0x20>)
 8000f42:	781b      	ldrb	r3, [r3, #0]
 8000f44:	461a      	mov	r2, r3
 8000f46:	4b06      	ldr	r3, [pc, #24]	@ (8000f60 <HAL_IncTick+0x24>)
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	4413      	add	r3, r2
 8000f4c:	4a04      	ldr	r2, [pc, #16]	@ (8000f60 <HAL_IncTick+0x24>)
 8000f4e:	6013      	str	r3, [r2, #0]
}
 8000f50:	bf00      	nop
 8000f52:	46bd      	mov	sp, r7
 8000f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f58:	4770      	bx	lr
 8000f5a:	bf00      	nop
 8000f5c:	20000008 	.word	0x20000008
 8000f60:	20000140 	.word	0x20000140

08000f64 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f64:	b480      	push	{r7}
 8000f66:	af00      	add	r7, sp, #0
  return uwTick;
 8000f68:	4b03      	ldr	r3, [pc, #12]	@ (8000f78 <HAL_GetTick+0x14>)
 8000f6a:	681b      	ldr	r3, [r3, #0]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f74:	4770      	bx	lr
 8000f76:	bf00      	nop
 8000f78:	20000140 	.word	0x20000140

08000f7c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f7c:	b480      	push	{r7}
 8000f7e:	b085      	sub	sp, #20
 8000f80:	af00      	add	r7, sp, #0
 8000f82:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f84:	687b      	ldr	r3, [r7, #4]
 8000f86:	f003 0307 	and.w	r3, r3, #7
 8000f8a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f8c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f8e:	68db      	ldr	r3, [r3, #12]
 8000f90:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f92:	68ba      	ldr	r2, [r7, #8]
 8000f94:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f98:	4013      	ands	r3, r2
 8000f9a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f9c:	68fb      	ldr	r3, [r7, #12]
 8000f9e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fa4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fa8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fac:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fae:	4a04      	ldr	r2, [pc, #16]	@ (8000fc0 <__NVIC_SetPriorityGrouping+0x44>)
 8000fb0:	68bb      	ldr	r3, [r7, #8]
 8000fb2:	60d3      	str	r3, [r2, #12]
}
 8000fb4:	bf00      	nop
 8000fb6:	3714      	adds	r7, #20
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr
 8000fc0:	e000ed00 	.word	0xe000ed00

08000fc4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fc4:	b480      	push	{r7}
 8000fc6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fc8:	4b04      	ldr	r3, [pc, #16]	@ (8000fdc <__NVIC_GetPriorityGrouping+0x18>)
 8000fca:	68db      	ldr	r3, [r3, #12]
 8000fcc:	0a1b      	lsrs	r3, r3, #8
 8000fce:	f003 0307 	and.w	r3, r3, #7
}
 8000fd2:	4618      	mov	r0, r3
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fda:	4770      	bx	lr
 8000fdc:	e000ed00 	.word	0xe000ed00

08000fe0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fe0:	b480      	push	{r7}
 8000fe2:	b083      	sub	sp, #12
 8000fe4:	af00      	add	r7, sp, #0
 8000fe6:	4603      	mov	r3, r0
 8000fe8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	db0b      	blt.n	800100a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000ff2:	79fb      	ldrb	r3, [r7, #7]
 8000ff4:	f003 021f 	and.w	r2, r3, #31
 8000ff8:	4907      	ldr	r1, [pc, #28]	@ (8001018 <__NVIC_EnableIRQ+0x38>)
 8000ffa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ffe:	095b      	lsrs	r3, r3, #5
 8001000:	2001      	movs	r0, #1
 8001002:	fa00 f202 	lsl.w	r2, r0, r2
 8001006:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800100a:	bf00      	nop
 800100c:	370c      	adds	r7, #12
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr
 8001016:	bf00      	nop
 8001018:	e000e100 	.word	0xe000e100

0800101c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800101c:	b480      	push	{r7}
 800101e:	b083      	sub	sp, #12
 8001020:	af00      	add	r7, sp, #0
 8001022:	4603      	mov	r3, r0
 8001024:	6039      	str	r1, [r7, #0]
 8001026:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001028:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102c:	2b00      	cmp	r3, #0
 800102e:	db0a      	blt.n	8001046 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001030:	683b      	ldr	r3, [r7, #0]
 8001032:	b2da      	uxtb	r2, r3
 8001034:	490c      	ldr	r1, [pc, #48]	@ (8001068 <__NVIC_SetPriority+0x4c>)
 8001036:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103a:	0112      	lsls	r2, r2, #4
 800103c:	b2d2      	uxtb	r2, r2
 800103e:	440b      	add	r3, r1
 8001040:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001044:	e00a      	b.n	800105c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001046:	683b      	ldr	r3, [r7, #0]
 8001048:	b2da      	uxtb	r2, r3
 800104a:	4908      	ldr	r1, [pc, #32]	@ (800106c <__NVIC_SetPriority+0x50>)
 800104c:	79fb      	ldrb	r3, [r7, #7]
 800104e:	f003 030f 	and.w	r3, r3, #15
 8001052:	3b04      	subs	r3, #4
 8001054:	0112      	lsls	r2, r2, #4
 8001056:	b2d2      	uxtb	r2, r2
 8001058:	440b      	add	r3, r1
 800105a:	761a      	strb	r2, [r3, #24]
}
 800105c:	bf00      	nop
 800105e:	370c      	adds	r7, #12
 8001060:	46bd      	mov	sp, r7
 8001062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001066:	4770      	bx	lr
 8001068:	e000e100 	.word	0xe000e100
 800106c:	e000ed00 	.word	0xe000ed00

08001070 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001070:	b480      	push	{r7}
 8001072:	b089      	sub	sp, #36	@ 0x24
 8001074:	af00      	add	r7, sp, #0
 8001076:	60f8      	str	r0, [r7, #12]
 8001078:	60b9      	str	r1, [r7, #8]
 800107a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800107c:	68fb      	ldr	r3, [r7, #12]
 800107e:	f003 0307 	and.w	r3, r3, #7
 8001082:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001084:	69fb      	ldr	r3, [r7, #28]
 8001086:	f1c3 0307 	rsb	r3, r3, #7
 800108a:	2b04      	cmp	r3, #4
 800108c:	bf28      	it	cs
 800108e:	2304      	movcs	r3, #4
 8001090:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	3304      	adds	r3, #4
 8001096:	2b06      	cmp	r3, #6
 8001098:	d902      	bls.n	80010a0 <NVIC_EncodePriority+0x30>
 800109a:	69fb      	ldr	r3, [r7, #28]
 800109c:	3b03      	subs	r3, #3
 800109e:	e000      	b.n	80010a2 <NVIC_EncodePriority+0x32>
 80010a0:	2300      	movs	r3, #0
 80010a2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a4:	f04f 32ff 	mov.w	r2, #4294967295
 80010a8:	69bb      	ldr	r3, [r7, #24]
 80010aa:	fa02 f303 	lsl.w	r3, r2, r3
 80010ae:	43da      	mvns	r2, r3
 80010b0:	68bb      	ldr	r3, [r7, #8]
 80010b2:	401a      	ands	r2, r3
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010b8:	f04f 31ff 	mov.w	r1, #4294967295
 80010bc:	697b      	ldr	r3, [r7, #20]
 80010be:	fa01 f303 	lsl.w	r3, r1, r3
 80010c2:	43d9      	mvns	r1, r3
 80010c4:	687b      	ldr	r3, [r7, #4]
 80010c6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010c8:	4313      	orrs	r3, r2
         );
}
 80010ca:	4618      	mov	r0, r3
 80010cc:	3724      	adds	r7, #36	@ 0x24
 80010ce:	46bd      	mov	sp, r7
 80010d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010d4:	4770      	bx	lr

080010d6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010d6:	b580      	push	{r7, lr}
 80010d8:	b082      	sub	sp, #8
 80010da:	af00      	add	r7, sp, #0
 80010dc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010de:	6878      	ldr	r0, [r7, #4]
 80010e0:	f7ff ff4c 	bl	8000f7c <__NVIC_SetPriorityGrouping>
}
 80010e4:	bf00      	nop
 80010e6:	3708      	adds	r7, #8
 80010e8:	46bd      	mov	sp, r7
 80010ea:	bd80      	pop	{r7, pc}

080010ec <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b086      	sub	sp, #24
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	4603      	mov	r3, r0
 80010f4:	60b9      	str	r1, [r7, #8]
 80010f6:	607a      	str	r2, [r7, #4]
 80010f8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010fa:	2300      	movs	r3, #0
 80010fc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010fe:	f7ff ff61 	bl	8000fc4 <__NVIC_GetPriorityGrouping>
 8001102:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001104:	687a      	ldr	r2, [r7, #4]
 8001106:	68b9      	ldr	r1, [r7, #8]
 8001108:	6978      	ldr	r0, [r7, #20]
 800110a:	f7ff ffb1 	bl	8001070 <NVIC_EncodePriority>
 800110e:	4602      	mov	r2, r0
 8001110:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001114:	4611      	mov	r1, r2
 8001116:	4618      	mov	r0, r3
 8001118:	f7ff ff80 	bl	800101c <__NVIC_SetPriority>
}
 800111c:	bf00      	nop
 800111e:	3718      	adds	r7, #24
 8001120:	46bd      	mov	sp, r7
 8001122:	bd80      	pop	{r7, pc}

08001124 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001124:	b580      	push	{r7, lr}
 8001126:	b082      	sub	sp, #8
 8001128:	af00      	add	r7, sp, #0
 800112a:	4603      	mov	r3, r0
 800112c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800112e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001132:	4618      	mov	r0, r3
 8001134:	f7ff ff54 	bl	8000fe0 <__NVIC_EnableIRQ>
}
 8001138:	bf00      	nop
 800113a:	3708      	adds	r7, #8
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}

08001140 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001140:	b480      	push	{r7}
 8001142:	b089      	sub	sp, #36	@ 0x24
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
 8001148:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800114a:	2300      	movs	r3, #0
 800114c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800114e:	2300      	movs	r3, #0
 8001150:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001152:	2300      	movs	r3, #0
 8001154:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001156:	2300      	movs	r3, #0
 8001158:	61fb      	str	r3, [r7, #28]
 800115a:	e16b      	b.n	8001434 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800115c:	2201      	movs	r2, #1
 800115e:	69fb      	ldr	r3, [r7, #28]
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	681b      	ldr	r3, [r3, #0]
 800116a:	697a      	ldr	r2, [r7, #20]
 800116c:	4013      	ands	r3, r2
 800116e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001170:	693a      	ldr	r2, [r7, #16]
 8001172:	697b      	ldr	r3, [r7, #20]
 8001174:	429a      	cmp	r2, r3
 8001176:	f040 815a 	bne.w	800142e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800117a:	683b      	ldr	r3, [r7, #0]
 800117c:	685b      	ldr	r3, [r3, #4]
 800117e:	f003 0303 	and.w	r3, r3, #3
 8001182:	2b01      	cmp	r3, #1
 8001184:	d005      	beq.n	8001192 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001186:	683b      	ldr	r3, [r7, #0]
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800118e:	2b02      	cmp	r3, #2
 8001190:	d130      	bne.n	80011f4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	689b      	ldr	r3, [r3, #8]
 8001196:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001198:	69fb      	ldr	r3, [r7, #28]
 800119a:	005b      	lsls	r3, r3, #1
 800119c:	2203      	movs	r2, #3
 800119e:	fa02 f303 	lsl.w	r3, r2, r3
 80011a2:	43db      	mvns	r3, r3
 80011a4:	69ba      	ldr	r2, [r7, #24]
 80011a6:	4013      	ands	r3, r2
 80011a8:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	68da      	ldr	r2, [r3, #12]
 80011ae:	69fb      	ldr	r3, [r7, #28]
 80011b0:	005b      	lsls	r3, r3, #1
 80011b2:	fa02 f303 	lsl.w	r3, r2, r3
 80011b6:	69ba      	ldr	r2, [r7, #24]
 80011b8:	4313      	orrs	r3, r2
 80011ba:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	69ba      	ldr	r2, [r7, #24]
 80011c0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	685b      	ldr	r3, [r3, #4]
 80011c6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011c8:	2201      	movs	r2, #1
 80011ca:	69fb      	ldr	r3, [r7, #28]
 80011cc:	fa02 f303 	lsl.w	r3, r2, r3
 80011d0:	43db      	mvns	r3, r3
 80011d2:	69ba      	ldr	r2, [r7, #24]
 80011d4:	4013      	ands	r3, r2
 80011d6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011d8:	683b      	ldr	r3, [r7, #0]
 80011da:	685b      	ldr	r3, [r3, #4]
 80011dc:	091b      	lsrs	r3, r3, #4
 80011de:	f003 0201 	and.w	r2, r3, #1
 80011e2:	69fb      	ldr	r3, [r7, #28]
 80011e4:	fa02 f303 	lsl.w	r3, r2, r3
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	4313      	orrs	r3, r2
 80011ec:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011ee:	687b      	ldr	r3, [r7, #4]
 80011f0:	69ba      	ldr	r2, [r7, #24]
 80011f2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011f4:	683b      	ldr	r3, [r7, #0]
 80011f6:	685b      	ldr	r3, [r3, #4]
 80011f8:	f003 0303 	and.w	r3, r3, #3
 80011fc:	2b03      	cmp	r3, #3
 80011fe:	d017      	beq.n	8001230 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001200:	687b      	ldr	r3, [r7, #4]
 8001202:	68db      	ldr	r3, [r3, #12]
 8001204:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001206:	69fb      	ldr	r3, [r7, #28]
 8001208:	005b      	lsls	r3, r3, #1
 800120a:	2203      	movs	r2, #3
 800120c:	fa02 f303 	lsl.w	r3, r2, r3
 8001210:	43db      	mvns	r3, r3
 8001212:	69ba      	ldr	r2, [r7, #24]
 8001214:	4013      	ands	r3, r2
 8001216:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001218:	683b      	ldr	r3, [r7, #0]
 800121a:	689a      	ldr	r2, [r3, #8]
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	005b      	lsls	r3, r3, #1
 8001220:	fa02 f303 	lsl.w	r3, r2, r3
 8001224:	69ba      	ldr	r2, [r7, #24]
 8001226:	4313      	orrs	r3, r2
 8001228:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	69ba      	ldr	r2, [r7, #24]
 800122e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001230:	683b      	ldr	r3, [r7, #0]
 8001232:	685b      	ldr	r3, [r3, #4]
 8001234:	f003 0303 	and.w	r3, r3, #3
 8001238:	2b02      	cmp	r3, #2
 800123a:	d123      	bne.n	8001284 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800123c:	69fb      	ldr	r3, [r7, #28]
 800123e:	08da      	lsrs	r2, r3, #3
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	3208      	adds	r2, #8
 8001244:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001248:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800124a:	69fb      	ldr	r3, [r7, #28]
 800124c:	f003 0307 	and.w	r3, r3, #7
 8001250:	009b      	lsls	r3, r3, #2
 8001252:	220f      	movs	r2, #15
 8001254:	fa02 f303 	lsl.w	r3, r2, r3
 8001258:	43db      	mvns	r3, r3
 800125a:	69ba      	ldr	r2, [r7, #24]
 800125c:	4013      	ands	r3, r2
 800125e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001260:	683b      	ldr	r3, [r7, #0]
 8001262:	691a      	ldr	r2, [r3, #16]
 8001264:	69fb      	ldr	r3, [r7, #28]
 8001266:	f003 0307 	and.w	r3, r3, #7
 800126a:	009b      	lsls	r3, r3, #2
 800126c:	fa02 f303 	lsl.w	r3, r2, r3
 8001270:	69ba      	ldr	r2, [r7, #24]
 8001272:	4313      	orrs	r3, r2
 8001274:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001276:	69fb      	ldr	r3, [r7, #28]
 8001278:	08da      	lsrs	r2, r3, #3
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	3208      	adds	r2, #8
 800127e:	69b9      	ldr	r1, [r7, #24]
 8001280:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001284:	687b      	ldr	r3, [r7, #4]
 8001286:	681b      	ldr	r3, [r3, #0]
 8001288:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	2203      	movs	r2, #3
 8001290:	fa02 f303 	lsl.w	r3, r2, r3
 8001294:	43db      	mvns	r3, r3
 8001296:	69ba      	ldr	r2, [r7, #24]
 8001298:	4013      	ands	r3, r2
 800129a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800129c:	683b      	ldr	r3, [r7, #0]
 800129e:	685b      	ldr	r3, [r3, #4]
 80012a0:	f003 0203 	and.w	r2, r3, #3
 80012a4:	69fb      	ldr	r3, [r7, #28]
 80012a6:	005b      	lsls	r3, r3, #1
 80012a8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ac:	69ba      	ldr	r2, [r7, #24]
 80012ae:	4313      	orrs	r3, r2
 80012b0:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80012b2:	687b      	ldr	r3, [r7, #4]
 80012b4:	69ba      	ldr	r2, [r7, #24]
 80012b6:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	685b      	ldr	r3, [r3, #4]
 80012bc:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012c0:	2b00      	cmp	r3, #0
 80012c2:	f000 80b4 	beq.w	800142e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012c6:	2300      	movs	r3, #0
 80012c8:	60fb      	str	r3, [r7, #12]
 80012ca:	4b60      	ldr	r3, [pc, #384]	@ (800144c <HAL_GPIO_Init+0x30c>)
 80012cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ce:	4a5f      	ldr	r2, [pc, #380]	@ (800144c <HAL_GPIO_Init+0x30c>)
 80012d0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80012d6:	4b5d      	ldr	r3, [pc, #372]	@ (800144c <HAL_GPIO_Init+0x30c>)
 80012d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012da:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012de:	60fb      	str	r3, [r7, #12]
 80012e0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012e2:	4a5b      	ldr	r2, [pc, #364]	@ (8001450 <HAL_GPIO_Init+0x310>)
 80012e4:	69fb      	ldr	r3, [r7, #28]
 80012e6:	089b      	lsrs	r3, r3, #2
 80012e8:	3302      	adds	r3, #2
 80012ea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012f0:	69fb      	ldr	r3, [r7, #28]
 80012f2:	f003 0303 	and.w	r3, r3, #3
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	220f      	movs	r2, #15
 80012fa:	fa02 f303 	lsl.w	r3, r2, r3
 80012fe:	43db      	mvns	r3, r3
 8001300:	69ba      	ldr	r2, [r7, #24]
 8001302:	4013      	ands	r3, r2
 8001304:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a52      	ldr	r2, [pc, #328]	@ (8001454 <HAL_GPIO_Init+0x314>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d02b      	beq.n	8001366 <HAL_GPIO_Init+0x226>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a51      	ldr	r2, [pc, #324]	@ (8001458 <HAL_GPIO_Init+0x318>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d025      	beq.n	8001362 <HAL_GPIO_Init+0x222>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a50      	ldr	r2, [pc, #320]	@ (800145c <HAL_GPIO_Init+0x31c>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d01f      	beq.n	800135e <HAL_GPIO_Init+0x21e>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a4f      	ldr	r2, [pc, #316]	@ (8001460 <HAL_GPIO_Init+0x320>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d019      	beq.n	800135a <HAL_GPIO_Init+0x21a>
 8001326:	687b      	ldr	r3, [r7, #4]
 8001328:	4a4e      	ldr	r2, [pc, #312]	@ (8001464 <HAL_GPIO_Init+0x324>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d013      	beq.n	8001356 <HAL_GPIO_Init+0x216>
 800132e:	687b      	ldr	r3, [r7, #4]
 8001330:	4a4d      	ldr	r2, [pc, #308]	@ (8001468 <HAL_GPIO_Init+0x328>)
 8001332:	4293      	cmp	r3, r2
 8001334:	d00d      	beq.n	8001352 <HAL_GPIO_Init+0x212>
 8001336:	687b      	ldr	r3, [r7, #4]
 8001338:	4a4c      	ldr	r2, [pc, #304]	@ (800146c <HAL_GPIO_Init+0x32c>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d007      	beq.n	800134e <HAL_GPIO_Init+0x20e>
 800133e:	687b      	ldr	r3, [r7, #4]
 8001340:	4a4b      	ldr	r2, [pc, #300]	@ (8001470 <HAL_GPIO_Init+0x330>)
 8001342:	4293      	cmp	r3, r2
 8001344:	d101      	bne.n	800134a <HAL_GPIO_Init+0x20a>
 8001346:	2307      	movs	r3, #7
 8001348:	e00e      	b.n	8001368 <HAL_GPIO_Init+0x228>
 800134a:	2308      	movs	r3, #8
 800134c:	e00c      	b.n	8001368 <HAL_GPIO_Init+0x228>
 800134e:	2306      	movs	r3, #6
 8001350:	e00a      	b.n	8001368 <HAL_GPIO_Init+0x228>
 8001352:	2305      	movs	r3, #5
 8001354:	e008      	b.n	8001368 <HAL_GPIO_Init+0x228>
 8001356:	2304      	movs	r3, #4
 8001358:	e006      	b.n	8001368 <HAL_GPIO_Init+0x228>
 800135a:	2303      	movs	r3, #3
 800135c:	e004      	b.n	8001368 <HAL_GPIO_Init+0x228>
 800135e:	2302      	movs	r3, #2
 8001360:	e002      	b.n	8001368 <HAL_GPIO_Init+0x228>
 8001362:	2301      	movs	r3, #1
 8001364:	e000      	b.n	8001368 <HAL_GPIO_Init+0x228>
 8001366:	2300      	movs	r3, #0
 8001368:	69fa      	ldr	r2, [r7, #28]
 800136a:	f002 0203 	and.w	r2, r2, #3
 800136e:	0092      	lsls	r2, r2, #2
 8001370:	4093      	lsls	r3, r2
 8001372:	69ba      	ldr	r2, [r7, #24]
 8001374:	4313      	orrs	r3, r2
 8001376:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001378:	4935      	ldr	r1, [pc, #212]	@ (8001450 <HAL_GPIO_Init+0x310>)
 800137a:	69fb      	ldr	r3, [r7, #28]
 800137c:	089b      	lsrs	r3, r3, #2
 800137e:	3302      	adds	r3, #2
 8001380:	69ba      	ldr	r2, [r7, #24]
 8001382:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001386:	4b3b      	ldr	r3, [pc, #236]	@ (8001474 <HAL_GPIO_Init+0x334>)
 8001388:	689b      	ldr	r3, [r3, #8]
 800138a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800138c:	693b      	ldr	r3, [r7, #16]
 800138e:	43db      	mvns	r3, r3
 8001390:	69ba      	ldr	r2, [r7, #24]
 8001392:	4013      	ands	r3, r2
 8001394:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001396:	683b      	ldr	r3, [r7, #0]
 8001398:	685b      	ldr	r3, [r3, #4]
 800139a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d003      	beq.n	80013aa <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 80013a2:	69ba      	ldr	r2, [r7, #24]
 80013a4:	693b      	ldr	r3, [r7, #16]
 80013a6:	4313      	orrs	r3, r2
 80013a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80013aa:	4a32      	ldr	r2, [pc, #200]	@ (8001474 <HAL_GPIO_Init+0x334>)
 80013ac:	69bb      	ldr	r3, [r7, #24]
 80013ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80013b0:	4b30      	ldr	r3, [pc, #192]	@ (8001474 <HAL_GPIO_Init+0x334>)
 80013b2:	68db      	ldr	r3, [r3, #12]
 80013b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013b6:	693b      	ldr	r3, [r7, #16]
 80013b8:	43db      	mvns	r3, r3
 80013ba:	69ba      	ldr	r2, [r7, #24]
 80013bc:	4013      	ands	r3, r2
 80013be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013c0:	683b      	ldr	r3, [r7, #0]
 80013c2:	685b      	ldr	r3, [r3, #4]
 80013c4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d003      	beq.n	80013d4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013cc:	69ba      	ldr	r2, [r7, #24]
 80013ce:	693b      	ldr	r3, [r7, #16]
 80013d0:	4313      	orrs	r3, r2
 80013d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013d4:	4a27      	ldr	r2, [pc, #156]	@ (8001474 <HAL_GPIO_Init+0x334>)
 80013d6:	69bb      	ldr	r3, [r7, #24]
 80013d8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013da:	4b26      	ldr	r3, [pc, #152]	@ (8001474 <HAL_GPIO_Init+0x334>)
 80013dc:	685b      	ldr	r3, [r3, #4]
 80013de:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013e0:	693b      	ldr	r3, [r7, #16]
 80013e2:	43db      	mvns	r3, r3
 80013e4:	69ba      	ldr	r2, [r7, #24]
 80013e6:	4013      	ands	r3, r2
 80013e8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013ea:	683b      	ldr	r3, [r7, #0]
 80013ec:	685b      	ldr	r3, [r3, #4]
 80013ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013f2:	2b00      	cmp	r3, #0
 80013f4:	d003      	beq.n	80013fe <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80013f6:	69ba      	ldr	r2, [r7, #24]
 80013f8:	693b      	ldr	r3, [r7, #16]
 80013fa:	4313      	orrs	r3, r2
 80013fc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013fe:	4a1d      	ldr	r2, [pc, #116]	@ (8001474 <HAL_GPIO_Init+0x334>)
 8001400:	69bb      	ldr	r3, [r7, #24]
 8001402:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001404:	4b1b      	ldr	r3, [pc, #108]	@ (8001474 <HAL_GPIO_Init+0x334>)
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800140a:	693b      	ldr	r3, [r7, #16]
 800140c:	43db      	mvns	r3, r3
 800140e:	69ba      	ldr	r2, [r7, #24]
 8001410:	4013      	ands	r3, r2
 8001412:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001414:	683b      	ldr	r3, [r7, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800141c:	2b00      	cmp	r3, #0
 800141e:	d003      	beq.n	8001428 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001420:	69ba      	ldr	r2, [r7, #24]
 8001422:	693b      	ldr	r3, [r7, #16]
 8001424:	4313      	orrs	r3, r2
 8001426:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001428:	4a12      	ldr	r2, [pc, #72]	@ (8001474 <HAL_GPIO_Init+0x334>)
 800142a:	69bb      	ldr	r3, [r7, #24]
 800142c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800142e:	69fb      	ldr	r3, [r7, #28]
 8001430:	3301      	adds	r3, #1
 8001432:	61fb      	str	r3, [r7, #28]
 8001434:	69fb      	ldr	r3, [r7, #28]
 8001436:	2b0f      	cmp	r3, #15
 8001438:	f67f ae90 	bls.w	800115c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800143c:	bf00      	nop
 800143e:	bf00      	nop
 8001440:	3724      	adds	r7, #36	@ 0x24
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
 800144a:	bf00      	nop
 800144c:	40023800 	.word	0x40023800
 8001450:	40013800 	.word	0x40013800
 8001454:	40020000 	.word	0x40020000
 8001458:	40020400 	.word	0x40020400
 800145c:	40020800 	.word	0x40020800
 8001460:	40020c00 	.word	0x40020c00
 8001464:	40021000 	.word	0x40021000
 8001468:	40021400 	.word	0x40021400
 800146c:	40021800 	.word	0x40021800
 8001470:	40021c00 	.word	0x40021c00
 8001474:	40013c00 	.word	0x40013c00

08001478 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001478:	b480      	push	{r7}
 800147a:	b083      	sub	sp, #12
 800147c:	af00      	add	r7, sp, #0
 800147e:	6078      	str	r0, [r7, #4]
 8001480:	460b      	mov	r3, r1
 8001482:	807b      	strh	r3, [r7, #2]
 8001484:	4613      	mov	r3, r2
 8001486:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001488:	787b      	ldrb	r3, [r7, #1]
 800148a:	2b00      	cmp	r3, #0
 800148c:	d003      	beq.n	8001496 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800148e:	887a      	ldrh	r2, [r7, #2]
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001494:	e003      	b.n	800149e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001496:	887b      	ldrh	r3, [r7, #2]
 8001498:	041a      	lsls	r2, r3, #16
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	619a      	str	r2, [r3, #24]
}
 800149e:	bf00      	nop
 80014a0:	370c      	adds	r7, #12
 80014a2:	46bd      	mov	sp, r7
 80014a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a8:	4770      	bx	lr

080014aa <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80014aa:	b480      	push	{r7}
 80014ac:	b085      	sub	sp, #20
 80014ae:	af00      	add	r7, sp, #0
 80014b0:	6078      	str	r0, [r7, #4]
 80014b2:	460b      	mov	r3, r1
 80014b4:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	695b      	ldr	r3, [r3, #20]
 80014ba:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80014bc:	887a      	ldrh	r2, [r7, #2]
 80014be:	68fb      	ldr	r3, [r7, #12]
 80014c0:	4013      	ands	r3, r2
 80014c2:	041a      	lsls	r2, r3, #16
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	43d9      	mvns	r1, r3
 80014c8:	887b      	ldrh	r3, [r7, #2]
 80014ca:	400b      	ands	r3, r1
 80014cc:	431a      	orrs	r2, r3
 80014ce:	687b      	ldr	r3, [r7, #4]
 80014d0:	619a      	str	r2, [r3, #24]
}
 80014d2:	bf00      	nop
 80014d4:	3714      	adds	r7, #20
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
	...

080014e0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80014e0:	b580      	push	{r7, lr}
 80014e2:	b086      	sub	sp, #24
 80014e4:	af00      	add	r7, sp, #0
 80014e6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2b00      	cmp	r3, #0
 80014ec:	d101      	bne.n	80014f2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80014ee:	2301      	movs	r3, #1
 80014f0:	e267      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	681b      	ldr	r3, [r3, #0]
 80014f6:	f003 0301 	and.w	r3, r3, #1
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d075      	beq.n	80015ea <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80014fe:	4b88      	ldr	r3, [pc, #544]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001500:	689b      	ldr	r3, [r3, #8]
 8001502:	f003 030c 	and.w	r3, r3, #12
 8001506:	2b04      	cmp	r3, #4
 8001508:	d00c      	beq.n	8001524 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800150a:	4b85      	ldr	r3, [pc, #532]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800150c:	689b      	ldr	r3, [r3, #8]
 800150e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8001512:	2b08      	cmp	r3, #8
 8001514:	d112      	bne.n	800153c <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001516:	4b82      	ldr	r3, [pc, #520]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001518:	685b      	ldr	r3, [r3, #4]
 800151a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800151e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001522:	d10b      	bne.n	800153c <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001524:	4b7e      	ldr	r3, [pc, #504]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001526:	681b      	ldr	r3, [r3, #0]
 8001528:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800152c:	2b00      	cmp	r3, #0
 800152e:	d05b      	beq.n	80015e8 <HAL_RCC_OscConfig+0x108>
 8001530:	687b      	ldr	r3, [r7, #4]
 8001532:	685b      	ldr	r3, [r3, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d157      	bne.n	80015e8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e242      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	685b      	ldr	r3, [r3, #4]
 8001540:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001544:	d106      	bne.n	8001554 <HAL_RCC_OscConfig+0x74>
 8001546:	4b76      	ldr	r3, [pc, #472]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	4a75      	ldr	r2, [pc, #468]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800154c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001550:	6013      	str	r3, [r2, #0]
 8001552:	e01d      	b.n	8001590 <HAL_RCC_OscConfig+0xb0>
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	685b      	ldr	r3, [r3, #4]
 8001558:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800155c:	d10c      	bne.n	8001578 <HAL_RCC_OscConfig+0x98>
 800155e:	4b70      	ldr	r3, [pc, #448]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001560:	681b      	ldr	r3, [r3, #0]
 8001562:	4a6f      	ldr	r2, [pc, #444]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001564:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001568:	6013      	str	r3, [r2, #0]
 800156a:	4b6d      	ldr	r3, [pc, #436]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800156c:	681b      	ldr	r3, [r3, #0]
 800156e:	4a6c      	ldr	r2, [pc, #432]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001570:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001574:	6013      	str	r3, [r2, #0]
 8001576:	e00b      	b.n	8001590 <HAL_RCC_OscConfig+0xb0>
 8001578:	4b69      	ldr	r3, [pc, #420]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800157a:	681b      	ldr	r3, [r3, #0]
 800157c:	4a68      	ldr	r2, [pc, #416]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800157e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001582:	6013      	str	r3, [r2, #0]
 8001584:	4b66      	ldr	r3, [pc, #408]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001586:	681b      	ldr	r3, [r3, #0]
 8001588:	4a65      	ldr	r2, [pc, #404]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800158a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800158e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	685b      	ldr	r3, [r3, #4]
 8001594:	2b00      	cmp	r3, #0
 8001596:	d013      	beq.n	80015c0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001598:	f7ff fce4 	bl	8000f64 <HAL_GetTick>
 800159c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800159e:	e008      	b.n	80015b2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015a0:	f7ff fce0 	bl	8000f64 <HAL_GetTick>
 80015a4:	4602      	mov	r2, r0
 80015a6:	693b      	ldr	r3, [r7, #16]
 80015a8:	1ad3      	subs	r3, r2, r3
 80015aa:	2b64      	cmp	r3, #100	@ 0x64
 80015ac:	d901      	bls.n	80015b2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80015ae:	2303      	movs	r3, #3
 80015b0:	e207      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80015b2:	4b5b      	ldr	r3, [pc, #364]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d0f0      	beq.n	80015a0 <HAL_RCC_OscConfig+0xc0>
 80015be:	e014      	b.n	80015ea <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015c0:	f7ff fcd0 	bl	8000f64 <HAL_GetTick>
 80015c4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015c6:	e008      	b.n	80015da <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80015c8:	f7ff fccc 	bl	8000f64 <HAL_GetTick>
 80015cc:	4602      	mov	r2, r0
 80015ce:	693b      	ldr	r3, [r7, #16]
 80015d0:	1ad3      	subs	r3, r2, r3
 80015d2:	2b64      	cmp	r3, #100	@ 0x64
 80015d4:	d901      	bls.n	80015da <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80015d6:	2303      	movs	r3, #3
 80015d8:	e1f3      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80015da:	4b51      	ldr	r3, [pc, #324]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d1f0      	bne.n	80015c8 <HAL_RCC_OscConfig+0xe8>
 80015e6:	e000      	b.n	80015ea <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80015e8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80015ea:	687b      	ldr	r3, [r7, #4]
 80015ec:	681b      	ldr	r3, [r3, #0]
 80015ee:	f003 0302 	and.w	r3, r3, #2
 80015f2:	2b00      	cmp	r3, #0
 80015f4:	d063      	beq.n	80016be <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80015f6:	4b4a      	ldr	r3, [pc, #296]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 80015f8:	689b      	ldr	r3, [r3, #8]
 80015fa:	f003 030c 	and.w	r3, r3, #12
 80015fe:	2b00      	cmp	r3, #0
 8001600:	d00b      	beq.n	800161a <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001602:	4b47      	ldr	r3, [pc, #284]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001604:	689b      	ldr	r3, [r3, #8]
 8001606:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800160a:	2b08      	cmp	r3, #8
 800160c:	d11c      	bne.n	8001648 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800160e:	4b44      	ldr	r3, [pc, #272]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001610:	685b      	ldr	r3, [r3, #4]
 8001612:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001616:	2b00      	cmp	r3, #0
 8001618:	d116      	bne.n	8001648 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800161a:	4b41      	ldr	r3, [pc, #260]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800161c:	681b      	ldr	r3, [r3, #0]
 800161e:	f003 0302 	and.w	r3, r3, #2
 8001622:	2b00      	cmp	r3, #0
 8001624:	d005      	beq.n	8001632 <HAL_RCC_OscConfig+0x152>
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	68db      	ldr	r3, [r3, #12]
 800162a:	2b01      	cmp	r3, #1
 800162c:	d001      	beq.n	8001632 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800162e:	2301      	movs	r3, #1
 8001630:	e1c7      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001632:	4b3b      	ldr	r3, [pc, #236]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001634:	681b      	ldr	r3, [r3, #0]
 8001636:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800163a:	687b      	ldr	r3, [r7, #4]
 800163c:	691b      	ldr	r3, [r3, #16]
 800163e:	00db      	lsls	r3, r3, #3
 8001640:	4937      	ldr	r1, [pc, #220]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001642:	4313      	orrs	r3, r2
 8001644:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001646:	e03a      	b.n	80016be <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8001648:	687b      	ldr	r3, [r7, #4]
 800164a:	68db      	ldr	r3, [r3, #12]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d020      	beq.n	8001692 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001650:	4b34      	ldr	r3, [pc, #208]	@ (8001724 <HAL_RCC_OscConfig+0x244>)
 8001652:	2201      	movs	r2, #1
 8001654:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001656:	f7ff fc85 	bl	8000f64 <HAL_GetTick>
 800165a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800165c:	e008      	b.n	8001670 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800165e:	f7ff fc81 	bl	8000f64 <HAL_GetTick>
 8001662:	4602      	mov	r2, r0
 8001664:	693b      	ldr	r3, [r7, #16]
 8001666:	1ad3      	subs	r3, r2, r3
 8001668:	2b02      	cmp	r3, #2
 800166a:	d901      	bls.n	8001670 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 800166c:	2303      	movs	r3, #3
 800166e:	e1a8      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001670:	4b2b      	ldr	r3, [pc, #172]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 8001672:	681b      	ldr	r3, [r3, #0]
 8001674:	f003 0302 	and.w	r3, r3, #2
 8001678:	2b00      	cmp	r3, #0
 800167a:	d0f0      	beq.n	800165e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800167c:	4b28      	ldr	r3, [pc, #160]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	691b      	ldr	r3, [r3, #16]
 8001688:	00db      	lsls	r3, r3, #3
 800168a:	4925      	ldr	r1, [pc, #148]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 800168c:	4313      	orrs	r3, r2
 800168e:	600b      	str	r3, [r1, #0]
 8001690:	e015      	b.n	80016be <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001692:	4b24      	ldr	r3, [pc, #144]	@ (8001724 <HAL_RCC_OscConfig+0x244>)
 8001694:	2200      	movs	r2, #0
 8001696:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001698:	f7ff fc64 	bl	8000f64 <HAL_GetTick>
 800169c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800169e:	e008      	b.n	80016b2 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80016a0:	f7ff fc60 	bl	8000f64 <HAL_GetTick>
 80016a4:	4602      	mov	r2, r0
 80016a6:	693b      	ldr	r3, [r7, #16]
 80016a8:	1ad3      	subs	r3, r2, r3
 80016aa:	2b02      	cmp	r3, #2
 80016ac:	d901      	bls.n	80016b2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80016ae:	2303      	movs	r3, #3
 80016b0:	e187      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80016b2:	4b1b      	ldr	r3, [pc, #108]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 80016b4:	681b      	ldr	r3, [r3, #0]
 80016b6:	f003 0302 	and.w	r3, r3, #2
 80016ba:	2b00      	cmp	r3, #0
 80016bc:	d1f0      	bne.n	80016a0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	f003 0308 	and.w	r3, r3, #8
 80016c6:	2b00      	cmp	r3, #0
 80016c8:	d036      	beq.n	8001738 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80016ca:	687b      	ldr	r3, [r7, #4]
 80016cc:	695b      	ldr	r3, [r3, #20]
 80016ce:	2b00      	cmp	r3, #0
 80016d0:	d016      	beq.n	8001700 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80016d2:	4b15      	ldr	r3, [pc, #84]	@ (8001728 <HAL_RCC_OscConfig+0x248>)
 80016d4:	2201      	movs	r2, #1
 80016d6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016d8:	f7ff fc44 	bl	8000f64 <HAL_GetTick>
 80016dc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016de:	e008      	b.n	80016f2 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016e0:	f7ff fc40 	bl	8000f64 <HAL_GetTick>
 80016e4:	4602      	mov	r2, r0
 80016e6:	693b      	ldr	r3, [r7, #16]
 80016e8:	1ad3      	subs	r3, r2, r3
 80016ea:	2b02      	cmp	r3, #2
 80016ec:	d901      	bls.n	80016f2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80016ee:	2303      	movs	r3, #3
 80016f0:	e167      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80016f2:	4b0b      	ldr	r3, [pc, #44]	@ (8001720 <HAL_RCC_OscConfig+0x240>)
 80016f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016f6:	f003 0302 	and.w	r3, r3, #2
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d0f0      	beq.n	80016e0 <HAL_RCC_OscConfig+0x200>
 80016fe:	e01b      	b.n	8001738 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001700:	4b09      	ldr	r3, [pc, #36]	@ (8001728 <HAL_RCC_OscConfig+0x248>)
 8001702:	2200      	movs	r2, #0
 8001704:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001706:	f7ff fc2d 	bl	8000f64 <HAL_GetTick>
 800170a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800170c:	e00e      	b.n	800172c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800170e:	f7ff fc29 	bl	8000f64 <HAL_GetTick>
 8001712:	4602      	mov	r2, r0
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	1ad3      	subs	r3, r2, r3
 8001718:	2b02      	cmp	r3, #2
 800171a:	d907      	bls.n	800172c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800171c:	2303      	movs	r3, #3
 800171e:	e150      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
 8001720:	40023800 	.word	0x40023800
 8001724:	42470000 	.word	0x42470000
 8001728:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800172c:	4b88      	ldr	r3, [pc, #544]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800172e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8001730:	f003 0302 	and.w	r3, r3, #2
 8001734:	2b00      	cmp	r3, #0
 8001736:	d1ea      	bne.n	800170e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001738:	687b      	ldr	r3, [r7, #4]
 800173a:	681b      	ldr	r3, [r3, #0]
 800173c:	f003 0304 	and.w	r3, r3, #4
 8001740:	2b00      	cmp	r3, #0
 8001742:	f000 8097 	beq.w	8001874 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001746:	2300      	movs	r3, #0
 8001748:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800174a:	4b81      	ldr	r3, [pc, #516]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800174c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800174e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001752:	2b00      	cmp	r3, #0
 8001754:	d10f      	bne.n	8001776 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001756:	2300      	movs	r3, #0
 8001758:	60bb      	str	r3, [r7, #8]
 800175a:	4b7d      	ldr	r3, [pc, #500]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800175c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800175e:	4a7c      	ldr	r2, [pc, #496]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 8001760:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001764:	6413      	str	r3, [r2, #64]	@ 0x40
 8001766:	4b7a      	ldr	r3, [pc, #488]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 8001768:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800176a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800176e:	60bb      	str	r3, [r7, #8]
 8001770:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001772:	2301      	movs	r3, #1
 8001774:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001776:	4b77      	ldr	r3, [pc, #476]	@ (8001954 <HAL_RCC_OscConfig+0x474>)
 8001778:	681b      	ldr	r3, [r3, #0]
 800177a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800177e:	2b00      	cmp	r3, #0
 8001780:	d118      	bne.n	80017b4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001782:	4b74      	ldr	r3, [pc, #464]	@ (8001954 <HAL_RCC_OscConfig+0x474>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	4a73      	ldr	r2, [pc, #460]	@ (8001954 <HAL_RCC_OscConfig+0x474>)
 8001788:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800178c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800178e:	f7ff fbe9 	bl	8000f64 <HAL_GetTick>
 8001792:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001794:	e008      	b.n	80017a8 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001796:	f7ff fbe5 	bl	8000f64 <HAL_GetTick>
 800179a:	4602      	mov	r2, r0
 800179c:	693b      	ldr	r3, [r7, #16]
 800179e:	1ad3      	subs	r3, r2, r3
 80017a0:	2b02      	cmp	r3, #2
 80017a2:	d901      	bls.n	80017a8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80017a4:	2303      	movs	r3, #3
 80017a6:	e10c      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80017a8:	4b6a      	ldr	r3, [pc, #424]	@ (8001954 <HAL_RCC_OscConfig+0x474>)
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d0f0      	beq.n	8001796 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	689b      	ldr	r3, [r3, #8]
 80017b8:	2b01      	cmp	r3, #1
 80017ba:	d106      	bne.n	80017ca <HAL_RCC_OscConfig+0x2ea>
 80017bc:	4b64      	ldr	r3, [pc, #400]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017be:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017c0:	4a63      	ldr	r2, [pc, #396]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017c2:	f043 0301 	orr.w	r3, r3, #1
 80017c6:	6713      	str	r3, [r2, #112]	@ 0x70
 80017c8:	e01c      	b.n	8001804 <HAL_RCC_OscConfig+0x324>
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	689b      	ldr	r3, [r3, #8]
 80017ce:	2b05      	cmp	r3, #5
 80017d0:	d10c      	bne.n	80017ec <HAL_RCC_OscConfig+0x30c>
 80017d2:	4b5f      	ldr	r3, [pc, #380]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017d6:	4a5e      	ldr	r2, [pc, #376]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017d8:	f043 0304 	orr.w	r3, r3, #4
 80017dc:	6713      	str	r3, [r2, #112]	@ 0x70
 80017de:	4b5c      	ldr	r3, [pc, #368]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017e0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017e2:	4a5b      	ldr	r2, [pc, #364]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017e4:	f043 0301 	orr.w	r3, r3, #1
 80017e8:	6713      	str	r3, [r2, #112]	@ 0x70
 80017ea:	e00b      	b.n	8001804 <HAL_RCC_OscConfig+0x324>
 80017ec:	4b58      	ldr	r3, [pc, #352]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017ee:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017f0:	4a57      	ldr	r2, [pc, #348]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017f2:	f023 0301 	bic.w	r3, r3, #1
 80017f6:	6713      	str	r3, [r2, #112]	@ 0x70
 80017f8:	4b55      	ldr	r3, [pc, #340]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017fa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017fc:	4a54      	ldr	r2, [pc, #336]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80017fe:	f023 0304 	bic.w	r3, r3, #4
 8001802:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001804:	687b      	ldr	r3, [r7, #4]
 8001806:	689b      	ldr	r3, [r3, #8]
 8001808:	2b00      	cmp	r3, #0
 800180a:	d015      	beq.n	8001838 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800180c:	f7ff fbaa 	bl	8000f64 <HAL_GetTick>
 8001810:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001812:	e00a      	b.n	800182a <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001814:	f7ff fba6 	bl	8000f64 <HAL_GetTick>
 8001818:	4602      	mov	r2, r0
 800181a:	693b      	ldr	r3, [r7, #16]
 800181c:	1ad3      	subs	r3, r2, r3
 800181e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001822:	4293      	cmp	r3, r2
 8001824:	d901      	bls.n	800182a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8001826:	2303      	movs	r3, #3
 8001828:	e0cb      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800182a:	4b49      	ldr	r3, [pc, #292]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800182c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800182e:	f003 0302 	and.w	r3, r3, #2
 8001832:	2b00      	cmp	r3, #0
 8001834:	d0ee      	beq.n	8001814 <HAL_RCC_OscConfig+0x334>
 8001836:	e014      	b.n	8001862 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001838:	f7ff fb94 	bl	8000f64 <HAL_GetTick>
 800183c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800183e:	e00a      	b.n	8001856 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001840:	f7ff fb90 	bl	8000f64 <HAL_GetTick>
 8001844:	4602      	mov	r2, r0
 8001846:	693b      	ldr	r3, [r7, #16]
 8001848:	1ad3      	subs	r3, r2, r3
 800184a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800184e:	4293      	cmp	r3, r2
 8001850:	d901      	bls.n	8001856 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8001852:	2303      	movs	r3, #3
 8001854:	e0b5      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001856:	4b3e      	ldr	r3, [pc, #248]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 8001858:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800185a:	f003 0302 	and.w	r3, r3, #2
 800185e:	2b00      	cmp	r3, #0
 8001860:	d1ee      	bne.n	8001840 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001862:	7dfb      	ldrb	r3, [r7, #23]
 8001864:	2b01      	cmp	r3, #1
 8001866:	d105      	bne.n	8001874 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001868:	4b39      	ldr	r3, [pc, #228]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800186a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800186c:	4a38      	ldr	r2, [pc, #224]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800186e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001872:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	699b      	ldr	r3, [r3, #24]
 8001878:	2b00      	cmp	r3, #0
 800187a:	f000 80a1 	beq.w	80019c0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800187e:	4b34      	ldr	r3, [pc, #208]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f003 030c 	and.w	r3, r3, #12
 8001886:	2b08      	cmp	r3, #8
 8001888:	d05c      	beq.n	8001944 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800188a:	687b      	ldr	r3, [r7, #4]
 800188c:	699b      	ldr	r3, [r3, #24]
 800188e:	2b02      	cmp	r3, #2
 8001890:	d141      	bne.n	8001916 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001892:	4b31      	ldr	r3, [pc, #196]	@ (8001958 <HAL_RCC_OscConfig+0x478>)
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001898:	f7ff fb64 	bl	8000f64 <HAL_GetTick>
 800189c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800189e:	e008      	b.n	80018b2 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018a0:	f7ff fb60 	bl	8000f64 <HAL_GetTick>
 80018a4:	4602      	mov	r2, r0
 80018a6:	693b      	ldr	r3, [r7, #16]
 80018a8:	1ad3      	subs	r3, r2, r3
 80018aa:	2b02      	cmp	r3, #2
 80018ac:	d901      	bls.n	80018b2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80018ae:	2303      	movs	r3, #3
 80018b0:	e087      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018b2:	4b27      	ldr	r3, [pc, #156]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d1f0      	bne.n	80018a0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	69da      	ldr	r2, [r3, #28]
 80018c2:	687b      	ldr	r3, [r7, #4]
 80018c4:	6a1b      	ldr	r3, [r3, #32]
 80018c6:	431a      	orrs	r2, r3
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80018cc:	019b      	lsls	r3, r3, #6
 80018ce:	431a      	orrs	r2, r3
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80018d4:	085b      	lsrs	r3, r3, #1
 80018d6:	3b01      	subs	r3, #1
 80018d8:	041b      	lsls	r3, r3, #16
 80018da:	431a      	orrs	r2, r3
 80018dc:	687b      	ldr	r3, [r7, #4]
 80018de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80018e0:	061b      	lsls	r3, r3, #24
 80018e2:	491b      	ldr	r1, [pc, #108]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 80018e4:	4313      	orrs	r3, r2
 80018e6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018e8:	4b1b      	ldr	r3, [pc, #108]	@ (8001958 <HAL_RCC_OscConfig+0x478>)
 80018ea:	2201      	movs	r2, #1
 80018ec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ee:	f7ff fb39 	bl	8000f64 <HAL_GetTick>
 80018f2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018f4:	e008      	b.n	8001908 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018f6:	f7ff fb35 	bl	8000f64 <HAL_GetTick>
 80018fa:	4602      	mov	r2, r0
 80018fc:	693b      	ldr	r3, [r7, #16]
 80018fe:	1ad3      	subs	r3, r2, r3
 8001900:	2b02      	cmp	r3, #2
 8001902:	d901      	bls.n	8001908 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8001904:	2303      	movs	r3, #3
 8001906:	e05c      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001908:	4b11      	ldr	r3, [pc, #68]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001910:	2b00      	cmp	r3, #0
 8001912:	d0f0      	beq.n	80018f6 <HAL_RCC_OscConfig+0x416>
 8001914:	e054      	b.n	80019c0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001916:	4b10      	ldr	r3, [pc, #64]	@ (8001958 <HAL_RCC_OscConfig+0x478>)
 8001918:	2200      	movs	r2, #0
 800191a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800191c:	f7ff fb22 	bl	8000f64 <HAL_GetTick>
 8001920:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001922:	e008      	b.n	8001936 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001924:	f7ff fb1e 	bl	8000f64 <HAL_GetTick>
 8001928:	4602      	mov	r2, r0
 800192a:	693b      	ldr	r3, [r7, #16]
 800192c:	1ad3      	subs	r3, r2, r3
 800192e:	2b02      	cmp	r3, #2
 8001930:	d901      	bls.n	8001936 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8001932:	2303      	movs	r3, #3
 8001934:	e045      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001936:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <HAL_RCC_OscConfig+0x470>)
 8001938:	681b      	ldr	r3, [r3, #0]
 800193a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800193e:	2b00      	cmp	r3, #0
 8001940:	d1f0      	bne.n	8001924 <HAL_RCC_OscConfig+0x444>
 8001942:	e03d      	b.n	80019c0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	699b      	ldr	r3, [r3, #24]
 8001948:	2b01      	cmp	r3, #1
 800194a:	d107      	bne.n	800195c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e038      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
 8001950:	40023800 	.word	0x40023800
 8001954:	40007000 	.word	0x40007000
 8001958:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800195c:	4b1b      	ldr	r3, [pc, #108]	@ (80019cc <HAL_RCC_OscConfig+0x4ec>)
 800195e:	685b      	ldr	r3, [r3, #4]
 8001960:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	699b      	ldr	r3, [r3, #24]
 8001966:	2b01      	cmp	r3, #1
 8001968:	d028      	beq.n	80019bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800196a:	68fb      	ldr	r3, [r7, #12]
 800196c:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001970:	687b      	ldr	r3, [r7, #4]
 8001972:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8001974:	429a      	cmp	r2, r3
 8001976:	d121      	bne.n	80019bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001978:	68fb      	ldr	r3, [r7, #12]
 800197a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800197e:	687b      	ldr	r3, [r7, #4]
 8001980:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001982:	429a      	cmp	r2, r3
 8001984:	d11a      	bne.n	80019bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001986:	68fa      	ldr	r2, [r7, #12]
 8001988:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800198c:	4013      	ands	r3, r2
 800198e:	687a      	ldr	r2, [r7, #4]
 8001990:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001992:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001994:	4293      	cmp	r3, r2
 8001996:	d111      	bne.n	80019bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001998:	68fb      	ldr	r3, [r7, #12]
 800199a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80019a2:	085b      	lsrs	r3, r3, #1
 80019a4:	3b01      	subs	r3, #1
 80019a6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80019a8:	429a      	cmp	r2, r3
 80019aa:	d107      	bne.n	80019bc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80019ac:	68fb      	ldr	r3, [r7, #12]
 80019ae:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80019b6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80019b8:	429a      	cmp	r2, r3
 80019ba:	d001      	beq.n	80019c0 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80019bc:	2301      	movs	r3, #1
 80019be:	e000      	b.n	80019c2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80019c0:	2300      	movs	r3, #0
}
 80019c2:	4618      	mov	r0, r3
 80019c4:	3718      	adds	r7, #24
 80019c6:	46bd      	mov	sp, r7
 80019c8:	bd80      	pop	{r7, pc}
 80019ca:	bf00      	nop
 80019cc:	40023800 	.word	0x40023800

080019d0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80019da:	687b      	ldr	r3, [r7, #4]
 80019dc:	2b00      	cmp	r3, #0
 80019de:	d101      	bne.n	80019e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80019e0:	2301      	movs	r3, #1
 80019e2:	e0cc      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80019e4:	4b68      	ldr	r3, [pc, #416]	@ (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 80019e6:	681b      	ldr	r3, [r3, #0]
 80019e8:	f003 0307 	and.w	r3, r3, #7
 80019ec:	683a      	ldr	r2, [r7, #0]
 80019ee:	429a      	cmp	r2, r3
 80019f0:	d90c      	bls.n	8001a0c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019f2:	4b65      	ldr	r3, [pc, #404]	@ (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 80019f4:	683a      	ldr	r2, [r7, #0]
 80019f6:	b2d2      	uxtb	r2, r2
 80019f8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019fa:	4b63      	ldr	r3, [pc, #396]	@ (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0307 	and.w	r3, r3, #7
 8001a02:	683a      	ldr	r2, [r7, #0]
 8001a04:	429a      	cmp	r2, r3
 8001a06:	d001      	beq.n	8001a0c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001a08:	2301      	movs	r3, #1
 8001a0a:	e0b8      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001a0c:	687b      	ldr	r3, [r7, #4]
 8001a0e:	681b      	ldr	r3, [r3, #0]
 8001a10:	f003 0302 	and.w	r3, r3, #2
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d020      	beq.n	8001a5a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a18:	687b      	ldr	r3, [r7, #4]
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f003 0304 	and.w	r3, r3, #4
 8001a20:	2b00      	cmp	r3, #0
 8001a22:	d005      	beq.n	8001a30 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001a24:	4b59      	ldr	r3, [pc, #356]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a26:	689b      	ldr	r3, [r3, #8]
 8001a28:	4a58      	ldr	r2, [pc, #352]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a2a:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8001a2e:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	681b      	ldr	r3, [r3, #0]
 8001a34:	f003 0308 	and.w	r3, r3, #8
 8001a38:	2b00      	cmp	r3, #0
 8001a3a:	d005      	beq.n	8001a48 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001a3c:	4b53      	ldr	r3, [pc, #332]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a3e:	689b      	ldr	r3, [r3, #8]
 8001a40:	4a52      	ldr	r2, [pc, #328]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a42:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8001a46:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001a48:	4b50      	ldr	r3, [pc, #320]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a4a:	689b      	ldr	r3, [r3, #8]
 8001a4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	689b      	ldr	r3, [r3, #8]
 8001a54:	494d      	ldr	r1, [pc, #308]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a56:	4313      	orrs	r3, r2
 8001a58:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a5a:	687b      	ldr	r3, [r7, #4]
 8001a5c:	681b      	ldr	r3, [r3, #0]
 8001a5e:	f003 0301 	and.w	r3, r3, #1
 8001a62:	2b00      	cmp	r3, #0
 8001a64:	d044      	beq.n	8001af0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a66:	687b      	ldr	r3, [r7, #4]
 8001a68:	685b      	ldr	r3, [r3, #4]
 8001a6a:	2b01      	cmp	r3, #1
 8001a6c:	d107      	bne.n	8001a7e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a6e:	4b47      	ldr	r3, [pc, #284]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a70:	681b      	ldr	r3, [r3, #0]
 8001a72:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a76:	2b00      	cmp	r3, #0
 8001a78:	d119      	bne.n	8001aae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a7a:	2301      	movs	r3, #1
 8001a7c:	e07f      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a7e:	687b      	ldr	r3, [r7, #4]
 8001a80:	685b      	ldr	r3, [r3, #4]
 8001a82:	2b02      	cmp	r3, #2
 8001a84:	d003      	beq.n	8001a8e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a86:	687b      	ldr	r3, [r7, #4]
 8001a88:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a8a:	2b03      	cmp	r3, #3
 8001a8c:	d107      	bne.n	8001a9e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a8e:	4b3f      	ldr	r3, [pc, #252]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001a90:	681b      	ldr	r3, [r3, #0]
 8001a92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a96:	2b00      	cmp	r3, #0
 8001a98:	d109      	bne.n	8001aae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a9a:	2301      	movs	r3, #1
 8001a9c:	e06f      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a9e:	4b3b      	ldr	r3, [pc, #236]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f003 0302 	and.w	r3, r3, #2
 8001aa6:	2b00      	cmp	r3, #0
 8001aa8:	d101      	bne.n	8001aae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001aaa:	2301      	movs	r3, #1
 8001aac:	e067      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001aae:	4b37      	ldr	r3, [pc, #220]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001ab0:	689b      	ldr	r3, [r3, #8]
 8001ab2:	f023 0203 	bic.w	r2, r3, #3
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	685b      	ldr	r3, [r3, #4]
 8001aba:	4934      	ldr	r1, [pc, #208]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001abc:	4313      	orrs	r3, r2
 8001abe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001ac0:	f7ff fa50 	bl	8000f64 <HAL_GetTick>
 8001ac4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ac6:	e00a      	b.n	8001ade <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ac8:	f7ff fa4c 	bl	8000f64 <HAL_GetTick>
 8001acc:	4602      	mov	r2, r0
 8001ace:	68fb      	ldr	r3, [r7, #12]
 8001ad0:	1ad3      	subs	r3, r2, r3
 8001ad2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ad6:	4293      	cmp	r3, r2
 8001ad8:	d901      	bls.n	8001ade <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001ada:	2303      	movs	r3, #3
 8001adc:	e04f      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001ade:	4b2b      	ldr	r3, [pc, #172]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001ae0:	689b      	ldr	r3, [r3, #8]
 8001ae2:	f003 020c 	and.w	r2, r3, #12
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	685b      	ldr	r3, [r3, #4]
 8001aea:	009b      	lsls	r3, r3, #2
 8001aec:	429a      	cmp	r2, r3
 8001aee:	d1eb      	bne.n	8001ac8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001af0:	4b25      	ldr	r3, [pc, #148]	@ (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 8001af2:	681b      	ldr	r3, [r3, #0]
 8001af4:	f003 0307 	and.w	r3, r3, #7
 8001af8:	683a      	ldr	r2, [r7, #0]
 8001afa:	429a      	cmp	r2, r3
 8001afc:	d20c      	bcs.n	8001b18 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001afe:	4b22      	ldr	r3, [pc, #136]	@ (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 8001b00:	683a      	ldr	r2, [r7, #0]
 8001b02:	b2d2      	uxtb	r2, r2
 8001b04:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b06:	4b20      	ldr	r3, [pc, #128]	@ (8001b88 <HAL_RCC_ClockConfig+0x1b8>)
 8001b08:	681b      	ldr	r3, [r3, #0]
 8001b0a:	f003 0307 	and.w	r3, r3, #7
 8001b0e:	683a      	ldr	r2, [r7, #0]
 8001b10:	429a      	cmp	r2, r3
 8001b12:	d001      	beq.n	8001b18 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001b14:	2301      	movs	r3, #1
 8001b16:	e032      	b.n	8001b7e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681b      	ldr	r3, [r3, #0]
 8001b1c:	f003 0304 	and.w	r3, r3, #4
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d008      	beq.n	8001b36 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b24:	4b19      	ldr	r3, [pc, #100]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b26:	689b      	ldr	r3, [r3, #8]
 8001b28:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001b2c:	687b      	ldr	r3, [r7, #4]
 8001b2e:	68db      	ldr	r3, [r3, #12]
 8001b30:	4916      	ldr	r1, [pc, #88]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b32:	4313      	orrs	r3, r2
 8001b34:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b36:	687b      	ldr	r3, [r7, #4]
 8001b38:	681b      	ldr	r3, [r3, #0]
 8001b3a:	f003 0308 	and.w	r3, r3, #8
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d009      	beq.n	8001b56 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b42:	4b12      	ldr	r3, [pc, #72]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b44:	689b      	ldr	r3, [r3, #8]
 8001b46:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001b4a:	687b      	ldr	r3, [r7, #4]
 8001b4c:	691b      	ldr	r3, [r3, #16]
 8001b4e:	00db      	lsls	r3, r3, #3
 8001b50:	490e      	ldr	r1, [pc, #56]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b52:	4313      	orrs	r3, r2
 8001b54:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001b56:	f000 f821 	bl	8001b9c <HAL_RCC_GetSysClockFreq>
 8001b5a:	4602      	mov	r2, r0
 8001b5c:	4b0b      	ldr	r3, [pc, #44]	@ (8001b8c <HAL_RCC_ClockConfig+0x1bc>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	091b      	lsrs	r3, r3, #4
 8001b62:	f003 030f 	and.w	r3, r3, #15
 8001b66:	490a      	ldr	r1, [pc, #40]	@ (8001b90 <HAL_RCC_ClockConfig+0x1c0>)
 8001b68:	5ccb      	ldrb	r3, [r1, r3]
 8001b6a:	fa22 f303 	lsr.w	r3, r2, r3
 8001b6e:	4a09      	ldr	r2, [pc, #36]	@ (8001b94 <HAL_RCC_ClockConfig+0x1c4>)
 8001b70:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001b72:	4b09      	ldr	r3, [pc, #36]	@ (8001b98 <HAL_RCC_ClockConfig+0x1c8>)
 8001b74:	681b      	ldr	r3, [r3, #0]
 8001b76:	4618      	mov	r0, r3
 8001b78:	f7fe ffc0 	bl	8000afc <HAL_InitTick>

  return HAL_OK;
 8001b7c:	2300      	movs	r3, #0
}
 8001b7e:	4618      	mov	r0, r3
 8001b80:	3710      	adds	r7, #16
 8001b82:	46bd      	mov	sp, r7
 8001b84:	bd80      	pop	{r7, pc}
 8001b86:	bf00      	nop
 8001b88:	40023c00 	.word	0x40023c00
 8001b8c:	40023800 	.word	0x40023800
 8001b90:	080074b0 	.word	0x080074b0
 8001b94:	20000000 	.word	0x20000000
 8001b98:	20000004 	.word	0x20000004

08001b9c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b9c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001ba0:	b090      	sub	sp, #64	@ 0x40
 8001ba2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001ba4:	2300      	movs	r3, #0
 8001ba6:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001ba8:	2300      	movs	r3, #0
 8001baa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001bac:	2300      	movs	r3, #0
 8001bae:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001bb0:	2300      	movs	r3, #0
 8001bb2:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001bb4:	4b59      	ldr	r3, [pc, #356]	@ (8001d1c <HAL_RCC_GetSysClockFreq+0x180>)
 8001bb6:	689b      	ldr	r3, [r3, #8]
 8001bb8:	f003 030c 	and.w	r3, r3, #12
 8001bbc:	2b08      	cmp	r3, #8
 8001bbe:	d00d      	beq.n	8001bdc <HAL_RCC_GetSysClockFreq+0x40>
 8001bc0:	2b08      	cmp	r3, #8
 8001bc2:	f200 80a1 	bhi.w	8001d08 <HAL_RCC_GetSysClockFreq+0x16c>
 8001bc6:	2b00      	cmp	r3, #0
 8001bc8:	d002      	beq.n	8001bd0 <HAL_RCC_GetSysClockFreq+0x34>
 8001bca:	2b04      	cmp	r3, #4
 8001bcc:	d003      	beq.n	8001bd6 <HAL_RCC_GetSysClockFreq+0x3a>
 8001bce:	e09b      	b.n	8001d08 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bd0:	4b53      	ldr	r3, [pc, #332]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0x184>)
 8001bd2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001bd4:	e09b      	b.n	8001d0e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001bd6:	4b53      	ldr	r3, [pc, #332]	@ (8001d24 <HAL_RCC_GetSysClockFreq+0x188>)
 8001bd8:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001bda:	e098      	b.n	8001d0e <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001bdc:	4b4f      	ldr	r3, [pc, #316]	@ (8001d1c <HAL_RCC_GetSysClockFreq+0x180>)
 8001bde:	685b      	ldr	r3, [r3, #4]
 8001be0:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001be4:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001be6:	4b4d      	ldr	r3, [pc, #308]	@ (8001d1c <HAL_RCC_GetSysClockFreq+0x180>)
 8001be8:	685b      	ldr	r3, [r3, #4]
 8001bea:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001bee:	2b00      	cmp	r3, #0
 8001bf0:	d028      	beq.n	8001c44 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bf2:	4b4a      	ldr	r3, [pc, #296]	@ (8001d1c <HAL_RCC_GetSysClockFreq+0x180>)
 8001bf4:	685b      	ldr	r3, [r3, #4]
 8001bf6:	099b      	lsrs	r3, r3, #6
 8001bf8:	2200      	movs	r2, #0
 8001bfa:	623b      	str	r3, [r7, #32]
 8001bfc:	627a      	str	r2, [r7, #36]	@ 0x24
 8001bfe:	6a3b      	ldr	r3, [r7, #32]
 8001c00:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001c04:	2100      	movs	r1, #0
 8001c06:	4b47      	ldr	r3, [pc, #284]	@ (8001d24 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c08:	fb03 f201 	mul.w	r2, r3, r1
 8001c0c:	2300      	movs	r3, #0
 8001c0e:	fb00 f303 	mul.w	r3, r0, r3
 8001c12:	4413      	add	r3, r2
 8001c14:	4a43      	ldr	r2, [pc, #268]	@ (8001d24 <HAL_RCC_GetSysClockFreq+0x188>)
 8001c16:	fba0 1202 	umull	r1, r2, r0, r2
 8001c1a:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001c1c:	460a      	mov	r2, r1
 8001c1e:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001c20:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001c22:	4413      	add	r3, r2
 8001c24:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001c26:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c28:	2200      	movs	r2, #0
 8001c2a:	61bb      	str	r3, [r7, #24]
 8001c2c:	61fa      	str	r2, [r7, #28]
 8001c2e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001c32:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001c36:	f7fe fb1b 	bl	8000270 <__aeabi_uldivmod>
 8001c3a:	4602      	mov	r2, r0
 8001c3c:	460b      	mov	r3, r1
 8001c3e:	4613      	mov	r3, r2
 8001c40:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001c42:	e053      	b.n	8001cec <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001c44:	4b35      	ldr	r3, [pc, #212]	@ (8001d1c <HAL_RCC_GetSysClockFreq+0x180>)
 8001c46:	685b      	ldr	r3, [r3, #4]
 8001c48:	099b      	lsrs	r3, r3, #6
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	613b      	str	r3, [r7, #16]
 8001c4e:	617a      	str	r2, [r7, #20]
 8001c50:	693b      	ldr	r3, [r7, #16]
 8001c52:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001c56:	f04f 0b00 	mov.w	fp, #0
 8001c5a:	4652      	mov	r2, sl
 8001c5c:	465b      	mov	r3, fp
 8001c5e:	f04f 0000 	mov.w	r0, #0
 8001c62:	f04f 0100 	mov.w	r1, #0
 8001c66:	0159      	lsls	r1, r3, #5
 8001c68:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c6c:	0150      	lsls	r0, r2, #5
 8001c6e:	4602      	mov	r2, r0
 8001c70:	460b      	mov	r3, r1
 8001c72:	ebb2 080a 	subs.w	r8, r2, sl
 8001c76:	eb63 090b 	sbc.w	r9, r3, fp
 8001c7a:	f04f 0200 	mov.w	r2, #0
 8001c7e:	f04f 0300 	mov.w	r3, #0
 8001c82:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001c86:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001c8a:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001c8e:	ebb2 0408 	subs.w	r4, r2, r8
 8001c92:	eb63 0509 	sbc.w	r5, r3, r9
 8001c96:	f04f 0200 	mov.w	r2, #0
 8001c9a:	f04f 0300 	mov.w	r3, #0
 8001c9e:	00eb      	lsls	r3, r5, #3
 8001ca0:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001ca4:	00e2      	lsls	r2, r4, #3
 8001ca6:	4614      	mov	r4, r2
 8001ca8:	461d      	mov	r5, r3
 8001caa:	eb14 030a 	adds.w	r3, r4, sl
 8001cae:	603b      	str	r3, [r7, #0]
 8001cb0:	eb45 030b 	adc.w	r3, r5, fp
 8001cb4:	607b      	str	r3, [r7, #4]
 8001cb6:	f04f 0200 	mov.w	r2, #0
 8001cba:	f04f 0300 	mov.w	r3, #0
 8001cbe:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001cc2:	4629      	mov	r1, r5
 8001cc4:	028b      	lsls	r3, r1, #10
 8001cc6:	4621      	mov	r1, r4
 8001cc8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001ccc:	4621      	mov	r1, r4
 8001cce:	028a      	lsls	r2, r1, #10
 8001cd0:	4610      	mov	r0, r2
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	60bb      	str	r3, [r7, #8]
 8001cda:	60fa      	str	r2, [r7, #12]
 8001cdc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001ce0:	f7fe fac6 	bl	8000270 <__aeabi_uldivmod>
 8001ce4:	4602      	mov	r2, r0
 8001ce6:	460b      	mov	r3, r1
 8001ce8:	4613      	mov	r3, r2
 8001cea:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001cec:	4b0b      	ldr	r3, [pc, #44]	@ (8001d1c <HAL_RCC_GetSysClockFreq+0x180>)
 8001cee:	685b      	ldr	r3, [r3, #4]
 8001cf0:	0c1b      	lsrs	r3, r3, #16
 8001cf2:	f003 0303 	and.w	r3, r3, #3
 8001cf6:	3301      	adds	r3, #1
 8001cf8:	005b      	lsls	r3, r3, #1
 8001cfa:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001cfc:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001cfe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001d00:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d04:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d06:	e002      	b.n	8001d0e <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001d08:	4b05      	ldr	r3, [pc, #20]	@ (8001d20 <HAL_RCC_GetSysClockFreq+0x184>)
 8001d0a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001d0c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001d0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001d10:	4618      	mov	r0, r3
 8001d12:	3740      	adds	r7, #64	@ 0x40
 8001d14:	46bd      	mov	sp, r7
 8001d16:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001d1a:	bf00      	nop
 8001d1c:	40023800 	.word	0x40023800
 8001d20:	00f42400 	.word	0x00f42400
 8001d24:	017d7840 	.word	0x017d7840

08001d28 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001d28:	b480      	push	{r7}
 8001d2a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001d2c:	4b03      	ldr	r3, [pc, #12]	@ (8001d3c <HAL_RCC_GetHCLKFreq+0x14>)
 8001d2e:	681b      	ldr	r3, [r3, #0]
}
 8001d30:	4618      	mov	r0, r3
 8001d32:	46bd      	mov	sp, r7
 8001d34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d38:	4770      	bx	lr
 8001d3a:	bf00      	nop
 8001d3c:	20000000 	.word	0x20000000

08001d40 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001d40:	b580      	push	{r7, lr}
 8001d42:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001d44:	f7ff fff0 	bl	8001d28 <HAL_RCC_GetHCLKFreq>
 8001d48:	4602      	mov	r2, r0
 8001d4a:	4b05      	ldr	r3, [pc, #20]	@ (8001d60 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001d4c:	689b      	ldr	r3, [r3, #8]
 8001d4e:	0a9b      	lsrs	r3, r3, #10
 8001d50:	f003 0307 	and.w	r3, r3, #7
 8001d54:	4903      	ldr	r1, [pc, #12]	@ (8001d64 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001d56:	5ccb      	ldrb	r3, [r1, r3]
 8001d58:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d5c:	4618      	mov	r0, r3
 8001d5e:	bd80      	pop	{r7, pc}
 8001d60:	40023800 	.word	0x40023800
 8001d64:	080074c0 	.word	0x080074c0

08001d68 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d68:	b580      	push	{r7, lr}
 8001d6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d6c:	f7ff ffdc 	bl	8001d28 <HAL_RCC_GetHCLKFreq>
 8001d70:	4602      	mov	r2, r0
 8001d72:	4b05      	ldr	r3, [pc, #20]	@ (8001d88 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d74:	689b      	ldr	r3, [r3, #8]
 8001d76:	0b5b      	lsrs	r3, r3, #13
 8001d78:	f003 0307 	and.w	r3, r3, #7
 8001d7c:	4903      	ldr	r1, [pc, #12]	@ (8001d8c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d7e:	5ccb      	ldrb	r3, [r1, r3]
 8001d80:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d84:	4618      	mov	r0, r3
 8001d86:	bd80      	pop	{r7, pc}
 8001d88:	40023800 	.word	0x40023800
 8001d8c:	080074c0 	.word	0x080074c0

08001d90 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d90:	b480      	push	{r7}
 8001d92:	b083      	sub	sp, #12
 8001d94:	af00      	add	r7, sp, #0
 8001d96:	6078      	str	r0, [r7, #4]
 8001d98:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	220f      	movs	r2, #15
 8001d9e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001da0:	4b12      	ldr	r3, [pc, #72]	@ (8001dec <HAL_RCC_GetClockConfig+0x5c>)
 8001da2:	689b      	ldr	r3, [r3, #8]
 8001da4:	f003 0203 	and.w	r2, r3, #3
 8001da8:	687b      	ldr	r3, [r7, #4]
 8001daa:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001dac:	4b0f      	ldr	r3, [pc, #60]	@ (8001dec <HAL_RCC_GetClockConfig+0x5c>)
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001db8:	4b0c      	ldr	r3, [pc, #48]	@ (8001dec <HAL_RCC_GetClockConfig+0x5c>)
 8001dba:	689b      	ldr	r3, [r3, #8]
 8001dbc:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001dc4:	4b09      	ldr	r3, [pc, #36]	@ (8001dec <HAL_RCC_GetClockConfig+0x5c>)
 8001dc6:	689b      	ldr	r3, [r3, #8]
 8001dc8:	08db      	lsrs	r3, r3, #3
 8001dca:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001dd2:	4b07      	ldr	r3, [pc, #28]	@ (8001df0 <HAL_RCC_GetClockConfig+0x60>)
 8001dd4:	681b      	ldr	r3, [r3, #0]
 8001dd6:	f003 0207 	and.w	r2, r3, #7
 8001dda:	683b      	ldr	r3, [r7, #0]
 8001ddc:	601a      	str	r2, [r3, #0]
}
 8001dde:	bf00      	nop
 8001de0:	370c      	adds	r7, #12
 8001de2:	46bd      	mov	sp, r7
 8001de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001de8:	4770      	bx	lr
 8001dea:	bf00      	nop
 8001dec:	40023800 	.word	0x40023800
 8001df0:	40023c00 	.word	0x40023c00

08001df4 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001e00:	2300      	movs	r3, #0
 8001e02:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	f003 0301 	and.w	r3, r3, #1
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	d105      	bne.n	8001e1c <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d035      	beq.n	8001e88 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001e1c:	4b62      	ldr	r3, [pc, #392]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001e1e:	2200      	movs	r2, #0
 8001e20:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001e22:	f7ff f89f 	bl	8000f64 <HAL_GetTick>
 8001e26:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e28:	e008      	b.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001e2a:	f7ff f89b 	bl	8000f64 <HAL_GetTick>
 8001e2e:	4602      	mov	r2, r0
 8001e30:	697b      	ldr	r3, [r7, #20]
 8001e32:	1ad3      	subs	r3, r2, r3
 8001e34:	2b02      	cmp	r3, #2
 8001e36:	d901      	bls.n	8001e3c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001e38:	2303      	movs	r3, #3
 8001e3a:	e0b0      	b.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001e3c:	4b5b      	ldr	r3, [pc, #364]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001e44:	2b00      	cmp	r3, #0
 8001e46:	d1f0      	bne.n	8001e2a <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	685b      	ldr	r3, [r3, #4]
 8001e4c:	019a      	lsls	r2, r3, #6
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	689b      	ldr	r3, [r3, #8]
 8001e52:	071b      	lsls	r3, r3, #28
 8001e54:	4955      	ldr	r1, [pc, #340]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e56:	4313      	orrs	r3, r2
 8001e58:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001e5c:	4b52      	ldr	r3, [pc, #328]	@ (8001fa8 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001e5e:	2201      	movs	r2, #1
 8001e60:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001e62:	f7ff f87f 	bl	8000f64 <HAL_GetTick>
 8001e66:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001e68:	e008      	b.n	8001e7c <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001e6a:	f7ff f87b 	bl	8000f64 <HAL_GetTick>
 8001e6e:	4602      	mov	r2, r0
 8001e70:	697b      	ldr	r3, [r7, #20]
 8001e72:	1ad3      	subs	r3, r2, r3
 8001e74:	2b02      	cmp	r3, #2
 8001e76:	d901      	bls.n	8001e7c <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001e78:	2303      	movs	r3, #3
 8001e7a:	e090      	b.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001e7c:	4b4b      	ldr	r3, [pc, #300]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001e84:	2b00      	cmp	r3, #0
 8001e86:	d0f0      	beq.n	8001e6a <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0302 	and.w	r3, r3, #2
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	f000 8083 	beq.w	8001f9c <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e96:	2300      	movs	r3, #0
 8001e98:	60fb      	str	r3, [r7, #12]
 8001e9a:	4b44      	ldr	r3, [pc, #272]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e9e:	4a43      	ldr	r2, [pc, #268]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ea0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001ea4:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ea6:	4b41      	ldr	r3, [pc, #260]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ea8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001eaa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001eae:	60fb      	str	r3, [r7, #12]
 8001eb0:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001eb2:	4b3f      	ldr	r3, [pc, #252]	@ (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4a3e      	ldr	r2, [pc, #248]	@ (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001eb8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001ebc:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001ebe:	f7ff f851 	bl	8000f64 <HAL_GetTick>
 8001ec2:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001ec4:	e008      	b.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001ec6:	f7ff f84d 	bl	8000f64 <HAL_GetTick>
 8001eca:	4602      	mov	r2, r0
 8001ecc:	697b      	ldr	r3, [r7, #20]
 8001ece:	1ad3      	subs	r3, r2, r3
 8001ed0:	2b02      	cmp	r3, #2
 8001ed2:	d901      	bls.n	8001ed8 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8001ed4:	2303      	movs	r3, #3
 8001ed6:	e062      	b.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001ed8:	4b35      	ldr	r3, [pc, #212]	@ (8001fb0 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001ee0:	2b00      	cmp	r3, #0
 8001ee2:	d0f0      	beq.n	8001ec6 <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001ee4:	4b31      	ldr	r3, [pc, #196]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ee6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ee8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001eec:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001eee:	693b      	ldr	r3, [r7, #16]
 8001ef0:	2b00      	cmp	r3, #0
 8001ef2:	d02f      	beq.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x160>
 8001ef4:	687b      	ldr	r3, [r7, #4]
 8001ef6:	68db      	ldr	r3, [r3, #12]
 8001ef8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001efc:	693a      	ldr	r2, [r7, #16]
 8001efe:	429a      	cmp	r2, r3
 8001f00:	d028      	beq.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001f02:	4b2a      	ldr	r3, [pc, #168]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f04:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f06:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f0a:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001f0c:	4b29      	ldr	r3, [pc, #164]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001f0e:	2201      	movs	r2, #1
 8001f10:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001f12:	4b28      	ldr	r3, [pc, #160]	@ (8001fb4 <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001f18:	4a24      	ldr	r2, [pc, #144]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f1a:	693b      	ldr	r3, [r7, #16]
 8001f1c:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001f1e:	4b23      	ldr	r3, [pc, #140]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f20:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f22:	f003 0301 	and.w	r3, r3, #1
 8001f26:	2b01      	cmp	r3, #1
 8001f28:	d114      	bne.n	8001f54 <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001f2a:	f7ff f81b 	bl	8000f64 <HAL_GetTick>
 8001f2e:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f30:	e00a      	b.n	8001f48 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001f32:	f7ff f817 	bl	8000f64 <HAL_GetTick>
 8001f36:	4602      	mov	r2, r0
 8001f38:	697b      	ldr	r3, [r7, #20]
 8001f3a:	1ad3      	subs	r3, r2, r3
 8001f3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f40:	4293      	cmp	r3, r2
 8001f42:	d901      	bls.n	8001f48 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8001f44:	2303      	movs	r3, #3
 8001f46:	e02a      	b.n	8001f9e <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001f48:	4b18      	ldr	r3, [pc, #96]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f4a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001f4c:	f003 0302 	and.w	r3, r3, #2
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d0ee      	beq.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	68db      	ldr	r3, [r3, #12]
 8001f58:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f5c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001f60:	d10d      	bne.n	8001f7e <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001f62:	4b12      	ldr	r3, [pc, #72]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f64:	689b      	ldr	r3, [r3, #8]
 8001f66:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	68db      	ldr	r3, [r3, #12]
 8001f6e:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001f72:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f76:	490d      	ldr	r1, [pc, #52]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f78:	4313      	orrs	r3, r2
 8001f7a:	608b      	str	r3, [r1, #8]
 8001f7c:	e005      	b.n	8001f8a <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001f7e:	4b0b      	ldr	r3, [pc, #44]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f80:	689b      	ldr	r3, [r3, #8]
 8001f82:	4a0a      	ldr	r2, [pc, #40]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f84:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001f88:	6093      	str	r3, [r2, #8]
 8001f8a:	4b08      	ldr	r3, [pc, #32]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f8c:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	68db      	ldr	r3, [r3, #12]
 8001f92:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f96:	4905      	ldr	r1, [pc, #20]	@ (8001fac <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f98:	4313      	orrs	r3, r2
 8001f9a:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001f9c:	2300      	movs	r3, #0
}
 8001f9e:	4618      	mov	r0, r3
 8001fa0:	3718      	adds	r7, #24
 8001fa2:	46bd      	mov	sp, r7
 8001fa4:	bd80      	pop	{r7, pc}
 8001fa6:	bf00      	nop
 8001fa8:	42470068 	.word	0x42470068
 8001fac:	40023800 	.word	0x40023800
 8001fb0:	40007000 	.word	0x40007000
 8001fb4:	42470e40 	.word	0x42470e40

08001fb8 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001fc0:	2301      	movs	r3, #1
 8001fc2:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2b00      	cmp	r3, #0
 8001fc8:	d101      	bne.n	8001fce <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001fca:	2301      	movs	r3, #1
 8001fcc:	e073      	b.n	80020b6 <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	7f5b      	ldrb	r3, [r3, #29]
 8001fd2:	b2db      	uxtb	r3, r3
 8001fd4:	2b00      	cmp	r3, #0
 8001fd6:	d105      	bne.n	8001fe4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001fd8:	687b      	ldr	r3, [r7, #4]
 8001fda:	2200      	movs	r2, #0
 8001fdc:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001fde:	6878      	ldr	r0, [r7, #4]
 8001fe0:	f7fe fcd2 	bl	8000988 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	68db      	ldr	r3, [r3, #12]
 8001ff0:	f003 0310 	and.w	r3, r3, #16
 8001ff4:	2b10      	cmp	r3, #16
 8001ff6:	d055      	beq.n	80020a4 <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	681b      	ldr	r3, [r3, #0]
 8001ffc:	22ca      	movs	r2, #202	@ 0xca
 8001ffe:	625a      	str	r2, [r3, #36]	@ 0x24
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	2253      	movs	r2, #83	@ 0x53
 8002006:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8002008:	6878      	ldr	r0, [r7, #4]
 800200a:	f000 fa49 	bl	80024a0 <RTC_EnterInitMode>
 800200e:	4603      	mov	r3, r0
 8002010:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8002012:	7bfb      	ldrb	r3, [r7, #15]
 8002014:	2b00      	cmp	r3, #0
 8002016:	d12c      	bne.n	8002072 <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	689b      	ldr	r3, [r3, #8]
 800201e:	687a      	ldr	r2, [r7, #4]
 8002020:	6812      	ldr	r2, [r2, #0]
 8002022:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8002026:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800202a:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	6899      	ldr	r1, [r3, #8]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	685a      	ldr	r2, [r3, #4]
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	691b      	ldr	r3, [r3, #16]
 800203a:	431a      	orrs	r2, r3
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	695b      	ldr	r3, [r3, #20]
 8002040:	431a      	orrs	r2, r3
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	430a      	orrs	r2, r1
 8002048:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	687a      	ldr	r2, [r7, #4]
 8002050:	68d2      	ldr	r2, [r2, #12]
 8002052:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	6919      	ldr	r1, [r3, #16]
 800205a:	687b      	ldr	r3, [r7, #4]
 800205c:	689b      	ldr	r3, [r3, #8]
 800205e:	041a      	lsls	r2, r3, #16
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	681b      	ldr	r3, [r3, #0]
 8002064:	430a      	orrs	r2, r1
 8002066:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002068:	6878      	ldr	r0, [r7, #4]
 800206a:	f000 fa50 	bl	800250e <RTC_ExitInitMode>
 800206e:	4603      	mov	r3, r0
 8002070:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 8002072:	7bfb      	ldrb	r3, [r7, #15]
 8002074:	2b00      	cmp	r3, #0
 8002076:	d110      	bne.n	800209a <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800207e:	687b      	ldr	r3, [r7, #4]
 8002080:	681b      	ldr	r3, [r3, #0]
 8002082:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002086:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002088:	687b      	ldr	r3, [r7, #4]
 800208a:	681b      	ldr	r3, [r3, #0]
 800208c:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	699a      	ldr	r2, [r3, #24]
 8002092:	687b      	ldr	r3, [r7, #4]
 8002094:	681b      	ldr	r3, [r3, #0]
 8002096:	430a      	orrs	r2, r1
 8002098:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	22ff      	movs	r2, #255	@ 0xff
 80020a0:	625a      	str	r2, [r3, #36]	@ 0x24
 80020a2:	e001      	b.n	80020a8 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 80020a4:	2300      	movs	r3, #0
 80020a6:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 80020a8:	7bfb      	ldrb	r3, [r7, #15]
 80020aa:	2b00      	cmp	r3, #0
 80020ac:	d102      	bne.n	80020b4 <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	2201      	movs	r2, #1
 80020b2:	775a      	strb	r2, [r3, #29]
  }

  return status;
 80020b4:	7bfb      	ldrb	r3, [r7, #15]
}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3710      	adds	r7, #16
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}

080020be <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80020be:	b590      	push	{r4, r7, lr}
 80020c0:	b087      	sub	sp, #28
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	60f8      	str	r0, [r7, #12]
 80020c6:	60b9      	str	r1, [r7, #8]
 80020c8:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80020ca:	2300      	movs	r3, #0
 80020cc:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80020ce:	68fb      	ldr	r3, [r7, #12]
 80020d0:	7f1b      	ldrb	r3, [r3, #28]
 80020d2:	2b01      	cmp	r3, #1
 80020d4:	d101      	bne.n	80020da <HAL_RTC_SetTime+0x1c>
 80020d6:	2302      	movs	r3, #2
 80020d8:	e087      	b.n	80021ea <HAL_RTC_SetTime+0x12c>
 80020da:	68fb      	ldr	r3, [r7, #12]
 80020dc:	2201      	movs	r2, #1
 80020de:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80020e0:	68fb      	ldr	r3, [r7, #12]
 80020e2:	2202      	movs	r2, #2
 80020e4:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	2b00      	cmp	r3, #0
 80020ea:	d126      	bne.n	800213a <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	689b      	ldr	r3, [r3, #8]
 80020f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020f6:	2b00      	cmp	r3, #0
 80020f8:	d102      	bne.n	8002100 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80020fa:	68bb      	ldr	r3, [r7, #8]
 80020fc:	2200      	movs	r2, #0
 80020fe:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002100:	68bb      	ldr	r3, [r7, #8]
 8002102:	781b      	ldrb	r3, [r3, #0]
 8002104:	4618      	mov	r0, r3
 8002106:	f000 fa27 	bl	8002558 <RTC_ByteToBcd2>
 800210a:	4603      	mov	r3, r0
 800210c:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800210e:	68bb      	ldr	r3, [r7, #8]
 8002110:	785b      	ldrb	r3, [r3, #1]
 8002112:	4618      	mov	r0, r3
 8002114:	f000 fa20 	bl	8002558 <RTC_ByteToBcd2>
 8002118:	4603      	mov	r3, r0
 800211a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800211c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800211e:	68bb      	ldr	r3, [r7, #8]
 8002120:	789b      	ldrb	r3, [r3, #2]
 8002122:	4618      	mov	r0, r3
 8002124:	f000 fa18 	bl	8002558 <RTC_ByteToBcd2>
 8002128:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800212a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800212e:	68bb      	ldr	r3, [r7, #8]
 8002130:	78db      	ldrb	r3, [r3, #3]
 8002132:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 8002134:	4313      	orrs	r3, r2
 8002136:	617b      	str	r3, [r7, #20]
 8002138:	e018      	b.n	800216c <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800213a:	68fb      	ldr	r3, [r7, #12]
 800213c:	681b      	ldr	r3, [r3, #0]
 800213e:	689b      	ldr	r3, [r3, #8]
 8002140:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002144:	2b00      	cmp	r3, #0
 8002146:	d102      	bne.n	800214e <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 8002148:	68bb      	ldr	r3, [r7, #8]
 800214a:	2200      	movs	r2, #0
 800214c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800214e:	68bb      	ldr	r3, [r7, #8]
 8002150:	781b      	ldrb	r3, [r3, #0]
 8002152:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002154:	68bb      	ldr	r3, [r7, #8]
 8002156:	785b      	ldrb	r3, [r3, #1]
 8002158:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800215a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800215c:	68ba      	ldr	r2, [r7, #8]
 800215e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002160:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 8002162:	68bb      	ldr	r3, [r7, #8]
 8002164:	78db      	ldrb	r3, [r3, #3]
 8002166:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002168:	4313      	orrs	r3, r2
 800216a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	681b      	ldr	r3, [r3, #0]
 8002170:	22ca      	movs	r2, #202	@ 0xca
 8002172:	625a      	str	r2, [r3, #36]	@ 0x24
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
 8002178:	2253      	movs	r2, #83	@ 0x53
 800217a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800217c:	68f8      	ldr	r0, [r7, #12]
 800217e:	f000 f98f 	bl	80024a0 <RTC_EnterInitMode>
 8002182:	4603      	mov	r3, r0
 8002184:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002186:	7cfb      	ldrb	r3, [r7, #19]
 8002188:	2b00      	cmp	r3, #0
 800218a:	d120      	bne.n	80021ce <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800218c:	68fb      	ldr	r3, [r7, #12]
 800218e:	681a      	ldr	r2, [r3, #0]
 8002190:	697b      	ldr	r3, [r7, #20]
 8002192:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002196:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800219a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800219c:	68fb      	ldr	r3, [r7, #12]
 800219e:	681b      	ldr	r3, [r3, #0]
 80021a0:	689a      	ldr	r2, [r3, #8]
 80021a2:	68fb      	ldr	r3, [r7, #12]
 80021a4:	681b      	ldr	r3, [r3, #0]
 80021a6:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80021aa:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 80021ac:	68fb      	ldr	r3, [r7, #12]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	6899      	ldr	r1, [r3, #8]
 80021b2:	68bb      	ldr	r3, [r7, #8]
 80021b4:	68da      	ldr	r2, [r3, #12]
 80021b6:	68bb      	ldr	r3, [r7, #8]
 80021b8:	691b      	ldr	r3, [r3, #16]
 80021ba:	431a      	orrs	r2, r3
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	681b      	ldr	r3, [r3, #0]
 80021c0:	430a      	orrs	r2, r1
 80021c2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 80021c4:	68f8      	ldr	r0, [r7, #12]
 80021c6:	f000 f9a2 	bl	800250e <RTC_ExitInitMode>
 80021ca:	4603      	mov	r3, r0
 80021cc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 80021ce:	7cfb      	ldrb	r3, [r7, #19]
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d102      	bne.n	80021da <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	2201      	movs	r2, #1
 80021d8:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80021da:	68fb      	ldr	r3, [r7, #12]
 80021dc:	681b      	ldr	r3, [r3, #0]
 80021de:	22ff      	movs	r2, #255	@ 0xff
 80021e0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80021e2:	68fb      	ldr	r3, [r7, #12]
 80021e4:	2200      	movs	r2, #0
 80021e6:	771a      	strb	r2, [r3, #28]

  return status;
 80021e8:	7cfb      	ldrb	r3, [r7, #19]
}
 80021ea:	4618      	mov	r0, r3
 80021ec:	371c      	adds	r7, #28
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd90      	pop	{r4, r7, pc}

080021f2 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b086      	sub	sp, #24
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	60f8      	str	r0, [r7, #12]
 80021fa:	60b9      	str	r1, [r7, #8]
 80021fc:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 80021fe:	2300      	movs	r3, #0
 8002200:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 8002202:	68fb      	ldr	r3, [r7, #12]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002208:	68bb      	ldr	r3, [r7, #8]
 800220a:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800220c:	68fb      	ldr	r3, [r7, #12]
 800220e:	681b      	ldr	r3, [r3, #0]
 8002210:	691b      	ldr	r3, [r3, #16]
 8002212:	f3c3 020e 	ubfx	r2, r3, #0, #15
 8002216:	68bb      	ldr	r3, [r7, #8]
 8002218:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800221a:	68fb      	ldr	r3, [r7, #12]
 800221c:	681b      	ldr	r3, [r3, #0]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 8002224:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002228:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800222a:	697b      	ldr	r3, [r7, #20]
 800222c:	0c1b      	lsrs	r3, r3, #16
 800222e:	b2db      	uxtb	r3, r3
 8002230:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8002234:	b2da      	uxtb	r2, r3
 8002236:	68bb      	ldr	r3, [r7, #8]
 8002238:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800223a:	697b      	ldr	r3, [r7, #20]
 800223c:	0a1b      	lsrs	r3, r3, #8
 800223e:	b2db      	uxtb	r3, r3
 8002240:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002244:	b2da      	uxtb	r2, r3
 8002246:	68bb      	ldr	r3, [r7, #8]
 8002248:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800224a:	697b      	ldr	r3, [r7, #20]
 800224c:	b2db      	uxtb	r3, r3
 800224e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8002252:	b2da      	uxtb	r2, r3
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 8002258:	697b      	ldr	r3, [r7, #20]
 800225a:	0d9b      	lsrs	r3, r3, #22
 800225c:	b2db      	uxtb	r3, r3
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	b2da      	uxtb	r2, r3
 8002264:	68bb      	ldr	r3, [r7, #8]
 8002266:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 8002268:	687b      	ldr	r3, [r7, #4]
 800226a:	2b00      	cmp	r3, #0
 800226c:	d11a      	bne.n	80022a4 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800226e:	68bb      	ldr	r3, [r7, #8]
 8002270:	781b      	ldrb	r3, [r3, #0]
 8002272:	4618      	mov	r0, r3
 8002274:	f000 f98e 	bl	8002594 <RTC_Bcd2ToByte>
 8002278:	4603      	mov	r3, r0
 800227a:	461a      	mov	r2, r3
 800227c:	68bb      	ldr	r3, [r7, #8]
 800227e:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 8002280:	68bb      	ldr	r3, [r7, #8]
 8002282:	785b      	ldrb	r3, [r3, #1]
 8002284:	4618      	mov	r0, r3
 8002286:	f000 f985 	bl	8002594 <RTC_Bcd2ToByte>
 800228a:	4603      	mov	r3, r0
 800228c:	461a      	mov	r2, r3
 800228e:	68bb      	ldr	r3, [r7, #8]
 8002290:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 8002292:	68bb      	ldr	r3, [r7, #8]
 8002294:	789b      	ldrb	r3, [r3, #2]
 8002296:	4618      	mov	r0, r3
 8002298:	f000 f97c 	bl	8002594 <RTC_Bcd2ToByte>
 800229c:	4603      	mov	r3, r0
 800229e:	461a      	mov	r2, r3
 80022a0:	68bb      	ldr	r3, [r7, #8]
 80022a2:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 80022a4:	2300      	movs	r3, #0
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	3718      	adds	r7, #24
 80022aa:	46bd      	mov	sp, r7
 80022ac:	bd80      	pop	{r7, pc}

080022ae <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80022ae:	b590      	push	{r4, r7, lr}
 80022b0:	b087      	sub	sp, #28
 80022b2:	af00      	add	r7, sp, #0
 80022b4:	60f8      	str	r0, [r7, #12]
 80022b6:	60b9      	str	r1, [r7, #8]
 80022b8:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80022ba:	2300      	movs	r3, #0
 80022bc:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	7f1b      	ldrb	r3, [r3, #28]
 80022c2:	2b01      	cmp	r3, #1
 80022c4:	d101      	bne.n	80022ca <HAL_RTC_SetDate+0x1c>
 80022c6:	2302      	movs	r3, #2
 80022c8:	e071      	b.n	80023ae <HAL_RTC_SetDate+0x100>
 80022ca:	68fb      	ldr	r3, [r7, #12]
 80022cc:	2201      	movs	r2, #1
 80022ce:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80022d0:	68fb      	ldr	r3, [r7, #12]
 80022d2:	2202      	movs	r2, #2
 80022d4:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2b00      	cmp	r3, #0
 80022da:	d10e      	bne.n	80022fa <HAL_RTC_SetDate+0x4c>
 80022dc:	68bb      	ldr	r3, [r7, #8]
 80022de:	785b      	ldrb	r3, [r3, #1]
 80022e0:	f003 0310 	and.w	r3, r3, #16
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d008      	beq.n	80022fa <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80022e8:	68bb      	ldr	r3, [r7, #8]
 80022ea:	785b      	ldrb	r3, [r3, #1]
 80022ec:	f023 0310 	bic.w	r3, r3, #16
 80022f0:	b2db      	uxtb	r3, r3
 80022f2:	330a      	adds	r3, #10
 80022f4:	b2da      	uxtb	r2, r3
 80022f6:	68bb      	ldr	r3, [r7, #8]
 80022f8:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	2b00      	cmp	r3, #0
 80022fe:	d11c      	bne.n	800233a <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002300:	68bb      	ldr	r3, [r7, #8]
 8002302:	78db      	ldrb	r3, [r3, #3]
 8002304:	4618      	mov	r0, r3
 8002306:	f000 f927 	bl	8002558 <RTC_ByteToBcd2>
 800230a:	4603      	mov	r3, r0
 800230c:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800230e:	68bb      	ldr	r3, [r7, #8]
 8002310:	785b      	ldrb	r3, [r3, #1]
 8002312:	4618      	mov	r0, r3
 8002314:	f000 f920 	bl	8002558 <RTC_ByteToBcd2>
 8002318:	4603      	mov	r3, r0
 800231a:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800231c:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800231e:	68bb      	ldr	r3, [r7, #8]
 8002320:	789b      	ldrb	r3, [r3, #2]
 8002322:	4618      	mov	r0, r3
 8002324:	f000 f918 	bl	8002558 <RTC_ByteToBcd2>
 8002328:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800232a:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800232e:	68bb      	ldr	r3, [r7, #8]
 8002330:	781b      	ldrb	r3, [r3, #0]
 8002332:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002334:	4313      	orrs	r3, r2
 8002336:	617b      	str	r3, [r7, #20]
 8002338:	e00e      	b.n	8002358 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800233a:	68bb      	ldr	r3, [r7, #8]
 800233c:	78db      	ldrb	r3, [r3, #3]
 800233e:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002340:	68bb      	ldr	r3, [r7, #8]
 8002342:	785b      	ldrb	r3, [r3, #1]
 8002344:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002346:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002348:	68ba      	ldr	r2, [r7, #8]
 800234a:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800234c:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	781b      	ldrb	r3, [r3, #0]
 8002352:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002354:	4313      	orrs	r3, r2
 8002356:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002358:	68fb      	ldr	r3, [r7, #12]
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	22ca      	movs	r2, #202	@ 0xca
 800235e:	625a      	str	r2, [r3, #36]	@ 0x24
 8002360:	68fb      	ldr	r3, [r7, #12]
 8002362:	681b      	ldr	r3, [r3, #0]
 8002364:	2253      	movs	r2, #83	@ 0x53
 8002366:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002368:	68f8      	ldr	r0, [r7, #12]
 800236a:	f000 f899 	bl	80024a0 <RTC_EnterInitMode>
 800236e:	4603      	mov	r3, r0
 8002370:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 8002372:	7cfb      	ldrb	r3, [r7, #19]
 8002374:	2b00      	cmp	r3, #0
 8002376:	d10c      	bne.n	8002392 <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	681a      	ldr	r2, [r3, #0]
 800237c:	697b      	ldr	r3, [r7, #20]
 800237e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8002382:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002386:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002388:	68f8      	ldr	r0, [r7, #12]
 800238a:	f000 f8c0 	bl	800250e <RTC_ExitInitMode>
 800238e:	4603      	mov	r3, r0
 8002390:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002392:	7cfb      	ldrb	r3, [r7, #19]
 8002394:	2b00      	cmp	r3, #0
 8002396:	d102      	bne.n	800239e <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002398:	68fb      	ldr	r3, [r7, #12]
 800239a:	2201      	movs	r2, #1
 800239c:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	22ff      	movs	r2, #255	@ 0xff
 80023a4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80023a6:	68fb      	ldr	r3, [r7, #12]
 80023a8:	2200      	movs	r2, #0
 80023aa:	771a      	strb	r2, [r3, #28]

  return status;
 80023ac:	7cfb      	ldrb	r3, [r7, #19]
}
 80023ae:	4618      	mov	r0, r3
 80023b0:	371c      	adds	r7, #28
 80023b2:	46bd      	mov	sp, r7
 80023b4:	bd90      	pop	{r4, r7, pc}

080023b6 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 80023b6:	b580      	push	{r7, lr}
 80023b8:	b086      	sub	sp, #24
 80023ba:	af00      	add	r7, sp, #0
 80023bc:	60f8      	str	r0, [r7, #12]
 80023be:	60b9      	str	r1, [r7, #8]
 80023c0:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80023c2:	2300      	movs	r3, #0
 80023c4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 80023c6:	68fb      	ldr	r3, [r7, #12]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 80023d0:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 80023d4:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 80023d6:	697b      	ldr	r3, [r7, #20]
 80023d8:	0c1b      	lsrs	r3, r3, #16
 80023da:	b2da      	uxtb	r2, r3
 80023dc:	68bb      	ldr	r3, [r7, #8]
 80023de:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 80023e0:	697b      	ldr	r3, [r7, #20]
 80023e2:	0a1b      	lsrs	r3, r3, #8
 80023e4:	b2db      	uxtb	r3, r3
 80023e6:	f003 031f 	and.w	r3, r3, #31
 80023ea:	b2da      	uxtb	r2, r3
 80023ec:	68bb      	ldr	r3, [r7, #8]
 80023ee:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 80023f0:	697b      	ldr	r3, [r7, #20]
 80023f2:	b2db      	uxtb	r3, r3
 80023f4:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80023f8:	b2da      	uxtb	r2, r3
 80023fa:	68bb      	ldr	r3, [r7, #8]
 80023fc:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 80023fe:	697b      	ldr	r3, [r7, #20]
 8002400:	0b5b      	lsrs	r3, r3, #13
 8002402:	b2db      	uxtb	r3, r3
 8002404:	f003 0307 	and.w	r3, r3, #7
 8002408:	b2da      	uxtb	r2, r3
 800240a:	68bb      	ldr	r3, [r7, #8]
 800240c:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800240e:	687b      	ldr	r3, [r7, #4]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d11a      	bne.n	800244a <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 8002414:	68bb      	ldr	r3, [r7, #8]
 8002416:	78db      	ldrb	r3, [r3, #3]
 8002418:	4618      	mov	r0, r3
 800241a:	f000 f8bb 	bl	8002594 <RTC_Bcd2ToByte>
 800241e:	4603      	mov	r3, r0
 8002420:	461a      	mov	r2, r3
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 8002426:	68bb      	ldr	r3, [r7, #8]
 8002428:	785b      	ldrb	r3, [r3, #1]
 800242a:	4618      	mov	r0, r3
 800242c:	f000 f8b2 	bl	8002594 <RTC_Bcd2ToByte>
 8002430:	4603      	mov	r3, r0
 8002432:	461a      	mov	r2, r3
 8002434:	68bb      	ldr	r3, [r7, #8]
 8002436:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 8002438:	68bb      	ldr	r3, [r7, #8]
 800243a:	789b      	ldrb	r3, [r3, #2]
 800243c:	4618      	mov	r0, r3
 800243e:	f000 f8a9 	bl	8002594 <RTC_Bcd2ToByte>
 8002442:	4603      	mov	r3, r0
 8002444:	461a      	mov	r2, r3
 8002446:	68bb      	ldr	r3, [r7, #8]
 8002448:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800244a:	2300      	movs	r3, #0
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}

08002454 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 8002454:	b580      	push	{r7, lr}
 8002456:	b084      	sub	sp, #16
 8002458:	af00      	add	r7, sp, #0
 800245a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800245c:	2300      	movs	r3, #0
 800245e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	4a0d      	ldr	r2, [pc, #52]	@ (800249c <HAL_RTC_WaitForSynchro+0x48>)
 8002466:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 8002468:	f7fe fd7c 	bl	8000f64 <HAL_GetTick>
 800246c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800246e:	e009      	b.n	8002484 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002470:	f7fe fd78 	bl	8000f64 <HAL_GetTick>
 8002474:	4602      	mov	r2, r0
 8002476:	68fb      	ldr	r3, [r7, #12]
 8002478:	1ad3      	subs	r3, r2, r3
 800247a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800247e:	d901      	bls.n	8002484 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 8002480:	2303      	movs	r3, #3
 8002482:	e007      	b.n	8002494 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	681b      	ldr	r3, [r3, #0]
 8002488:	68db      	ldr	r3, [r3, #12]
 800248a:	f003 0320 	and.w	r3, r3, #32
 800248e:	2b00      	cmp	r3, #0
 8002490:	d0ee      	beq.n	8002470 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 8002492:	2300      	movs	r3, #0
}
 8002494:	4618      	mov	r0, r3
 8002496:	3710      	adds	r7, #16
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	00017f5f 	.word	0x00017f5f

080024a0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b084      	sub	sp, #16
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80024a8:	2300      	movs	r3, #0
 80024aa:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80024ac:	2300      	movs	r3, #0
 80024ae:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	68db      	ldr	r3, [r3, #12]
 80024b6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d122      	bne.n	8002504 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	68da      	ldr	r2, [r3, #12]
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80024cc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80024ce:	f7fe fd49 	bl	8000f64 <HAL_GetTick>
 80024d2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80024d4:	e00c      	b.n	80024f0 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80024d6:	f7fe fd45 	bl	8000f64 <HAL_GetTick>
 80024da:	4602      	mov	r2, r0
 80024dc:	68bb      	ldr	r3, [r7, #8]
 80024de:	1ad3      	subs	r3, r2, r3
 80024e0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80024e4:	d904      	bls.n	80024f0 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	2204      	movs	r2, #4
 80024ea:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 80024ec:	2301      	movs	r3, #1
 80024ee:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	681b      	ldr	r3, [r3, #0]
 80024f4:	68db      	ldr	r3, [r3, #12]
 80024f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024fa:	2b00      	cmp	r3, #0
 80024fc:	d102      	bne.n	8002504 <RTC_EnterInitMode+0x64>
 80024fe:	7bfb      	ldrb	r3, [r7, #15]
 8002500:	2b01      	cmp	r3, #1
 8002502:	d1e8      	bne.n	80024d6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002504:	7bfb      	ldrb	r3, [r7, #15]
}
 8002506:	4618      	mov	r0, r3
 8002508:	3710      	adds	r7, #16
 800250a:	46bd      	mov	sp, r7
 800250c:	bd80      	pop	{r7, pc}

0800250e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800250e:	b580      	push	{r7, lr}
 8002510:	b084      	sub	sp, #16
 8002512:	af00      	add	r7, sp, #0
 8002514:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002516:	2300      	movs	r3, #0
 8002518:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	681b      	ldr	r3, [r3, #0]
 800251e:	68da      	ldr	r2, [r3, #12]
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002528:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800252a:	687b      	ldr	r3, [r7, #4]
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	689b      	ldr	r3, [r3, #8]
 8002530:	f003 0320 	and.w	r3, r3, #32
 8002534:	2b00      	cmp	r3, #0
 8002536:	d10a      	bne.n	800254e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002538:	6878      	ldr	r0, [r7, #4]
 800253a:	f7ff ff8b 	bl	8002454 <HAL_RTC_WaitForSynchro>
 800253e:	4603      	mov	r3, r0
 8002540:	2b00      	cmp	r3, #0
 8002542:	d004      	beq.n	800254e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2204      	movs	r2, #4
 8002548:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800254a:	2301      	movs	r3, #1
 800254c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800254e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002550:	4618      	mov	r0, r3
 8002552:	3710      	adds	r7, #16
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}

08002558 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 8002558:	b480      	push	{r7}
 800255a:	b085      	sub	sp, #20
 800255c:	af00      	add	r7, sp, #0
 800255e:	4603      	mov	r3, r0
 8002560:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 8002562:	2300      	movs	r3, #0
 8002564:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 8002566:	e005      	b.n	8002574 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	3301      	adds	r3, #1
 800256c:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800256e:	79fb      	ldrb	r3, [r7, #7]
 8002570:	3b0a      	subs	r3, #10
 8002572:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 8002574:	79fb      	ldrb	r3, [r7, #7]
 8002576:	2b09      	cmp	r3, #9
 8002578:	d8f6      	bhi.n	8002568 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800257a:	68fb      	ldr	r3, [r7, #12]
 800257c:	b2db      	uxtb	r3, r3
 800257e:	011b      	lsls	r3, r3, #4
 8002580:	b2da      	uxtb	r2, r3
 8002582:	79fb      	ldrb	r3, [r7, #7]
 8002584:	4313      	orrs	r3, r2
 8002586:	b2db      	uxtb	r3, r3
}
 8002588:	4618      	mov	r0, r3
 800258a:	3714      	adds	r7, #20
 800258c:	46bd      	mov	sp, r7
 800258e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002592:	4770      	bx	lr

08002594 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 8002594:	b480      	push	{r7}
 8002596:	b085      	sub	sp, #20
 8002598:	af00      	add	r7, sp, #0
 800259a:	4603      	mov	r3, r0
 800259c:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800259e:	2300      	movs	r3, #0
 80025a0:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 80025a2:	79fb      	ldrb	r3, [r7, #7]
 80025a4:	091b      	lsrs	r3, r3, #4
 80025a6:	b2db      	uxtb	r3, r3
 80025a8:	461a      	mov	r2, r3
 80025aa:	4613      	mov	r3, r2
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	4413      	add	r3, r2
 80025b0:	005b      	lsls	r3, r3, #1
 80025b2:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 80025b4:	68fb      	ldr	r3, [r7, #12]
 80025b6:	b2da      	uxtb	r2, r3
 80025b8:	79fb      	ldrb	r3, [r7, #7]
 80025ba:	f003 030f 	and.w	r3, r3, #15
 80025be:	b2db      	uxtb	r3, r3
 80025c0:	4413      	add	r3, r2
 80025c2:	b2db      	uxtb	r3, r3
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3714      	adds	r7, #20
 80025c8:	46bd      	mov	sp, r7
 80025ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ce:	4770      	bx	lr

080025d0 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b087      	sub	sp, #28
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80025dc:	4b5a      	ldr	r3, [pc, #360]	@ (8002748 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 80025de:	681b      	ldr	r3, [r3, #0]
 80025e0:	4a5a      	ldr	r2, [pc, #360]	@ (800274c <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80025e2:	fba2 2303 	umull	r2, r3, r2, r3
 80025e6:	0adb      	lsrs	r3, r3, #11
 80025e8:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80025ec:	fb02 f303 	mul.w	r3, r2, r3
 80025f0:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80025f2:	68fb      	ldr	r3, [r7, #12]
 80025f4:	7f1b      	ldrb	r3, [r3, #28]
 80025f6:	2b01      	cmp	r3, #1
 80025f8:	d101      	bne.n	80025fe <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 80025fa:	2302      	movs	r3, #2
 80025fc:	e09d      	b.n	800273a <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
 80025fe:	68fb      	ldr	r3, [r7, #12]
 8002600:	2201      	movs	r2, #1
 8002602:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002604:	68fb      	ldr	r3, [r7, #12]
 8002606:	2202      	movs	r2, #2
 8002608:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	22ca      	movs	r2, #202	@ 0xca
 8002610:	625a      	str	r2, [r3, #36]	@ 0x24
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	2253      	movs	r2, #83	@ 0x53
 8002618:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	689b      	ldr	r3, [r3, #8]
 8002620:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002624:	2b00      	cmp	r3, #0
 8002626:	d018      	beq.n	800265a <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 8002628:	697b      	ldr	r3, [r7, #20]
 800262a:	3b01      	subs	r3, #1
 800262c:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 800262e:	697b      	ldr	r3, [r7, #20]
 8002630:	2b00      	cmp	r3, #0
 8002632:	d10b      	bne.n	800264c <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002634:	68fb      	ldr	r3, [r7, #12]
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	22ff      	movs	r2, #255	@ 0xff
 800263a:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800263c:	68fb      	ldr	r3, [r7, #12]
 800263e:	2203      	movs	r2, #3
 8002640:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002642:	68fb      	ldr	r3, [r7, #12]
 8002644:	2200      	movs	r2, #0
 8002646:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 8002648:	2303      	movs	r3, #3
 800264a:	e076      	b.n	800273a <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 800264c:	68fb      	ldr	r3, [r7, #12]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	68db      	ldr	r3, [r3, #12]
 8002652:	f003 0304 	and.w	r3, r3, #4
 8002656:	2b00      	cmp	r3, #0
 8002658:	d1e6      	bne.n	8002628 <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	689a      	ldr	r2, [r3, #8]
 8002660:	68fb      	ldr	r3, [r7, #12]
 8002662:	681b      	ldr	r3, [r3, #0]
 8002664:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002668:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	681b      	ldr	r3, [r3, #0]
 800266e:	68db      	ldr	r3, [r3, #12]
 8002670:	b2da      	uxtb	r2, r3
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800267a:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 800267c:	4b32      	ldr	r3, [pc, #200]	@ (8002748 <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 800267e:	681b      	ldr	r3, [r3, #0]
 8002680:	4a32      	ldr	r2, [pc, #200]	@ (800274c <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8002682:	fba2 2303 	umull	r2, r3, r2, r3
 8002686:	0adb      	lsrs	r3, r3, #11
 8002688:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800268c:	fb02 f303 	mul.w	r3, r2, r3
 8002690:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 8002692:	697b      	ldr	r3, [r7, #20]
 8002694:	3b01      	subs	r3, #1
 8002696:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 8002698:	697b      	ldr	r3, [r7, #20]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d10b      	bne.n	80026b6 <HAL_RTCEx_SetWakeUpTimer_IT+0xe6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	22ff      	movs	r2, #255	@ 0xff
 80026a4:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	2203      	movs	r2, #3
 80026aa:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80026ac:	68fb      	ldr	r3, [r7, #12]
 80026ae:	2200      	movs	r2, #0
 80026b0:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80026b2:	2303      	movs	r3, #3
 80026b4:	e041      	b.n	800273a <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	f003 0304 	and.w	r3, r3, #4
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d0e6      	beq.n	8002692 <HAL_RTCEx_SetWakeUpTimer_IT+0xc2>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	689a      	ldr	r2, [r3, #8]
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	681b      	ldr	r3, [r3, #0]
 80026ce:	f022 0207 	bic.w	r2, r2, #7
 80026d2:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80026d4:	68fb      	ldr	r3, [r7, #12]
 80026d6:	681b      	ldr	r3, [r3, #0]
 80026d8:	6899      	ldr	r1, [r3, #8]
 80026da:	68fb      	ldr	r3, [r7, #12]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	687a      	ldr	r2, [r7, #4]
 80026e0:	430a      	orrs	r2, r1
 80026e2:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	68ba      	ldr	r2, [r7, #8]
 80026ea:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 80026ec:	4b18      	ldr	r3, [pc, #96]	@ (8002750 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 80026ee:	681b      	ldr	r3, [r3, #0]
 80026f0:	4a17      	ldr	r2, [pc, #92]	@ (8002750 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 80026f2:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80026f6:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 80026f8:	4b15      	ldr	r3, [pc, #84]	@ (8002750 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 80026fa:	689b      	ldr	r3, [r3, #8]
 80026fc:	4a14      	ldr	r2, [pc, #80]	@ (8002750 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 80026fe:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002702:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	689a      	ldr	r2, [r3, #8]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002712:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	689a      	ldr	r2, [r3, #8]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002722:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	681b      	ldr	r3, [r3, #0]
 8002728:	22ff      	movs	r2, #255	@ 0xff
 800272a:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800272c:	68fb      	ldr	r3, [r7, #12]
 800272e:	2201      	movs	r2, #1
 8002730:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002732:	68fb      	ldr	r3, [r7, #12]
 8002734:	2200      	movs	r2, #0
 8002736:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 8002738:	2300      	movs	r3, #0
}
 800273a:	4618      	mov	r0, r3
 800273c:	371c      	adds	r7, #28
 800273e:	46bd      	mov	sp, r7
 8002740:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002744:	4770      	bx	lr
 8002746:	bf00      	nop
 8002748:	20000000 	.word	0x20000000
 800274c:	10624dd3 	.word	0x10624dd3
 8002750:	40013c00 	.word	0x40013c00

08002754 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002754:	b580      	push	{r7, lr}
 8002756:	b082      	sub	sp, #8
 8002758:	af00      	add	r7, sp, #0
 800275a:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 800275c:	4b0e      	ldr	r3, [pc, #56]	@ (8002798 <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 800275e:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002762:	615a      	str	r2, [r3, #20]

  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	68db      	ldr	r3, [r3, #12]
 800276a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800276e:	2b00      	cmp	r3, #0
 8002770:	d00b      	beq.n	800278a <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	68db      	ldr	r3, [r3, #12]
 8002778:	b2da      	uxtb	r2, r3
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	681b      	ldr	r3, [r3, #0]
 800277e:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002782:	60da      	str	r2, [r3, #12]

    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8002784:	6878      	ldr	r0, [r7, #4]
 8002786:	f7fe f931 	bl	80009ec <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2201      	movs	r2, #1
 800278e:	775a      	strb	r2, [r3, #29]
}
 8002790:	bf00      	nop
 8002792:	3708      	adds	r7, #8
 8002794:	46bd      	mov	sp, r7
 8002796:	bd80      	pop	{r7, pc}
 8002798:	40013c00 	.word	0x40013c00

0800279c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800279c:	b580      	push	{r7, lr}
 800279e:	b082      	sub	sp, #8
 80027a0:	af00      	add	r7, sp, #0
 80027a2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2b00      	cmp	r3, #0
 80027a8:	d101      	bne.n	80027ae <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80027aa:	2301      	movs	r3, #1
 80027ac:	e041      	b.n	8002832 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80027b4:	b2db      	uxtb	r3, r3
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d106      	bne.n	80027c8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	2200      	movs	r2, #0
 80027be:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80027c2:	6878      	ldr	r0, [r7, #4]
 80027c4:	f000 f839 	bl	800283a <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	2202      	movs	r2, #2
 80027cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681a      	ldr	r2, [r3, #0]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	3304      	adds	r3, #4
 80027d8:	4619      	mov	r1, r3
 80027da:	4610      	mov	r0, r2
 80027dc:	f000 f9c0 	bl	8002b60 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80027e0:	687b      	ldr	r3, [r7, #4]
 80027e2:	2201      	movs	r2, #1
 80027e4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	2201      	movs	r2, #1
 80027ec:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	2201      	movs	r2, #1
 80027f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	2201      	movs	r2, #1
 80027fc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	2201      	movs	r2, #1
 8002804:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	2201      	movs	r2, #1
 800280c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	2201      	movs	r2, #1
 8002814:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2201      	movs	r2, #1
 800281c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2201      	movs	r2, #1
 8002824:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002830:	2300      	movs	r3, #0
}
 8002832:	4618      	mov	r0, r3
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}

0800283a <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800283a:	b480      	push	{r7}
 800283c:	b083      	sub	sp, #12
 800283e:	af00      	add	r7, sp, #0
 8002840:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002842:	bf00      	nop
 8002844:	370c      	adds	r7, #12
 8002846:	46bd      	mov	sp, r7
 8002848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800284c:	4770      	bx	lr
	...

08002850 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002850:	b480      	push	{r7}
 8002852:	b085      	sub	sp, #20
 8002854:	af00      	add	r7, sp, #0
 8002856:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800285e:	b2db      	uxtb	r3, r3
 8002860:	2b01      	cmp	r3, #1
 8002862:	d001      	beq.n	8002868 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002864:	2301      	movs	r3, #1
 8002866:	e04e      	b.n	8002906 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2202      	movs	r2, #2
 800286c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68da      	ldr	r2, [r3, #12]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f042 0201 	orr.w	r2, r2, #1
 800287e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	4a23      	ldr	r2, [pc, #140]	@ (8002914 <HAL_TIM_Base_Start_IT+0xc4>)
 8002886:	4293      	cmp	r3, r2
 8002888:	d022      	beq.n	80028d0 <HAL_TIM_Base_Start_IT+0x80>
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002892:	d01d      	beq.n	80028d0 <HAL_TIM_Base_Start_IT+0x80>
 8002894:	687b      	ldr	r3, [r7, #4]
 8002896:	681b      	ldr	r3, [r3, #0]
 8002898:	4a1f      	ldr	r2, [pc, #124]	@ (8002918 <HAL_TIM_Base_Start_IT+0xc8>)
 800289a:	4293      	cmp	r3, r2
 800289c:	d018      	beq.n	80028d0 <HAL_TIM_Base_Start_IT+0x80>
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	681b      	ldr	r3, [r3, #0]
 80028a2:	4a1e      	ldr	r2, [pc, #120]	@ (800291c <HAL_TIM_Base_Start_IT+0xcc>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d013      	beq.n	80028d0 <HAL_TIM_Base_Start_IT+0x80>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	4a1c      	ldr	r2, [pc, #112]	@ (8002920 <HAL_TIM_Base_Start_IT+0xd0>)
 80028ae:	4293      	cmp	r3, r2
 80028b0:	d00e      	beq.n	80028d0 <HAL_TIM_Base_Start_IT+0x80>
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	4a1b      	ldr	r2, [pc, #108]	@ (8002924 <HAL_TIM_Base_Start_IT+0xd4>)
 80028b8:	4293      	cmp	r3, r2
 80028ba:	d009      	beq.n	80028d0 <HAL_TIM_Base_Start_IT+0x80>
 80028bc:	687b      	ldr	r3, [r7, #4]
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	4a19      	ldr	r2, [pc, #100]	@ (8002928 <HAL_TIM_Base_Start_IT+0xd8>)
 80028c2:	4293      	cmp	r3, r2
 80028c4:	d004      	beq.n	80028d0 <HAL_TIM_Base_Start_IT+0x80>
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	4a18      	ldr	r2, [pc, #96]	@ (800292c <HAL_TIM_Base_Start_IT+0xdc>)
 80028cc:	4293      	cmp	r3, r2
 80028ce:	d111      	bne.n	80028f4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	681b      	ldr	r3, [r3, #0]
 80028d4:	689b      	ldr	r3, [r3, #8]
 80028d6:	f003 0307 	and.w	r3, r3, #7
 80028da:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028dc:	68fb      	ldr	r3, [r7, #12]
 80028de:	2b06      	cmp	r3, #6
 80028e0:	d010      	beq.n	8002904 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	681a      	ldr	r2, [r3, #0]
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f042 0201 	orr.w	r2, r2, #1
 80028f0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80028f2:	e007      	b.n	8002904 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	681a      	ldr	r2, [r3, #0]
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	f042 0201 	orr.w	r2, r2, #1
 8002902:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002904:	2300      	movs	r3, #0
}
 8002906:	4618      	mov	r0, r3
 8002908:	3714      	adds	r7, #20
 800290a:	46bd      	mov	sp, r7
 800290c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002910:	4770      	bx	lr
 8002912:	bf00      	nop
 8002914:	40010000 	.word	0x40010000
 8002918:	40000400 	.word	0x40000400
 800291c:	40000800 	.word	0x40000800
 8002920:	40000c00 	.word	0x40000c00
 8002924:	40010400 	.word	0x40010400
 8002928:	40014000 	.word	0x40014000
 800292c:	40001800 	.word	0x40001800

08002930 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002930:	b580      	push	{r7, lr}
 8002932:	b084      	sub	sp, #16
 8002934:	af00      	add	r7, sp, #0
 8002936:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	681b      	ldr	r3, [r3, #0]
 800293c:	68db      	ldr	r3, [r3, #12]
 800293e:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	681b      	ldr	r3, [r3, #0]
 8002944:	691b      	ldr	r3, [r3, #16]
 8002946:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002948:	68bb      	ldr	r3, [r7, #8]
 800294a:	f003 0302 	and.w	r3, r3, #2
 800294e:	2b00      	cmp	r3, #0
 8002950:	d020      	beq.n	8002994 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	f003 0302 	and.w	r3, r3, #2
 8002958:	2b00      	cmp	r3, #0
 800295a:	d01b      	beq.n	8002994 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800295c:	687b      	ldr	r3, [r7, #4]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f06f 0202 	mvn.w	r2, #2
 8002964:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002966:	687b      	ldr	r3, [r7, #4]
 8002968:	2201      	movs	r2, #1
 800296a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	681b      	ldr	r3, [r3, #0]
 8002970:	699b      	ldr	r3, [r3, #24]
 8002972:	f003 0303 	and.w	r3, r3, #3
 8002976:	2b00      	cmp	r3, #0
 8002978:	d003      	beq.n	8002982 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800297a:	6878      	ldr	r0, [r7, #4]
 800297c:	f000 f8d2 	bl	8002b24 <HAL_TIM_IC_CaptureCallback>
 8002980:	e005      	b.n	800298e <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002982:	6878      	ldr	r0, [r7, #4]
 8002984:	f000 f8c4 	bl	8002b10 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002988:	6878      	ldr	r0, [r7, #4]
 800298a:	f000 f8d5 	bl	8002b38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800298e:	687b      	ldr	r3, [r7, #4]
 8002990:	2200      	movs	r2, #0
 8002992:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002994:	68bb      	ldr	r3, [r7, #8]
 8002996:	f003 0304 	and.w	r3, r3, #4
 800299a:	2b00      	cmp	r3, #0
 800299c:	d020      	beq.n	80029e0 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800299e:	68fb      	ldr	r3, [r7, #12]
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	2b00      	cmp	r3, #0
 80029a6:	d01b      	beq.n	80029e0 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80029a8:	687b      	ldr	r3, [r7, #4]
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f06f 0204 	mvn.w	r2, #4
 80029b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80029b2:	687b      	ldr	r3, [r7, #4]
 80029b4:	2202      	movs	r2, #2
 80029b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80029b8:	687b      	ldr	r3, [r7, #4]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	699b      	ldr	r3, [r3, #24]
 80029be:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80029c2:	2b00      	cmp	r3, #0
 80029c4:	d003      	beq.n	80029ce <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80029c6:	6878      	ldr	r0, [r7, #4]
 80029c8:	f000 f8ac 	bl	8002b24 <HAL_TIM_IC_CaptureCallback>
 80029cc:	e005      	b.n	80029da <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80029ce:	6878      	ldr	r0, [r7, #4]
 80029d0:	f000 f89e 	bl	8002b10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80029d4:	6878      	ldr	r0, [r7, #4]
 80029d6:	f000 f8af 	bl	8002b38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	2200      	movs	r2, #0
 80029de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80029e0:	68bb      	ldr	r3, [r7, #8]
 80029e2:	f003 0308 	and.w	r3, r3, #8
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d020      	beq.n	8002a2c <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f003 0308 	and.w	r3, r3, #8
 80029f0:	2b00      	cmp	r3, #0
 80029f2:	d01b      	beq.n	8002a2c <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80029f4:	687b      	ldr	r3, [r7, #4]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	f06f 0208 	mvn.w	r2, #8
 80029fc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	2204      	movs	r2, #4
 8002a02:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	69db      	ldr	r3, [r3, #28]
 8002a0a:	f003 0303 	and.w	r3, r3, #3
 8002a0e:	2b00      	cmp	r3, #0
 8002a10:	d003      	beq.n	8002a1a <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a12:	6878      	ldr	r0, [r7, #4]
 8002a14:	f000 f886 	bl	8002b24 <HAL_TIM_IC_CaptureCallback>
 8002a18:	e005      	b.n	8002a26 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a1a:	6878      	ldr	r0, [r7, #4]
 8002a1c:	f000 f878 	bl	8002b10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 f889 	bl	8002b38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	2200      	movs	r2, #0
 8002a2a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002a2c:	68bb      	ldr	r3, [r7, #8]
 8002a2e:	f003 0310 	and.w	r3, r3, #16
 8002a32:	2b00      	cmp	r3, #0
 8002a34:	d020      	beq.n	8002a78 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002a36:	68fb      	ldr	r3, [r7, #12]
 8002a38:	f003 0310 	and.w	r3, r3, #16
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d01b      	beq.n	8002a78 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	681b      	ldr	r3, [r3, #0]
 8002a44:	f06f 0210 	mvn.w	r2, #16
 8002a48:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002a4a:	687b      	ldr	r3, [r7, #4]
 8002a4c:	2208      	movs	r2, #8
 8002a4e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	69db      	ldr	r3, [r3, #28]
 8002a56:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002a5a:	2b00      	cmp	r3, #0
 8002a5c:	d003      	beq.n	8002a66 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002a5e:	6878      	ldr	r0, [r7, #4]
 8002a60:	f000 f860 	bl	8002b24 <HAL_TIM_IC_CaptureCallback>
 8002a64:	e005      	b.n	8002a72 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002a66:	6878      	ldr	r0, [r7, #4]
 8002a68:	f000 f852 	bl	8002b10 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002a6c:	6878      	ldr	r0, [r7, #4]
 8002a6e:	f000 f863 	bl	8002b38 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002a78:	68bb      	ldr	r3, [r7, #8]
 8002a7a:	f003 0301 	and.w	r3, r3, #1
 8002a7e:	2b00      	cmp	r3, #0
 8002a80:	d00c      	beq.n	8002a9c <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002a82:	68fb      	ldr	r3, [r7, #12]
 8002a84:	f003 0301 	and.w	r3, r3, #1
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d007      	beq.n	8002a9c <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	f06f 0201 	mvn.w	r2, #1
 8002a94:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002a96:	6878      	ldr	r0, [r7, #4]
 8002a98:	f7fd fefa 	bl	8000890 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002a9c:	68bb      	ldr	r3, [r7, #8]
 8002a9e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d00c      	beq.n	8002ac0 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002aa6:	68fb      	ldr	r3, [r7, #12]
 8002aa8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002aac:	2b00      	cmp	r3, #0
 8002aae:	d007      	beq.n	8002ac0 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002ab8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002aba:	6878      	ldr	r0, [r7, #4]
 8002abc:	f000 f906 	bl	8002ccc <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d00c      	beq.n	8002ae4 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d007      	beq.n	8002ae4 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	681b      	ldr	r3, [r3, #0]
 8002ad8:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002adc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002ade:	6878      	ldr	r0, [r7, #4]
 8002ae0:	f000 f834 	bl	8002b4c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002ae4:	68bb      	ldr	r3, [r7, #8]
 8002ae6:	f003 0320 	and.w	r3, r3, #32
 8002aea:	2b00      	cmp	r3, #0
 8002aec:	d00c      	beq.n	8002b08 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002aee:	68fb      	ldr	r3, [r7, #12]
 8002af0:	f003 0320 	and.w	r3, r3, #32
 8002af4:	2b00      	cmp	r3, #0
 8002af6:	d007      	beq.n	8002b08 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	f06f 0220 	mvn.w	r2, #32
 8002b00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f000 f8d8 	bl	8002cb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002b08:	bf00      	nop
 8002b0a:	3710      	adds	r7, #16
 8002b0c:	46bd      	mov	sp, r7
 8002b0e:	bd80      	pop	{r7, pc}

08002b10 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b10:	b480      	push	{r7}
 8002b12:	b083      	sub	sp, #12
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002b18:	bf00      	nop
 8002b1a:	370c      	adds	r7, #12
 8002b1c:	46bd      	mov	sp, r7
 8002b1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b22:	4770      	bx	lr

08002b24 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002b24:	b480      	push	{r7}
 8002b26:	b083      	sub	sp, #12
 8002b28:	af00      	add	r7, sp, #0
 8002b2a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002b2c:	bf00      	nop
 8002b2e:	370c      	adds	r7, #12
 8002b30:	46bd      	mov	sp, r7
 8002b32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b36:	4770      	bx	lr

08002b38 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002b38:	b480      	push	{r7}
 8002b3a:	b083      	sub	sp, #12
 8002b3c:	af00      	add	r7, sp, #0
 8002b3e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002b40:	bf00      	nop
 8002b42:	370c      	adds	r7, #12
 8002b44:	46bd      	mov	sp, r7
 8002b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4a:	4770      	bx	lr

08002b4c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002b4c:	b480      	push	{r7}
 8002b4e:	b083      	sub	sp, #12
 8002b50:	af00      	add	r7, sp, #0
 8002b52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002b54:	bf00      	nop
 8002b56:	370c      	adds	r7, #12
 8002b58:	46bd      	mov	sp, r7
 8002b5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5e:	4770      	bx	lr

08002b60 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002b60:	b480      	push	{r7}
 8002b62:	b085      	sub	sp, #20
 8002b64:	af00      	add	r7, sp, #0
 8002b66:	6078      	str	r0, [r7, #4]
 8002b68:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a46      	ldr	r2, [pc, #280]	@ (8002c8c <TIM_Base_SetConfig+0x12c>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d013      	beq.n	8002ba0 <TIM_Base_SetConfig+0x40>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b7e:	d00f      	beq.n	8002ba0 <TIM_Base_SetConfig+0x40>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a43      	ldr	r2, [pc, #268]	@ (8002c90 <TIM_Base_SetConfig+0x130>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d00b      	beq.n	8002ba0 <TIM_Base_SetConfig+0x40>
 8002b88:	687b      	ldr	r3, [r7, #4]
 8002b8a:	4a42      	ldr	r2, [pc, #264]	@ (8002c94 <TIM_Base_SetConfig+0x134>)
 8002b8c:	4293      	cmp	r3, r2
 8002b8e:	d007      	beq.n	8002ba0 <TIM_Base_SetConfig+0x40>
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	4a41      	ldr	r2, [pc, #260]	@ (8002c98 <TIM_Base_SetConfig+0x138>)
 8002b94:	4293      	cmp	r3, r2
 8002b96:	d003      	beq.n	8002ba0 <TIM_Base_SetConfig+0x40>
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	4a40      	ldr	r2, [pc, #256]	@ (8002c9c <TIM_Base_SetConfig+0x13c>)
 8002b9c:	4293      	cmp	r3, r2
 8002b9e:	d108      	bne.n	8002bb2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002ba6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8002ba8:	683b      	ldr	r3, [r7, #0]
 8002baa:	685b      	ldr	r3, [r3, #4]
 8002bac:	68fa      	ldr	r2, [r7, #12]
 8002bae:	4313      	orrs	r3, r2
 8002bb0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	4a35      	ldr	r2, [pc, #212]	@ (8002c8c <TIM_Base_SetConfig+0x12c>)
 8002bb6:	4293      	cmp	r3, r2
 8002bb8:	d02b      	beq.n	8002c12 <TIM_Base_SetConfig+0xb2>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002bc0:	d027      	beq.n	8002c12 <TIM_Base_SetConfig+0xb2>
 8002bc2:	687b      	ldr	r3, [r7, #4]
 8002bc4:	4a32      	ldr	r2, [pc, #200]	@ (8002c90 <TIM_Base_SetConfig+0x130>)
 8002bc6:	4293      	cmp	r3, r2
 8002bc8:	d023      	beq.n	8002c12 <TIM_Base_SetConfig+0xb2>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	4a31      	ldr	r2, [pc, #196]	@ (8002c94 <TIM_Base_SetConfig+0x134>)
 8002bce:	4293      	cmp	r3, r2
 8002bd0:	d01f      	beq.n	8002c12 <TIM_Base_SetConfig+0xb2>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	4a30      	ldr	r2, [pc, #192]	@ (8002c98 <TIM_Base_SetConfig+0x138>)
 8002bd6:	4293      	cmp	r3, r2
 8002bd8:	d01b      	beq.n	8002c12 <TIM_Base_SetConfig+0xb2>
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	4a2f      	ldr	r2, [pc, #188]	@ (8002c9c <TIM_Base_SetConfig+0x13c>)
 8002bde:	4293      	cmp	r3, r2
 8002be0:	d017      	beq.n	8002c12 <TIM_Base_SetConfig+0xb2>
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	4a2e      	ldr	r2, [pc, #184]	@ (8002ca0 <TIM_Base_SetConfig+0x140>)
 8002be6:	4293      	cmp	r3, r2
 8002be8:	d013      	beq.n	8002c12 <TIM_Base_SetConfig+0xb2>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	4a2d      	ldr	r2, [pc, #180]	@ (8002ca4 <TIM_Base_SetConfig+0x144>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d00f      	beq.n	8002c12 <TIM_Base_SetConfig+0xb2>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	4a2c      	ldr	r2, [pc, #176]	@ (8002ca8 <TIM_Base_SetConfig+0x148>)
 8002bf6:	4293      	cmp	r3, r2
 8002bf8:	d00b      	beq.n	8002c12 <TIM_Base_SetConfig+0xb2>
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	4a2b      	ldr	r2, [pc, #172]	@ (8002cac <TIM_Base_SetConfig+0x14c>)
 8002bfe:	4293      	cmp	r3, r2
 8002c00:	d007      	beq.n	8002c12 <TIM_Base_SetConfig+0xb2>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	4a2a      	ldr	r2, [pc, #168]	@ (8002cb0 <TIM_Base_SetConfig+0x150>)
 8002c06:	4293      	cmp	r3, r2
 8002c08:	d003      	beq.n	8002c12 <TIM_Base_SetConfig+0xb2>
 8002c0a:	687b      	ldr	r3, [r7, #4]
 8002c0c:	4a29      	ldr	r2, [pc, #164]	@ (8002cb4 <TIM_Base_SetConfig+0x154>)
 8002c0e:	4293      	cmp	r3, r2
 8002c10:	d108      	bne.n	8002c24 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002c12:	68fb      	ldr	r3, [r7, #12]
 8002c14:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002c18:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002c1a:	683b      	ldr	r3, [r7, #0]
 8002c1c:	68db      	ldr	r3, [r3, #12]
 8002c1e:	68fa      	ldr	r2, [r7, #12]
 8002c20:	4313      	orrs	r3, r2
 8002c22:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002c24:	68fb      	ldr	r3, [r7, #12]
 8002c26:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002c2a:	683b      	ldr	r3, [r7, #0]
 8002c2c:	695b      	ldr	r3, [r3, #20]
 8002c2e:	4313      	orrs	r3, r2
 8002c30:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002c32:	687b      	ldr	r3, [r7, #4]
 8002c34:	68fa      	ldr	r2, [r7, #12]
 8002c36:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002c38:	683b      	ldr	r3, [r7, #0]
 8002c3a:	689a      	ldr	r2, [r3, #8]
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002c40:	683b      	ldr	r3, [r7, #0]
 8002c42:	681a      	ldr	r2, [r3, #0]
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	4a10      	ldr	r2, [pc, #64]	@ (8002c8c <TIM_Base_SetConfig+0x12c>)
 8002c4c:	4293      	cmp	r3, r2
 8002c4e:	d003      	beq.n	8002c58 <TIM_Base_SetConfig+0xf8>
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	4a12      	ldr	r2, [pc, #72]	@ (8002c9c <TIM_Base_SetConfig+0x13c>)
 8002c54:	4293      	cmp	r3, r2
 8002c56:	d103      	bne.n	8002c60 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002c58:	683b      	ldr	r3, [r7, #0]
 8002c5a:	691a      	ldr	r2, [r3, #16]
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	2201      	movs	r2, #1
 8002c64:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002c66:	687b      	ldr	r3, [r7, #4]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	f003 0301 	and.w	r3, r3, #1
 8002c6e:	2b01      	cmp	r3, #1
 8002c70:	d105      	bne.n	8002c7e <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	691b      	ldr	r3, [r3, #16]
 8002c76:	f023 0201 	bic.w	r2, r3, #1
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	611a      	str	r2, [r3, #16]
  }
}
 8002c7e:	bf00      	nop
 8002c80:	3714      	adds	r7, #20
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	40010000 	.word	0x40010000
 8002c90:	40000400 	.word	0x40000400
 8002c94:	40000800 	.word	0x40000800
 8002c98:	40000c00 	.word	0x40000c00
 8002c9c:	40010400 	.word	0x40010400
 8002ca0:	40014000 	.word	0x40014000
 8002ca4:	40014400 	.word	0x40014400
 8002ca8:	40014800 	.word	0x40014800
 8002cac:	40001800 	.word	0x40001800
 8002cb0:	40001c00 	.word	0x40001c00
 8002cb4:	40002000 	.word	0x40002000

08002cb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002cb8:	b480      	push	{r7}
 8002cba:	b083      	sub	sp, #12
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002cc0:	bf00      	nop
 8002cc2:	370c      	adds	r7, #12
 8002cc4:	46bd      	mov	sp, r7
 8002cc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cca:	4770      	bx	lr

08002ccc <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ccc:	b480      	push	{r7}
 8002cce:	b083      	sub	sp, #12
 8002cd0:	af00      	add	r7, sp, #0
 8002cd2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002cd4:	bf00      	nop
 8002cd6:	370c      	adds	r7, #12
 8002cd8:	46bd      	mov	sp, r7
 8002cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cde:	4770      	bx	lr

08002ce0 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002ce0:	b580      	push	{r7, lr}
 8002ce2:	b082      	sub	sp, #8
 8002ce4:	af00      	add	r7, sp, #0
 8002ce6:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	2b00      	cmp	r3, #0
 8002cec:	d101      	bne.n	8002cf2 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002cee:	2301      	movs	r3, #1
 8002cf0:	e042      	b.n	8002d78 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002cf8:	b2db      	uxtb	r3, r3
 8002cfa:	2b00      	cmp	r3, #0
 8002cfc:	d106      	bne.n	8002d0c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002cfe:	687b      	ldr	r3, [r7, #4]
 8002d00:	2200      	movs	r2, #0
 8002d02:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002d06:	6878      	ldr	r0, [r7, #4]
 8002d08:	f7fe f884 	bl	8000e14 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2224      	movs	r2, #36	@ 0x24
 8002d10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	68da      	ldr	r2, [r3, #12]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002d22:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f000 f973 	bl	8003010 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	691a      	ldr	r2, [r3, #16]
 8002d30:	687b      	ldr	r3, [r7, #4]
 8002d32:	681b      	ldr	r3, [r3, #0]
 8002d34:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002d38:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	681b      	ldr	r3, [r3, #0]
 8002d3e:	695a      	ldr	r2, [r3, #20]
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002d48:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	68da      	ldr	r2, [r3, #12]
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	681b      	ldr	r3, [r3, #0]
 8002d54:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002d58:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d5a:	687b      	ldr	r3, [r7, #4]
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2220      	movs	r2, #32
 8002d64:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	2220      	movs	r2, #32
 8002d6c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	2200      	movs	r2, #0
 8002d74:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002d76:	2300      	movs	r3, #0
}
 8002d78:	4618      	mov	r0, r3
 8002d7a:	3708      	adds	r7, #8
 8002d7c:	46bd      	mov	sp, r7
 8002d7e:	bd80      	pop	{r7, pc}

08002d80 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d80:	b580      	push	{r7, lr}
 8002d82:	b08a      	sub	sp, #40	@ 0x28
 8002d84:	af02      	add	r7, sp, #8
 8002d86:	60f8      	str	r0, [r7, #12]
 8002d88:	60b9      	str	r1, [r7, #8]
 8002d8a:	603b      	str	r3, [r7, #0]
 8002d8c:	4613      	mov	r3, r2
 8002d8e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d90:	2300      	movs	r3, #0
 8002d92:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d9a:	b2db      	uxtb	r3, r3
 8002d9c:	2b20      	cmp	r3, #32
 8002d9e:	d175      	bne.n	8002e8c <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002da0:	68bb      	ldr	r3, [r7, #8]
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d002      	beq.n	8002dac <HAL_UART_Transmit+0x2c>
 8002da6:	88fb      	ldrh	r3, [r7, #6]
 8002da8:	2b00      	cmp	r3, #0
 8002daa:	d101      	bne.n	8002db0 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002dac:	2301      	movs	r3, #1
 8002dae:	e06e      	b.n	8002e8e <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002db0:	68fb      	ldr	r3, [r7, #12]
 8002db2:	2200      	movs	r2, #0
 8002db4:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002db6:	68fb      	ldr	r3, [r7, #12]
 8002db8:	2221      	movs	r2, #33	@ 0x21
 8002dba:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002dbe:	f7fe f8d1 	bl	8000f64 <HAL_GetTick>
 8002dc2:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002dc4:	68fb      	ldr	r3, [r7, #12]
 8002dc6:	88fa      	ldrh	r2, [r7, #6]
 8002dc8:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	88fa      	ldrh	r2, [r7, #6]
 8002dce:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002dd0:	68fb      	ldr	r3, [r7, #12]
 8002dd2:	689b      	ldr	r3, [r3, #8]
 8002dd4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002dd8:	d108      	bne.n	8002dec <HAL_UART_Transmit+0x6c>
 8002dda:	68fb      	ldr	r3, [r7, #12]
 8002ddc:	691b      	ldr	r3, [r3, #16]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d104      	bne.n	8002dec <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002de2:	2300      	movs	r3, #0
 8002de4:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002de6:	68bb      	ldr	r3, [r7, #8]
 8002de8:	61bb      	str	r3, [r7, #24]
 8002dea:	e003      	b.n	8002df4 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002dec:	68bb      	ldr	r3, [r7, #8]
 8002dee:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002df0:	2300      	movs	r3, #0
 8002df2:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002df4:	e02e      	b.n	8002e54 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	9300      	str	r3, [sp, #0]
 8002dfa:	697b      	ldr	r3, [r7, #20]
 8002dfc:	2200      	movs	r2, #0
 8002dfe:	2180      	movs	r1, #128	@ 0x80
 8002e00:	68f8      	ldr	r0, [r7, #12]
 8002e02:	f000 f848 	bl	8002e96 <UART_WaitOnFlagUntilTimeout>
 8002e06:	4603      	mov	r3, r0
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	d005      	beq.n	8002e18 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002e0c:	68fb      	ldr	r3, [r7, #12]
 8002e0e:	2220      	movs	r2, #32
 8002e10:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002e14:	2303      	movs	r3, #3
 8002e16:	e03a      	b.n	8002e8e <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002e18:	69fb      	ldr	r3, [r7, #28]
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d10b      	bne.n	8002e36 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002e1e:	69bb      	ldr	r3, [r7, #24]
 8002e20:	881b      	ldrh	r3, [r3, #0]
 8002e22:	461a      	mov	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002e2c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002e2e:	69bb      	ldr	r3, [r7, #24]
 8002e30:	3302      	adds	r3, #2
 8002e32:	61bb      	str	r3, [r7, #24]
 8002e34:	e007      	b.n	8002e46 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002e36:	69fb      	ldr	r3, [r7, #28]
 8002e38:	781a      	ldrb	r2, [r3, #0]
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002e40:	69fb      	ldr	r3, [r7, #28]
 8002e42:	3301      	adds	r3, #1
 8002e44:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002e46:	68fb      	ldr	r3, [r7, #12]
 8002e48:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e4a:	b29b      	uxth	r3, r3
 8002e4c:	3b01      	subs	r3, #1
 8002e4e:	b29a      	uxth	r2, r3
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002e54:	68fb      	ldr	r3, [r7, #12]
 8002e56:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002e58:	b29b      	uxth	r3, r3
 8002e5a:	2b00      	cmp	r3, #0
 8002e5c:	d1cb      	bne.n	8002df6 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e5e:	683b      	ldr	r3, [r7, #0]
 8002e60:	9300      	str	r3, [sp, #0]
 8002e62:	697b      	ldr	r3, [r7, #20]
 8002e64:	2200      	movs	r2, #0
 8002e66:	2140      	movs	r1, #64	@ 0x40
 8002e68:	68f8      	ldr	r0, [r7, #12]
 8002e6a:	f000 f814 	bl	8002e96 <UART_WaitOnFlagUntilTimeout>
 8002e6e:	4603      	mov	r3, r0
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	d005      	beq.n	8002e80 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	2220      	movs	r2, #32
 8002e78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002e7c:	2303      	movs	r3, #3
 8002e7e:	e006      	b.n	8002e8e <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e80:	68fb      	ldr	r3, [r7, #12]
 8002e82:	2220      	movs	r2, #32
 8002e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002e88:	2300      	movs	r3, #0
 8002e8a:	e000      	b.n	8002e8e <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002e8c:	2302      	movs	r3, #2
  }
}
 8002e8e:	4618      	mov	r0, r3
 8002e90:	3720      	adds	r7, #32
 8002e92:	46bd      	mov	sp, r7
 8002e94:	bd80      	pop	{r7, pc}

08002e96 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e96:	b580      	push	{r7, lr}
 8002e98:	b086      	sub	sp, #24
 8002e9a:	af00      	add	r7, sp, #0
 8002e9c:	60f8      	str	r0, [r7, #12]
 8002e9e:	60b9      	str	r1, [r7, #8]
 8002ea0:	603b      	str	r3, [r7, #0]
 8002ea2:	4613      	mov	r3, r2
 8002ea4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ea6:	e03b      	b.n	8002f20 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002ea8:	6a3b      	ldr	r3, [r7, #32]
 8002eaa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002eae:	d037      	beq.n	8002f20 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eb0:	f7fe f858 	bl	8000f64 <HAL_GetTick>
 8002eb4:	4602      	mov	r2, r0
 8002eb6:	683b      	ldr	r3, [r7, #0]
 8002eb8:	1ad3      	subs	r3, r2, r3
 8002eba:	6a3a      	ldr	r2, [r7, #32]
 8002ebc:	429a      	cmp	r2, r3
 8002ebe:	d302      	bcc.n	8002ec6 <UART_WaitOnFlagUntilTimeout+0x30>
 8002ec0:	6a3b      	ldr	r3, [r7, #32]
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d101      	bne.n	8002eca <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002ec6:	2303      	movs	r3, #3
 8002ec8:	e03a      	b.n	8002f40 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002eca:	68fb      	ldr	r3, [r7, #12]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	68db      	ldr	r3, [r3, #12]
 8002ed0:	f003 0304 	and.w	r3, r3, #4
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d023      	beq.n	8002f20 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ed8:	68bb      	ldr	r3, [r7, #8]
 8002eda:	2b80      	cmp	r3, #128	@ 0x80
 8002edc:	d020      	beq.n	8002f20 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002ede:	68bb      	ldr	r3, [r7, #8]
 8002ee0:	2b40      	cmp	r3, #64	@ 0x40
 8002ee2:	d01d      	beq.n	8002f20 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002ee4:	68fb      	ldr	r3, [r7, #12]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681b      	ldr	r3, [r3, #0]
 8002eea:	f003 0308 	and.w	r3, r3, #8
 8002eee:	2b08      	cmp	r3, #8
 8002ef0:	d116      	bne.n	8002f20 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002ef2:	2300      	movs	r3, #0
 8002ef4:	617b      	str	r3, [r7, #20]
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	681b      	ldr	r3, [r3, #0]
 8002efc:	617b      	str	r3, [r7, #20]
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	685b      	ldr	r3, [r3, #4]
 8002f04:	617b      	str	r3, [r7, #20]
 8002f06:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002f08:	68f8      	ldr	r0, [r7, #12]
 8002f0a:	f000 f81d 	bl	8002f48 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	2208      	movs	r2, #8
 8002f12:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	2200      	movs	r2, #0
 8002f18:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e00f      	b.n	8002f40 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002f20:	68fb      	ldr	r3, [r7, #12]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	681a      	ldr	r2, [r3, #0]
 8002f26:	68bb      	ldr	r3, [r7, #8]
 8002f28:	4013      	ands	r3, r2
 8002f2a:	68ba      	ldr	r2, [r7, #8]
 8002f2c:	429a      	cmp	r2, r3
 8002f2e:	bf0c      	ite	eq
 8002f30:	2301      	moveq	r3, #1
 8002f32:	2300      	movne	r3, #0
 8002f34:	b2db      	uxtb	r3, r3
 8002f36:	461a      	mov	r2, r3
 8002f38:	79fb      	ldrb	r3, [r7, #7]
 8002f3a:	429a      	cmp	r2, r3
 8002f3c:	d0b4      	beq.n	8002ea8 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002f3e:	2300      	movs	r3, #0
}
 8002f40:	4618      	mov	r0, r3
 8002f42:	3718      	adds	r7, #24
 8002f44:	46bd      	mov	sp, r7
 8002f46:	bd80      	pop	{r7, pc}

08002f48 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002f48:	b480      	push	{r7}
 8002f4a:	b095      	sub	sp, #84	@ 0x54
 8002f4c:	af00      	add	r7, sp, #0
 8002f4e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	330c      	adds	r3, #12
 8002f56:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f58:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002f5a:	e853 3f00 	ldrex	r3, [r3]
 8002f5e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f60:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f62:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f66:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f68:	687b      	ldr	r3, [r7, #4]
 8002f6a:	681b      	ldr	r3, [r3, #0]
 8002f6c:	330c      	adds	r3, #12
 8002f6e:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f70:	643a      	str	r2, [r7, #64]	@ 0x40
 8002f72:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f74:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002f76:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f78:	e841 2300 	strex	r3, r2, [r1]
 8002f7c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002f7e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f80:	2b00      	cmp	r3, #0
 8002f82:	d1e5      	bne.n	8002f50 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	3314      	adds	r3, #20
 8002f8a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f8c:	6a3b      	ldr	r3, [r7, #32]
 8002f8e:	e853 3f00 	ldrex	r3, [r3]
 8002f92:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	f023 0301 	bic.w	r3, r3, #1
 8002f9a:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	3314      	adds	r3, #20
 8002fa2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002fa4:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002fa6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fa8:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002faa:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002fac:	e841 2300 	strex	r3, r2, [r1]
 8002fb0:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002fb2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fb4:	2b00      	cmp	r3, #0
 8002fb6:	d1e5      	bne.n	8002f84 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fbc:	2b01      	cmp	r3, #1
 8002fbe:	d119      	bne.n	8002ff4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	681b      	ldr	r3, [r3, #0]
 8002fc4:	330c      	adds	r3, #12
 8002fc6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	e853 3f00 	ldrex	r3, [r3]
 8002fce:	60bb      	str	r3, [r7, #8]
   return(result);
 8002fd0:	68bb      	ldr	r3, [r7, #8]
 8002fd2:	f023 0310 	bic.w	r3, r3, #16
 8002fd6:	647b      	str	r3, [r7, #68]	@ 0x44
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	330c      	adds	r3, #12
 8002fde:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002fe0:	61ba      	str	r2, [r7, #24]
 8002fe2:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002fe4:	6979      	ldr	r1, [r7, #20]
 8002fe6:	69ba      	ldr	r2, [r7, #24]
 8002fe8:	e841 2300 	strex	r3, r2, [r1]
 8002fec:	613b      	str	r3, [r7, #16]
   return(result);
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	2b00      	cmp	r3, #0
 8002ff2:	d1e5      	bne.n	8002fc0 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	2220      	movs	r2, #32
 8002ff8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2200      	movs	r2, #0
 8003000:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8003002:	bf00      	nop
 8003004:	3754      	adds	r7, #84	@ 0x54
 8003006:	46bd      	mov	sp, r7
 8003008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800300c:	4770      	bx	lr
	...

08003010 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8003010:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003014:	b0c0      	sub	sp, #256	@ 0x100
 8003016:	af00      	add	r7, sp, #0
 8003018:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800301c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	691b      	ldr	r3, [r3, #16]
 8003024:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8003028:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800302c:	68d9      	ldr	r1, [r3, #12]
 800302e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003032:	681a      	ldr	r2, [r3, #0]
 8003034:	ea40 0301 	orr.w	r3, r0, r1
 8003038:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800303a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800303e:	689a      	ldr	r2, [r3, #8]
 8003040:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003044:	691b      	ldr	r3, [r3, #16]
 8003046:	431a      	orrs	r2, r3
 8003048:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800304c:	695b      	ldr	r3, [r3, #20]
 800304e:	431a      	orrs	r2, r3
 8003050:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003054:	69db      	ldr	r3, [r3, #28]
 8003056:	4313      	orrs	r3, r2
 8003058:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 800305c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003060:	681b      	ldr	r3, [r3, #0]
 8003062:	68db      	ldr	r3, [r3, #12]
 8003064:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8003068:	f021 010c 	bic.w	r1, r1, #12
 800306c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003070:	681a      	ldr	r2, [r3, #0]
 8003072:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8003076:	430b      	orrs	r3, r1
 8003078:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800307a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	695b      	ldr	r3, [r3, #20]
 8003082:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8003086:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800308a:	6999      	ldr	r1, [r3, #24]
 800308c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003090:	681a      	ldr	r2, [r3, #0]
 8003092:	ea40 0301 	orr.w	r3, r0, r1
 8003096:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8003098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800309c:	681a      	ldr	r2, [r3, #0]
 800309e:	4b8f      	ldr	r3, [pc, #572]	@ (80032dc <UART_SetConfig+0x2cc>)
 80030a0:	429a      	cmp	r2, r3
 80030a2:	d005      	beq.n	80030b0 <UART_SetConfig+0xa0>
 80030a4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030a8:	681a      	ldr	r2, [r3, #0]
 80030aa:	4b8d      	ldr	r3, [pc, #564]	@ (80032e0 <UART_SetConfig+0x2d0>)
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d104      	bne.n	80030ba <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80030b0:	f7fe fe5a 	bl	8001d68 <HAL_RCC_GetPCLK2Freq>
 80030b4:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80030b8:	e003      	b.n	80030c2 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80030ba:	f7fe fe41 	bl	8001d40 <HAL_RCC_GetPCLK1Freq>
 80030be:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80030c2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030c6:	69db      	ldr	r3, [r3, #28]
 80030c8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80030cc:	f040 810c 	bne.w	80032e8 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80030d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80030d4:	2200      	movs	r2, #0
 80030d6:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 80030da:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 80030de:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 80030e2:	4622      	mov	r2, r4
 80030e4:	462b      	mov	r3, r5
 80030e6:	1891      	adds	r1, r2, r2
 80030e8:	65b9      	str	r1, [r7, #88]	@ 0x58
 80030ea:	415b      	adcs	r3, r3
 80030ec:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80030ee:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 80030f2:	4621      	mov	r1, r4
 80030f4:	eb12 0801 	adds.w	r8, r2, r1
 80030f8:	4629      	mov	r1, r5
 80030fa:	eb43 0901 	adc.w	r9, r3, r1
 80030fe:	f04f 0200 	mov.w	r2, #0
 8003102:	f04f 0300 	mov.w	r3, #0
 8003106:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800310a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800310e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003112:	4690      	mov	r8, r2
 8003114:	4699      	mov	r9, r3
 8003116:	4623      	mov	r3, r4
 8003118:	eb18 0303 	adds.w	r3, r8, r3
 800311c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8003120:	462b      	mov	r3, r5
 8003122:	eb49 0303 	adc.w	r3, r9, r3
 8003126:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800312a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800312e:	685b      	ldr	r3, [r3, #4]
 8003130:	2200      	movs	r2, #0
 8003132:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8003136:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800313a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800313e:	460b      	mov	r3, r1
 8003140:	18db      	adds	r3, r3, r3
 8003142:	653b      	str	r3, [r7, #80]	@ 0x50
 8003144:	4613      	mov	r3, r2
 8003146:	eb42 0303 	adc.w	r3, r2, r3
 800314a:	657b      	str	r3, [r7, #84]	@ 0x54
 800314c:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8003150:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8003154:	f7fd f88c 	bl	8000270 <__aeabi_uldivmod>
 8003158:	4602      	mov	r2, r0
 800315a:	460b      	mov	r3, r1
 800315c:	4b61      	ldr	r3, [pc, #388]	@ (80032e4 <UART_SetConfig+0x2d4>)
 800315e:	fba3 2302 	umull	r2, r3, r3, r2
 8003162:	095b      	lsrs	r3, r3, #5
 8003164:	011c      	lsls	r4, r3, #4
 8003166:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800316a:	2200      	movs	r2, #0
 800316c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8003170:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8003174:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8003178:	4642      	mov	r2, r8
 800317a:	464b      	mov	r3, r9
 800317c:	1891      	adds	r1, r2, r2
 800317e:	64b9      	str	r1, [r7, #72]	@ 0x48
 8003180:	415b      	adcs	r3, r3
 8003182:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003184:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8003188:	4641      	mov	r1, r8
 800318a:	eb12 0a01 	adds.w	sl, r2, r1
 800318e:	4649      	mov	r1, r9
 8003190:	eb43 0b01 	adc.w	fp, r3, r1
 8003194:	f04f 0200 	mov.w	r2, #0
 8003198:	f04f 0300 	mov.w	r3, #0
 800319c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80031a0:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80031a4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80031a8:	4692      	mov	sl, r2
 80031aa:	469b      	mov	fp, r3
 80031ac:	4643      	mov	r3, r8
 80031ae:	eb1a 0303 	adds.w	r3, sl, r3
 80031b2:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80031b6:	464b      	mov	r3, r9
 80031b8:	eb4b 0303 	adc.w	r3, fp, r3
 80031bc:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 80031c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031c4:	685b      	ldr	r3, [r3, #4]
 80031c6:	2200      	movs	r2, #0
 80031c8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80031cc:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 80031d0:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 80031d4:	460b      	mov	r3, r1
 80031d6:	18db      	adds	r3, r3, r3
 80031d8:	643b      	str	r3, [r7, #64]	@ 0x40
 80031da:	4613      	mov	r3, r2
 80031dc:	eb42 0303 	adc.w	r3, r2, r3
 80031e0:	647b      	str	r3, [r7, #68]	@ 0x44
 80031e2:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 80031e6:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 80031ea:	f7fd f841 	bl	8000270 <__aeabi_uldivmod>
 80031ee:	4602      	mov	r2, r0
 80031f0:	460b      	mov	r3, r1
 80031f2:	4611      	mov	r1, r2
 80031f4:	4b3b      	ldr	r3, [pc, #236]	@ (80032e4 <UART_SetConfig+0x2d4>)
 80031f6:	fba3 2301 	umull	r2, r3, r3, r1
 80031fa:	095b      	lsrs	r3, r3, #5
 80031fc:	2264      	movs	r2, #100	@ 0x64
 80031fe:	fb02 f303 	mul.w	r3, r2, r3
 8003202:	1acb      	subs	r3, r1, r3
 8003204:	00db      	lsls	r3, r3, #3
 8003206:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800320a:	4b36      	ldr	r3, [pc, #216]	@ (80032e4 <UART_SetConfig+0x2d4>)
 800320c:	fba3 2302 	umull	r2, r3, r3, r2
 8003210:	095b      	lsrs	r3, r3, #5
 8003212:	005b      	lsls	r3, r3, #1
 8003214:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8003218:	441c      	add	r4, r3
 800321a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800321e:	2200      	movs	r2, #0
 8003220:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003224:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8003228:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800322c:	4642      	mov	r2, r8
 800322e:	464b      	mov	r3, r9
 8003230:	1891      	adds	r1, r2, r2
 8003232:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003234:	415b      	adcs	r3, r3
 8003236:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003238:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 800323c:	4641      	mov	r1, r8
 800323e:	1851      	adds	r1, r2, r1
 8003240:	6339      	str	r1, [r7, #48]	@ 0x30
 8003242:	4649      	mov	r1, r9
 8003244:	414b      	adcs	r3, r1
 8003246:	637b      	str	r3, [r7, #52]	@ 0x34
 8003248:	f04f 0200 	mov.w	r2, #0
 800324c:	f04f 0300 	mov.w	r3, #0
 8003250:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003254:	4659      	mov	r1, fp
 8003256:	00cb      	lsls	r3, r1, #3
 8003258:	4651      	mov	r1, sl
 800325a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800325e:	4651      	mov	r1, sl
 8003260:	00ca      	lsls	r2, r1, #3
 8003262:	4610      	mov	r0, r2
 8003264:	4619      	mov	r1, r3
 8003266:	4603      	mov	r3, r0
 8003268:	4642      	mov	r2, r8
 800326a:	189b      	adds	r3, r3, r2
 800326c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003270:	464b      	mov	r3, r9
 8003272:	460a      	mov	r2, r1
 8003274:	eb42 0303 	adc.w	r3, r2, r3
 8003278:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800327c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003280:	685b      	ldr	r3, [r3, #4]
 8003282:	2200      	movs	r2, #0
 8003284:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003288:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 800328c:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003290:	460b      	mov	r3, r1
 8003292:	18db      	adds	r3, r3, r3
 8003294:	62bb      	str	r3, [r7, #40]	@ 0x28
 8003296:	4613      	mov	r3, r2
 8003298:	eb42 0303 	adc.w	r3, r2, r3
 800329c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800329e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80032a2:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80032a6:	f7fc ffe3 	bl	8000270 <__aeabi_uldivmod>
 80032aa:	4602      	mov	r2, r0
 80032ac:	460b      	mov	r3, r1
 80032ae:	4b0d      	ldr	r3, [pc, #52]	@ (80032e4 <UART_SetConfig+0x2d4>)
 80032b0:	fba3 1302 	umull	r1, r3, r3, r2
 80032b4:	095b      	lsrs	r3, r3, #5
 80032b6:	2164      	movs	r1, #100	@ 0x64
 80032b8:	fb01 f303 	mul.w	r3, r1, r3
 80032bc:	1ad3      	subs	r3, r2, r3
 80032be:	00db      	lsls	r3, r3, #3
 80032c0:	3332      	adds	r3, #50	@ 0x32
 80032c2:	4a08      	ldr	r2, [pc, #32]	@ (80032e4 <UART_SetConfig+0x2d4>)
 80032c4:	fba2 2303 	umull	r2, r3, r2, r3
 80032c8:	095b      	lsrs	r3, r3, #5
 80032ca:	f003 0207 	and.w	r2, r3, #7
 80032ce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	4422      	add	r2, r4
 80032d6:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80032d8:	e106      	b.n	80034e8 <UART_SetConfig+0x4d8>
 80032da:	bf00      	nop
 80032dc:	40011000 	.word	0x40011000
 80032e0:	40011400 	.word	0x40011400
 80032e4:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80032e8:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80032ec:	2200      	movs	r2, #0
 80032ee:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80032f2:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80032f6:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 80032fa:	4642      	mov	r2, r8
 80032fc:	464b      	mov	r3, r9
 80032fe:	1891      	adds	r1, r2, r2
 8003300:	6239      	str	r1, [r7, #32]
 8003302:	415b      	adcs	r3, r3
 8003304:	627b      	str	r3, [r7, #36]	@ 0x24
 8003306:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800330a:	4641      	mov	r1, r8
 800330c:	1854      	adds	r4, r2, r1
 800330e:	4649      	mov	r1, r9
 8003310:	eb43 0501 	adc.w	r5, r3, r1
 8003314:	f04f 0200 	mov.w	r2, #0
 8003318:	f04f 0300 	mov.w	r3, #0
 800331c:	00eb      	lsls	r3, r5, #3
 800331e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003322:	00e2      	lsls	r2, r4, #3
 8003324:	4614      	mov	r4, r2
 8003326:	461d      	mov	r5, r3
 8003328:	4643      	mov	r3, r8
 800332a:	18e3      	adds	r3, r4, r3
 800332c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003330:	464b      	mov	r3, r9
 8003332:	eb45 0303 	adc.w	r3, r5, r3
 8003336:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800333a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	2200      	movs	r2, #0
 8003342:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003346:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800334a:	f04f 0200 	mov.w	r2, #0
 800334e:	f04f 0300 	mov.w	r3, #0
 8003352:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8003356:	4629      	mov	r1, r5
 8003358:	008b      	lsls	r3, r1, #2
 800335a:	4621      	mov	r1, r4
 800335c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003360:	4621      	mov	r1, r4
 8003362:	008a      	lsls	r2, r1, #2
 8003364:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8003368:	f7fc ff82 	bl	8000270 <__aeabi_uldivmod>
 800336c:	4602      	mov	r2, r0
 800336e:	460b      	mov	r3, r1
 8003370:	4b60      	ldr	r3, [pc, #384]	@ (80034f4 <UART_SetConfig+0x4e4>)
 8003372:	fba3 2302 	umull	r2, r3, r3, r2
 8003376:	095b      	lsrs	r3, r3, #5
 8003378:	011c      	lsls	r4, r3, #4
 800337a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800337e:	2200      	movs	r2, #0
 8003380:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003384:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8003388:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 800338c:	4642      	mov	r2, r8
 800338e:	464b      	mov	r3, r9
 8003390:	1891      	adds	r1, r2, r2
 8003392:	61b9      	str	r1, [r7, #24]
 8003394:	415b      	adcs	r3, r3
 8003396:	61fb      	str	r3, [r7, #28]
 8003398:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800339c:	4641      	mov	r1, r8
 800339e:	1851      	adds	r1, r2, r1
 80033a0:	6139      	str	r1, [r7, #16]
 80033a2:	4649      	mov	r1, r9
 80033a4:	414b      	adcs	r3, r1
 80033a6:	617b      	str	r3, [r7, #20]
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	f04f 0300 	mov.w	r3, #0
 80033b0:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80033b4:	4659      	mov	r1, fp
 80033b6:	00cb      	lsls	r3, r1, #3
 80033b8:	4651      	mov	r1, sl
 80033ba:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80033be:	4651      	mov	r1, sl
 80033c0:	00ca      	lsls	r2, r1, #3
 80033c2:	4610      	mov	r0, r2
 80033c4:	4619      	mov	r1, r3
 80033c6:	4603      	mov	r3, r0
 80033c8:	4642      	mov	r2, r8
 80033ca:	189b      	adds	r3, r3, r2
 80033cc:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80033d0:	464b      	mov	r3, r9
 80033d2:	460a      	mov	r2, r1
 80033d4:	eb42 0303 	adc.w	r3, r2, r3
 80033d8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80033dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80033e0:	685b      	ldr	r3, [r3, #4]
 80033e2:	2200      	movs	r2, #0
 80033e4:	67bb      	str	r3, [r7, #120]	@ 0x78
 80033e6:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80033e8:	f04f 0200 	mov.w	r2, #0
 80033ec:	f04f 0300 	mov.w	r3, #0
 80033f0:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 80033f4:	4649      	mov	r1, r9
 80033f6:	008b      	lsls	r3, r1, #2
 80033f8:	4641      	mov	r1, r8
 80033fa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033fe:	4641      	mov	r1, r8
 8003400:	008a      	lsls	r2, r1, #2
 8003402:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8003406:	f7fc ff33 	bl	8000270 <__aeabi_uldivmod>
 800340a:	4602      	mov	r2, r0
 800340c:	460b      	mov	r3, r1
 800340e:	4611      	mov	r1, r2
 8003410:	4b38      	ldr	r3, [pc, #224]	@ (80034f4 <UART_SetConfig+0x4e4>)
 8003412:	fba3 2301 	umull	r2, r3, r3, r1
 8003416:	095b      	lsrs	r3, r3, #5
 8003418:	2264      	movs	r2, #100	@ 0x64
 800341a:	fb02 f303 	mul.w	r3, r2, r3
 800341e:	1acb      	subs	r3, r1, r3
 8003420:	011b      	lsls	r3, r3, #4
 8003422:	3332      	adds	r3, #50	@ 0x32
 8003424:	4a33      	ldr	r2, [pc, #204]	@ (80034f4 <UART_SetConfig+0x4e4>)
 8003426:	fba2 2303 	umull	r2, r3, r2, r3
 800342a:	095b      	lsrs	r3, r3, #5
 800342c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003430:	441c      	add	r4, r3
 8003432:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003436:	2200      	movs	r2, #0
 8003438:	673b      	str	r3, [r7, #112]	@ 0x70
 800343a:	677a      	str	r2, [r7, #116]	@ 0x74
 800343c:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003440:	4642      	mov	r2, r8
 8003442:	464b      	mov	r3, r9
 8003444:	1891      	adds	r1, r2, r2
 8003446:	60b9      	str	r1, [r7, #8]
 8003448:	415b      	adcs	r3, r3
 800344a:	60fb      	str	r3, [r7, #12]
 800344c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003450:	4641      	mov	r1, r8
 8003452:	1851      	adds	r1, r2, r1
 8003454:	6039      	str	r1, [r7, #0]
 8003456:	4649      	mov	r1, r9
 8003458:	414b      	adcs	r3, r1
 800345a:	607b      	str	r3, [r7, #4]
 800345c:	f04f 0200 	mov.w	r2, #0
 8003460:	f04f 0300 	mov.w	r3, #0
 8003464:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8003468:	4659      	mov	r1, fp
 800346a:	00cb      	lsls	r3, r1, #3
 800346c:	4651      	mov	r1, sl
 800346e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003472:	4651      	mov	r1, sl
 8003474:	00ca      	lsls	r2, r1, #3
 8003476:	4610      	mov	r0, r2
 8003478:	4619      	mov	r1, r3
 800347a:	4603      	mov	r3, r0
 800347c:	4642      	mov	r2, r8
 800347e:	189b      	adds	r3, r3, r2
 8003480:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003482:	464b      	mov	r3, r9
 8003484:	460a      	mov	r2, r1
 8003486:	eb42 0303 	adc.w	r3, r2, r3
 800348a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800348c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003490:	685b      	ldr	r3, [r3, #4]
 8003492:	2200      	movs	r2, #0
 8003494:	663b      	str	r3, [r7, #96]	@ 0x60
 8003496:	667a      	str	r2, [r7, #100]	@ 0x64
 8003498:	f04f 0200 	mov.w	r2, #0
 800349c:	f04f 0300 	mov.w	r3, #0
 80034a0:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80034a4:	4649      	mov	r1, r9
 80034a6:	008b      	lsls	r3, r1, #2
 80034a8:	4641      	mov	r1, r8
 80034aa:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80034ae:	4641      	mov	r1, r8
 80034b0:	008a      	lsls	r2, r1, #2
 80034b2:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80034b6:	f7fc fedb 	bl	8000270 <__aeabi_uldivmod>
 80034ba:	4602      	mov	r2, r0
 80034bc:	460b      	mov	r3, r1
 80034be:	4b0d      	ldr	r3, [pc, #52]	@ (80034f4 <UART_SetConfig+0x4e4>)
 80034c0:	fba3 1302 	umull	r1, r3, r3, r2
 80034c4:	095b      	lsrs	r3, r3, #5
 80034c6:	2164      	movs	r1, #100	@ 0x64
 80034c8:	fb01 f303 	mul.w	r3, r1, r3
 80034cc:	1ad3      	subs	r3, r2, r3
 80034ce:	011b      	lsls	r3, r3, #4
 80034d0:	3332      	adds	r3, #50	@ 0x32
 80034d2:	4a08      	ldr	r2, [pc, #32]	@ (80034f4 <UART_SetConfig+0x4e4>)
 80034d4:	fba2 2303 	umull	r2, r3, r2, r3
 80034d8:	095b      	lsrs	r3, r3, #5
 80034da:	f003 020f 	and.w	r2, r3, #15
 80034de:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80034e2:	681b      	ldr	r3, [r3, #0]
 80034e4:	4422      	add	r2, r4
 80034e6:	609a      	str	r2, [r3, #8]
}
 80034e8:	bf00      	nop
 80034ea:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 80034ee:	46bd      	mov	sp, r7
 80034f0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034f4:	51eb851f 	.word	0x51eb851f

080034f8 <__NVIC_SetPriority>:
{
 80034f8:	b480      	push	{r7}
 80034fa:	b083      	sub	sp, #12
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	4603      	mov	r3, r0
 8003500:	6039      	str	r1, [r7, #0]
 8003502:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003504:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003508:	2b00      	cmp	r3, #0
 800350a:	db0a      	blt.n	8003522 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800350c:	683b      	ldr	r3, [r7, #0]
 800350e:	b2da      	uxtb	r2, r3
 8003510:	490c      	ldr	r1, [pc, #48]	@ (8003544 <__NVIC_SetPriority+0x4c>)
 8003512:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003516:	0112      	lsls	r2, r2, #4
 8003518:	b2d2      	uxtb	r2, r2
 800351a:	440b      	add	r3, r1
 800351c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003520:	e00a      	b.n	8003538 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003522:	683b      	ldr	r3, [r7, #0]
 8003524:	b2da      	uxtb	r2, r3
 8003526:	4908      	ldr	r1, [pc, #32]	@ (8003548 <__NVIC_SetPriority+0x50>)
 8003528:	79fb      	ldrb	r3, [r7, #7]
 800352a:	f003 030f 	and.w	r3, r3, #15
 800352e:	3b04      	subs	r3, #4
 8003530:	0112      	lsls	r2, r2, #4
 8003532:	b2d2      	uxtb	r2, r2
 8003534:	440b      	add	r3, r1
 8003536:	761a      	strb	r2, [r3, #24]
}
 8003538:	bf00      	nop
 800353a:	370c      	adds	r7, #12
 800353c:	46bd      	mov	sp, r7
 800353e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003542:	4770      	bx	lr
 8003544:	e000e100 	.word	0xe000e100
 8003548:	e000ed00 	.word	0xe000ed00

0800354c <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 800354c:	b580      	push	{r7, lr}
 800354e:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003550:	4b05      	ldr	r3, [pc, #20]	@ (8003568 <SysTick_Handler+0x1c>)
 8003552:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003554:	f001 fd2a 	bl	8004fac <xTaskGetSchedulerState>
 8003558:	4603      	mov	r3, r0
 800355a:	2b01      	cmp	r3, #1
 800355c:	d001      	beq.n	8003562 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 800355e:	f002 fb23 	bl	8005ba8 <xPortSysTickHandler>
  }
}
 8003562:	bf00      	nop
 8003564:	bd80      	pop	{r7, pc}
 8003566:	bf00      	nop
 8003568:	e000e010 	.word	0xe000e010

0800356c <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 800356c:	b580      	push	{r7, lr}
 800356e:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003570:	2100      	movs	r1, #0
 8003572:	f06f 0004 	mvn.w	r0, #4
 8003576:	f7ff ffbf 	bl	80034f8 <__NVIC_SetPriority>
#endif
}
 800357a:	bf00      	nop
 800357c:	bd80      	pop	{r7, pc}
	...

08003580 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003580:	b480      	push	{r7}
 8003582:	b083      	sub	sp, #12
 8003584:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003586:	f3ef 8305 	mrs	r3, IPSR
 800358a:	603b      	str	r3, [r7, #0]
  return(result);
 800358c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 800358e:	2b00      	cmp	r3, #0
 8003590:	d003      	beq.n	800359a <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8003592:	f06f 0305 	mvn.w	r3, #5
 8003596:	607b      	str	r3, [r7, #4]
 8003598:	e00c      	b.n	80035b4 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 800359a:	4b0a      	ldr	r3, [pc, #40]	@ (80035c4 <osKernelInitialize+0x44>)
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	2b00      	cmp	r3, #0
 80035a0:	d105      	bne.n	80035ae <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80035a2:	4b08      	ldr	r3, [pc, #32]	@ (80035c4 <osKernelInitialize+0x44>)
 80035a4:	2201      	movs	r2, #1
 80035a6:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80035a8:	2300      	movs	r3, #0
 80035aa:	607b      	str	r3, [r7, #4]
 80035ac:	e002      	b.n	80035b4 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80035ae:	f04f 33ff 	mov.w	r3, #4294967295
 80035b2:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80035b4:	687b      	ldr	r3, [r7, #4]
}
 80035b6:	4618      	mov	r0, r3
 80035b8:	370c      	adds	r7, #12
 80035ba:	46bd      	mov	sp, r7
 80035bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c0:	4770      	bx	lr
 80035c2:	bf00      	nop
 80035c4:	20000144 	.word	0x20000144

080035c8 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80035c8:	b580      	push	{r7, lr}
 80035ca:	b082      	sub	sp, #8
 80035cc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80035ce:	f3ef 8305 	mrs	r3, IPSR
 80035d2:	603b      	str	r3, [r7, #0]
  return(result);
 80035d4:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d003      	beq.n	80035e2 <osKernelStart+0x1a>
    stat = osErrorISR;
 80035da:	f06f 0305 	mvn.w	r3, #5
 80035de:	607b      	str	r3, [r7, #4]
 80035e0:	e010      	b.n	8003604 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80035e2:	4b0b      	ldr	r3, [pc, #44]	@ (8003610 <osKernelStart+0x48>)
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	2b01      	cmp	r3, #1
 80035e8:	d109      	bne.n	80035fe <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80035ea:	f7ff ffbf 	bl	800356c <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80035ee:	4b08      	ldr	r3, [pc, #32]	@ (8003610 <osKernelStart+0x48>)
 80035f0:	2202      	movs	r2, #2
 80035f2:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80035f4:	f001 f876 	bl	80046e4 <vTaskStartScheduler>
      stat = osOK;
 80035f8:	2300      	movs	r3, #0
 80035fa:	607b      	str	r3, [r7, #4]
 80035fc:	e002      	b.n	8003604 <osKernelStart+0x3c>
    } else {
      stat = osError;
 80035fe:	f04f 33ff 	mov.w	r3, #4294967295
 8003602:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003604:	687b      	ldr	r3, [r7, #4]
}
 8003606:	4618      	mov	r0, r3
 8003608:	3708      	adds	r7, #8
 800360a:	46bd      	mov	sp, r7
 800360c:	bd80      	pop	{r7, pc}
 800360e:	bf00      	nop
 8003610:	20000144 	.word	0x20000144

08003614 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003614:	b580      	push	{r7, lr}
 8003616:	b08e      	sub	sp, #56	@ 0x38
 8003618:	af04      	add	r7, sp, #16
 800361a:	60f8      	str	r0, [r7, #12]
 800361c:	60b9      	str	r1, [r7, #8]
 800361e:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003620:	2300      	movs	r3, #0
 8003622:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003624:	f3ef 8305 	mrs	r3, IPSR
 8003628:	617b      	str	r3, [r7, #20]
  return(result);
 800362a:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 800362c:	2b00      	cmp	r3, #0
 800362e:	d17e      	bne.n	800372e <osThreadNew+0x11a>
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	2b00      	cmp	r3, #0
 8003634:	d07b      	beq.n	800372e <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8003636:	2380      	movs	r3, #128	@ 0x80
 8003638:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800363a:	2318      	movs	r3, #24
 800363c:	61fb      	str	r3, [r7, #28]

    name = NULL;
 800363e:	2300      	movs	r3, #0
 8003640:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003642:	f04f 33ff 	mov.w	r3, #4294967295
 8003646:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	2b00      	cmp	r3, #0
 800364c:	d045      	beq.n	80036da <osThreadNew+0xc6>
      if (attr->name != NULL) {
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2b00      	cmp	r3, #0
 8003654:	d002      	beq.n	800365c <osThreadNew+0x48>
        name = attr->name;
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	699b      	ldr	r3, [r3, #24]
 8003660:	2b00      	cmp	r3, #0
 8003662:	d002      	beq.n	800366a <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	699b      	ldr	r3, [r3, #24]
 8003668:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800366a:	69fb      	ldr	r3, [r7, #28]
 800366c:	2b00      	cmp	r3, #0
 800366e:	d008      	beq.n	8003682 <osThreadNew+0x6e>
 8003670:	69fb      	ldr	r3, [r7, #28]
 8003672:	2b38      	cmp	r3, #56	@ 0x38
 8003674:	d805      	bhi.n	8003682 <osThreadNew+0x6e>
 8003676:	687b      	ldr	r3, [r7, #4]
 8003678:	685b      	ldr	r3, [r3, #4]
 800367a:	f003 0301 	and.w	r3, r3, #1
 800367e:	2b00      	cmp	r3, #0
 8003680:	d001      	beq.n	8003686 <osThreadNew+0x72>
        return (NULL);
 8003682:	2300      	movs	r3, #0
 8003684:	e054      	b.n	8003730 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	695b      	ldr	r3, [r3, #20]
 800368a:	2b00      	cmp	r3, #0
 800368c:	d003      	beq.n	8003696 <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	695b      	ldr	r3, [r3, #20]
 8003692:	089b      	lsrs	r3, r3, #2
 8003694:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	689b      	ldr	r3, [r3, #8]
 800369a:	2b00      	cmp	r3, #0
 800369c:	d00e      	beq.n	80036bc <osThreadNew+0xa8>
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	68db      	ldr	r3, [r3, #12]
 80036a2:	2ba7      	cmp	r3, #167	@ 0xa7
 80036a4:	d90a      	bls.n	80036bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d006      	beq.n	80036bc <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	695b      	ldr	r3, [r3, #20]
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d002      	beq.n	80036bc <osThreadNew+0xa8>
        mem = 1;
 80036b6:	2301      	movs	r3, #1
 80036b8:	61bb      	str	r3, [r7, #24]
 80036ba:	e010      	b.n	80036de <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	689b      	ldr	r3, [r3, #8]
 80036c0:	2b00      	cmp	r3, #0
 80036c2:	d10c      	bne.n	80036de <osThreadNew+0xca>
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	68db      	ldr	r3, [r3, #12]
 80036c8:	2b00      	cmp	r3, #0
 80036ca:	d108      	bne.n	80036de <osThreadNew+0xca>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	691b      	ldr	r3, [r3, #16]
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d104      	bne.n	80036de <osThreadNew+0xca>
          mem = 0;
 80036d4:	2300      	movs	r3, #0
 80036d6:	61bb      	str	r3, [r7, #24]
 80036d8:	e001      	b.n	80036de <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80036da:	2300      	movs	r3, #0
 80036dc:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80036de:	69bb      	ldr	r3, [r7, #24]
 80036e0:	2b01      	cmp	r3, #1
 80036e2:	d110      	bne.n	8003706 <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80036e4:	687b      	ldr	r3, [r7, #4]
 80036e6:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80036e8:	687a      	ldr	r2, [r7, #4]
 80036ea:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80036ec:	9202      	str	r2, [sp, #8]
 80036ee:	9301      	str	r3, [sp, #4]
 80036f0:	69fb      	ldr	r3, [r7, #28]
 80036f2:	9300      	str	r3, [sp, #0]
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	6a3a      	ldr	r2, [r7, #32]
 80036f8:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80036fa:	68f8      	ldr	r0, [r7, #12]
 80036fc:	f000 fdfe 	bl	80042fc <xTaskCreateStatic>
 8003700:	4603      	mov	r3, r0
 8003702:	613b      	str	r3, [r7, #16]
 8003704:	e013      	b.n	800372e <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8003706:	69bb      	ldr	r3, [r7, #24]
 8003708:	2b00      	cmp	r3, #0
 800370a:	d110      	bne.n	800372e <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 800370c:	6a3b      	ldr	r3, [r7, #32]
 800370e:	b29a      	uxth	r2, r3
 8003710:	f107 0310 	add.w	r3, r7, #16
 8003714:	9301      	str	r3, [sp, #4]
 8003716:	69fb      	ldr	r3, [r7, #28]
 8003718:	9300      	str	r3, [sp, #0]
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800371e:	68f8      	ldr	r0, [r7, #12]
 8003720:	f000 fe4c 	bl	80043bc <xTaskCreate>
 8003724:	4603      	mov	r3, r0
 8003726:	2b01      	cmp	r3, #1
 8003728:	d001      	beq.n	800372e <osThreadNew+0x11a>
            hTask = NULL;
 800372a:	2300      	movs	r3, #0
 800372c:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 800372e:	693b      	ldr	r3, [r7, #16]
}
 8003730:	4618      	mov	r0, r3
 8003732:	3728      	adds	r7, #40	@ 0x28
 8003734:	46bd      	mov	sp, r7
 8003736:	bd80      	pop	{r7, pc}

08003738 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003738:	b480      	push	{r7}
 800373a:	b085      	sub	sp, #20
 800373c:	af00      	add	r7, sp, #0
 800373e:	60f8      	str	r0, [r7, #12]
 8003740:	60b9      	str	r1, [r7, #8]
 8003742:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8003744:	68fb      	ldr	r3, [r7, #12]
 8003746:	4a07      	ldr	r2, [pc, #28]	@ (8003764 <vApplicationGetIdleTaskMemory+0x2c>)
 8003748:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 800374a:	68bb      	ldr	r3, [r7, #8]
 800374c:	4a06      	ldr	r2, [pc, #24]	@ (8003768 <vApplicationGetIdleTaskMemory+0x30>)
 800374e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2280      	movs	r2, #128	@ 0x80
 8003754:	601a      	str	r2, [r3, #0]
}
 8003756:	bf00      	nop
 8003758:	3714      	adds	r7, #20
 800375a:	46bd      	mov	sp, r7
 800375c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003760:	4770      	bx	lr
 8003762:	bf00      	nop
 8003764:	20000148 	.word	0x20000148
 8003768:	200001f0 	.word	0x200001f0

0800376c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 800376c:	b480      	push	{r7}
 800376e:	b085      	sub	sp, #20
 8003770:	af00      	add	r7, sp, #0
 8003772:	60f8      	str	r0, [r7, #12]
 8003774:	60b9      	str	r1, [r7, #8]
 8003776:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8003778:	68fb      	ldr	r3, [r7, #12]
 800377a:	4a07      	ldr	r2, [pc, #28]	@ (8003798 <vApplicationGetTimerTaskMemory+0x2c>)
 800377c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 800377e:	68bb      	ldr	r3, [r7, #8]
 8003780:	4a06      	ldr	r2, [pc, #24]	@ (800379c <vApplicationGetTimerTaskMemory+0x30>)
 8003782:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800378a:	601a      	str	r2, [r3, #0]
}
 800378c:	bf00      	nop
 800378e:	3714      	adds	r7, #20
 8003790:	46bd      	mov	sp, r7
 8003792:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003796:	4770      	bx	lr
 8003798:	200003f0 	.word	0x200003f0
 800379c:	20000498 	.word	0x20000498

080037a0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80037a0:	b480      	push	{r7}
 80037a2:	b083      	sub	sp, #12
 80037a4:	af00      	add	r7, sp, #0
 80037a6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	f103 0208 	add.w	r2, r3, #8
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80037b2:	687b      	ldr	r3, [r7, #4]
 80037b4:	f04f 32ff 	mov.w	r2, #4294967295
 80037b8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	f103 0208 	add.w	r2, r3, #8
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	f103 0208 	add.w	r2, r3, #8
 80037ca:	687b      	ldr	r3, [r7, #4]
 80037cc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	2200      	movs	r2, #0
 80037d2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80037d4:	bf00      	nop
 80037d6:	370c      	adds	r7, #12
 80037d8:	46bd      	mov	sp, r7
 80037da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037de:	4770      	bx	lr

080037e0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 80037e0:	b480      	push	{r7}
 80037e2:	b083      	sub	sp, #12
 80037e4:	af00      	add	r7, sp, #0
 80037e6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 80037ee:	bf00      	nop
 80037f0:	370c      	adds	r7, #12
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr

080037fa <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 80037fa:	b480      	push	{r7}
 80037fc:	b085      	sub	sp, #20
 80037fe:	af00      	add	r7, sp, #0
 8003800:	6078      	str	r0, [r7, #4]
 8003802:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8003804:	687b      	ldr	r3, [r7, #4]
 8003806:	685b      	ldr	r3, [r3, #4]
 8003808:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 800380a:	683b      	ldr	r3, [r7, #0]
 800380c:	68fa      	ldr	r2, [r7, #12]
 800380e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	689a      	ldr	r2, [r3, #8]
 8003814:	683b      	ldr	r3, [r7, #0]
 8003816:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	689b      	ldr	r3, [r3, #8]
 800381c:	683a      	ldr	r2, [r7, #0]
 800381e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	683a      	ldr	r2, [r7, #0]
 8003824:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8003826:	683b      	ldr	r3, [r7, #0]
 8003828:	687a      	ldr	r2, [r7, #4]
 800382a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	1c5a      	adds	r2, r3, #1
 8003832:	687b      	ldr	r3, [r7, #4]
 8003834:	601a      	str	r2, [r3, #0]
}
 8003836:	bf00      	nop
 8003838:	3714      	adds	r7, #20
 800383a:	46bd      	mov	sp, r7
 800383c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003840:	4770      	bx	lr

08003842 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003842:	b480      	push	{r7}
 8003844:	b085      	sub	sp, #20
 8003846:	af00      	add	r7, sp, #0
 8003848:	6078      	str	r0, [r7, #4]
 800384a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8003852:	68bb      	ldr	r3, [r7, #8]
 8003854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003858:	d103      	bne.n	8003862 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 800385a:	687b      	ldr	r3, [r7, #4]
 800385c:	691b      	ldr	r3, [r3, #16]
 800385e:	60fb      	str	r3, [r7, #12]
 8003860:	e00c      	b.n	800387c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	3308      	adds	r3, #8
 8003866:	60fb      	str	r3, [r7, #12]
 8003868:	e002      	b.n	8003870 <vListInsert+0x2e>
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	685b      	ldr	r3, [r3, #4]
 800386e:	60fb      	str	r3, [r7, #12]
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	685b      	ldr	r3, [r3, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	68ba      	ldr	r2, [r7, #8]
 8003878:	429a      	cmp	r2, r3
 800387a:	d2f6      	bcs.n	800386a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	685a      	ldr	r2, [r3, #4]
 8003880:	683b      	ldr	r3, [r7, #0]
 8003882:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8003884:	683b      	ldr	r3, [r7, #0]
 8003886:	685b      	ldr	r3, [r3, #4]
 8003888:	683a      	ldr	r2, [r7, #0]
 800388a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 800388c:	683b      	ldr	r3, [r7, #0]
 800388e:	68fa      	ldr	r2, [r7, #12]
 8003890:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8003892:	68fb      	ldr	r3, [r7, #12]
 8003894:	683a      	ldr	r2, [r7, #0]
 8003896:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8003898:	683b      	ldr	r3, [r7, #0]
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	681b      	ldr	r3, [r3, #0]
 80038a2:	1c5a      	adds	r2, r3, #1
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	601a      	str	r2, [r3, #0]
}
 80038a8:	bf00      	nop
 80038aa:	3714      	adds	r7, #20
 80038ac:	46bd      	mov	sp, r7
 80038ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038b2:	4770      	bx	lr

080038b4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80038b4:	b480      	push	{r7}
 80038b6:	b085      	sub	sp, #20
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	691b      	ldr	r3, [r3, #16]
 80038c0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	685b      	ldr	r3, [r3, #4]
 80038c6:	687a      	ldr	r2, [r7, #4]
 80038c8:	6892      	ldr	r2, [r2, #8]
 80038ca:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80038cc:	687b      	ldr	r3, [r7, #4]
 80038ce:	689b      	ldr	r3, [r3, #8]
 80038d0:	687a      	ldr	r2, [r7, #4]
 80038d2:	6852      	ldr	r2, [r2, #4]
 80038d4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	685b      	ldr	r3, [r3, #4]
 80038da:	687a      	ldr	r2, [r7, #4]
 80038dc:	429a      	cmp	r2, r3
 80038de:	d103      	bne.n	80038e8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	689a      	ldr	r2, [r3, #8]
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	2200      	movs	r2, #0
 80038ec:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 80038ee:	68fb      	ldr	r3, [r7, #12]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	1e5a      	subs	r2, r3, #1
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	681b      	ldr	r3, [r3, #0]
}
 80038fc:	4618      	mov	r0, r3
 80038fe:	3714      	adds	r7, #20
 8003900:	46bd      	mov	sp, r7
 8003902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003906:	4770      	bx	lr

08003908 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003908:	b580      	push	{r7, lr}
 800390a:	b084      	sub	sp, #16
 800390c:	af00      	add	r7, sp, #0
 800390e:	6078      	str	r0, [r7, #4]
 8003910:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8003916:	68fb      	ldr	r3, [r7, #12]
 8003918:	2b00      	cmp	r3, #0
 800391a:	d10b      	bne.n	8003934 <xQueueGenericReset+0x2c>
	__asm volatile
 800391c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003920:	f383 8811 	msr	BASEPRI, r3
 8003924:	f3bf 8f6f 	isb	sy
 8003928:	f3bf 8f4f 	dsb	sy
 800392c:	60bb      	str	r3, [r7, #8]
}
 800392e:	bf00      	nop
 8003930:	bf00      	nop
 8003932:	e7fd      	b.n	8003930 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8003934:	f002 f8a8 	bl	8005a88 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003938:	68fb      	ldr	r3, [r7, #12]
 800393a:	681a      	ldr	r2, [r3, #0]
 800393c:	68fb      	ldr	r3, [r7, #12]
 800393e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003940:	68f9      	ldr	r1, [r7, #12]
 8003942:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003944:	fb01 f303 	mul.w	r3, r1, r3
 8003948:	441a      	add	r2, r3
 800394a:	68fb      	ldr	r3, [r7, #12]
 800394c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	2200      	movs	r2, #0
 8003952:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8003954:	68fb      	ldr	r3, [r7, #12]
 8003956:	681a      	ldr	r2, [r3, #0]
 8003958:	68fb      	ldr	r3, [r7, #12]
 800395a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	681a      	ldr	r2, [r3, #0]
 8003960:	68fb      	ldr	r3, [r7, #12]
 8003962:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003964:	3b01      	subs	r3, #1
 8003966:	68f9      	ldr	r1, [r7, #12]
 8003968:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800396a:	fb01 f303 	mul.w	r3, r1, r3
 800396e:	441a      	add	r2, r3
 8003970:	68fb      	ldr	r3, [r7, #12]
 8003972:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	22ff      	movs	r2, #255	@ 0xff
 8003978:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	22ff      	movs	r2, #255	@ 0xff
 8003980:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8003984:	683b      	ldr	r3, [r7, #0]
 8003986:	2b00      	cmp	r3, #0
 8003988:	d114      	bne.n	80039b4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800398a:	68fb      	ldr	r3, [r7, #12]
 800398c:	691b      	ldr	r3, [r3, #16]
 800398e:	2b00      	cmp	r3, #0
 8003990:	d01a      	beq.n	80039c8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003992:	68fb      	ldr	r3, [r7, #12]
 8003994:	3310      	adds	r3, #16
 8003996:	4618      	mov	r0, r3
 8003998:	f001 f942 	bl	8004c20 <xTaskRemoveFromEventList>
 800399c:	4603      	mov	r3, r0
 800399e:	2b00      	cmp	r3, #0
 80039a0:	d012      	beq.n	80039c8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80039a2:	4b0d      	ldr	r3, [pc, #52]	@ (80039d8 <xQueueGenericReset+0xd0>)
 80039a4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80039a8:	601a      	str	r2, [r3, #0]
 80039aa:	f3bf 8f4f 	dsb	sy
 80039ae:	f3bf 8f6f 	isb	sy
 80039b2:	e009      	b.n	80039c8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80039b4:	68fb      	ldr	r3, [r7, #12]
 80039b6:	3310      	adds	r3, #16
 80039b8:	4618      	mov	r0, r3
 80039ba:	f7ff fef1 	bl	80037a0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80039be:	68fb      	ldr	r3, [r7, #12]
 80039c0:	3324      	adds	r3, #36	@ 0x24
 80039c2:	4618      	mov	r0, r3
 80039c4:	f7ff feec 	bl	80037a0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80039c8:	f002 f890 	bl	8005aec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80039cc:	2301      	movs	r3, #1
}
 80039ce:	4618      	mov	r0, r3
 80039d0:	3710      	adds	r7, #16
 80039d2:	46bd      	mov	sp, r7
 80039d4:	bd80      	pop	{r7, pc}
 80039d6:	bf00      	nop
 80039d8:	e000ed04 	.word	0xe000ed04

080039dc <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80039dc:	b580      	push	{r7, lr}
 80039de:	b08e      	sub	sp, #56	@ 0x38
 80039e0:	af02      	add	r7, sp, #8
 80039e2:	60f8      	str	r0, [r7, #12]
 80039e4:	60b9      	str	r1, [r7, #8]
 80039e6:	607a      	str	r2, [r7, #4]
 80039e8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80039ea:	68fb      	ldr	r3, [r7, #12]
 80039ec:	2b00      	cmp	r3, #0
 80039ee:	d10b      	bne.n	8003a08 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 80039f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039f4:	f383 8811 	msr	BASEPRI, r3
 80039f8:	f3bf 8f6f 	isb	sy
 80039fc:	f3bf 8f4f 	dsb	sy
 8003a00:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003a02:	bf00      	nop
 8003a04:	bf00      	nop
 8003a06:	e7fd      	b.n	8003a04 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003a08:	683b      	ldr	r3, [r7, #0]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d10b      	bne.n	8003a26 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003a0e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a12:	f383 8811 	msr	BASEPRI, r3
 8003a16:	f3bf 8f6f 	isb	sy
 8003a1a:	f3bf 8f4f 	dsb	sy
 8003a1e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003a20:	bf00      	nop
 8003a22:	bf00      	nop
 8003a24:	e7fd      	b.n	8003a22 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d002      	beq.n	8003a32 <xQueueGenericCreateStatic+0x56>
 8003a2c:	68bb      	ldr	r3, [r7, #8]
 8003a2e:	2b00      	cmp	r3, #0
 8003a30:	d001      	beq.n	8003a36 <xQueueGenericCreateStatic+0x5a>
 8003a32:	2301      	movs	r3, #1
 8003a34:	e000      	b.n	8003a38 <xQueueGenericCreateStatic+0x5c>
 8003a36:	2300      	movs	r3, #0
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d10b      	bne.n	8003a54 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003a3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a40:	f383 8811 	msr	BASEPRI, r3
 8003a44:	f3bf 8f6f 	isb	sy
 8003a48:	f3bf 8f4f 	dsb	sy
 8003a4c:	623b      	str	r3, [r7, #32]
}
 8003a4e:	bf00      	nop
 8003a50:	bf00      	nop
 8003a52:	e7fd      	b.n	8003a50 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d102      	bne.n	8003a60 <xQueueGenericCreateStatic+0x84>
 8003a5a:	68bb      	ldr	r3, [r7, #8]
 8003a5c:	2b00      	cmp	r3, #0
 8003a5e:	d101      	bne.n	8003a64 <xQueueGenericCreateStatic+0x88>
 8003a60:	2301      	movs	r3, #1
 8003a62:	e000      	b.n	8003a66 <xQueueGenericCreateStatic+0x8a>
 8003a64:	2300      	movs	r3, #0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d10b      	bne.n	8003a82 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003a6a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a6e:	f383 8811 	msr	BASEPRI, r3
 8003a72:	f3bf 8f6f 	isb	sy
 8003a76:	f3bf 8f4f 	dsb	sy
 8003a7a:	61fb      	str	r3, [r7, #28]
}
 8003a7c:	bf00      	nop
 8003a7e:	bf00      	nop
 8003a80:	e7fd      	b.n	8003a7e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8003a82:	2350      	movs	r3, #80	@ 0x50
 8003a84:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8003a86:	697b      	ldr	r3, [r7, #20]
 8003a88:	2b50      	cmp	r3, #80	@ 0x50
 8003a8a:	d00b      	beq.n	8003aa4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 8003a8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a90:	f383 8811 	msr	BASEPRI, r3
 8003a94:	f3bf 8f6f 	isb	sy
 8003a98:	f3bf 8f4f 	dsb	sy
 8003a9c:	61bb      	str	r3, [r7, #24]
}
 8003a9e:	bf00      	nop
 8003aa0:	bf00      	nop
 8003aa2:	e7fd      	b.n	8003aa0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8003aa4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 8003aaa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d00d      	beq.n	8003acc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8003ab0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003ab2:	2201      	movs	r2, #1
 8003ab4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003ab8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8003abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003abe:	9300      	str	r3, [sp, #0]
 8003ac0:	4613      	mov	r3, r2
 8003ac2:	687a      	ldr	r2, [r7, #4]
 8003ac4:	68b9      	ldr	r1, [r7, #8]
 8003ac6:	68f8      	ldr	r0, [r7, #12]
 8003ac8:	f000 f805 	bl	8003ad6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003acc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8003ace:	4618      	mov	r0, r3
 8003ad0:	3730      	adds	r7, #48	@ 0x30
 8003ad2:	46bd      	mov	sp, r7
 8003ad4:	bd80      	pop	{r7, pc}

08003ad6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003ad6:	b580      	push	{r7, lr}
 8003ad8:	b084      	sub	sp, #16
 8003ada:	af00      	add	r7, sp, #0
 8003adc:	60f8      	str	r0, [r7, #12]
 8003ade:	60b9      	str	r1, [r7, #8]
 8003ae0:	607a      	str	r2, [r7, #4]
 8003ae2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003ae4:	68bb      	ldr	r3, [r7, #8]
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d103      	bne.n	8003af2 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003aea:	69bb      	ldr	r3, [r7, #24]
 8003aec:	69ba      	ldr	r2, [r7, #24]
 8003aee:	601a      	str	r2, [r3, #0]
 8003af0:	e002      	b.n	8003af8 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003af2:	69bb      	ldr	r3, [r7, #24]
 8003af4:	687a      	ldr	r2, [r7, #4]
 8003af6:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003af8:	69bb      	ldr	r3, [r7, #24]
 8003afa:	68fa      	ldr	r2, [r7, #12]
 8003afc:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003afe:	69bb      	ldr	r3, [r7, #24]
 8003b00:	68ba      	ldr	r2, [r7, #8]
 8003b02:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003b04:	2101      	movs	r1, #1
 8003b06:	69b8      	ldr	r0, [r7, #24]
 8003b08:	f7ff fefe 	bl	8003908 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003b0c:	69bb      	ldr	r3, [r7, #24]
 8003b0e:	78fa      	ldrb	r2, [r7, #3]
 8003b10:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003b14:	bf00      	nop
 8003b16:	3710      	adds	r7, #16
 8003b18:	46bd      	mov	sp, r7
 8003b1a:	bd80      	pop	{r7, pc}

08003b1c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003b1c:	b580      	push	{r7, lr}
 8003b1e:	b08e      	sub	sp, #56	@ 0x38
 8003b20:	af00      	add	r7, sp, #0
 8003b22:	60f8      	str	r0, [r7, #12]
 8003b24:	60b9      	str	r1, [r7, #8]
 8003b26:	607a      	str	r2, [r7, #4]
 8003b28:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003b2a:	2300      	movs	r3, #0
 8003b2c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003b32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b34:	2b00      	cmp	r3, #0
 8003b36:	d10b      	bne.n	8003b50 <xQueueGenericSend+0x34>
	__asm volatile
 8003b38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b3c:	f383 8811 	msr	BASEPRI, r3
 8003b40:	f3bf 8f6f 	isb	sy
 8003b44:	f3bf 8f4f 	dsb	sy
 8003b48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003b4a:	bf00      	nop
 8003b4c:	bf00      	nop
 8003b4e:	e7fd      	b.n	8003b4c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003b50:	68bb      	ldr	r3, [r7, #8]
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d103      	bne.n	8003b5e <xQueueGenericSend+0x42>
 8003b56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d101      	bne.n	8003b62 <xQueueGenericSend+0x46>
 8003b5e:	2301      	movs	r3, #1
 8003b60:	e000      	b.n	8003b64 <xQueueGenericSend+0x48>
 8003b62:	2300      	movs	r3, #0
 8003b64:	2b00      	cmp	r3, #0
 8003b66:	d10b      	bne.n	8003b80 <xQueueGenericSend+0x64>
	__asm volatile
 8003b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b6c:	f383 8811 	msr	BASEPRI, r3
 8003b70:	f3bf 8f6f 	isb	sy
 8003b74:	f3bf 8f4f 	dsb	sy
 8003b78:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003b7a:	bf00      	nop
 8003b7c:	bf00      	nop
 8003b7e:	e7fd      	b.n	8003b7c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d103      	bne.n	8003b8e <xQueueGenericSend+0x72>
 8003b86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003b88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003b8a:	2b01      	cmp	r3, #1
 8003b8c:	d101      	bne.n	8003b92 <xQueueGenericSend+0x76>
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e000      	b.n	8003b94 <xQueueGenericSend+0x78>
 8003b92:	2300      	movs	r3, #0
 8003b94:	2b00      	cmp	r3, #0
 8003b96:	d10b      	bne.n	8003bb0 <xQueueGenericSend+0x94>
	__asm volatile
 8003b98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b9c:	f383 8811 	msr	BASEPRI, r3
 8003ba0:	f3bf 8f6f 	isb	sy
 8003ba4:	f3bf 8f4f 	dsb	sy
 8003ba8:	623b      	str	r3, [r7, #32]
}
 8003baa:	bf00      	nop
 8003bac:	bf00      	nop
 8003bae:	e7fd      	b.n	8003bac <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003bb0:	f001 f9fc 	bl	8004fac <xTaskGetSchedulerState>
 8003bb4:	4603      	mov	r3, r0
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d102      	bne.n	8003bc0 <xQueueGenericSend+0xa4>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d101      	bne.n	8003bc4 <xQueueGenericSend+0xa8>
 8003bc0:	2301      	movs	r3, #1
 8003bc2:	e000      	b.n	8003bc6 <xQueueGenericSend+0xaa>
 8003bc4:	2300      	movs	r3, #0
 8003bc6:	2b00      	cmp	r3, #0
 8003bc8:	d10b      	bne.n	8003be2 <xQueueGenericSend+0xc6>
	__asm volatile
 8003bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bce:	f383 8811 	msr	BASEPRI, r3
 8003bd2:	f3bf 8f6f 	isb	sy
 8003bd6:	f3bf 8f4f 	dsb	sy
 8003bda:	61fb      	str	r3, [r7, #28]
}
 8003bdc:	bf00      	nop
 8003bde:	bf00      	nop
 8003be0:	e7fd      	b.n	8003bde <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003be2:	f001 ff51 	bl	8005a88 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003be6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003be8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003bea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bec:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003bee:	429a      	cmp	r2, r3
 8003bf0:	d302      	bcc.n	8003bf8 <xQueueGenericSend+0xdc>
 8003bf2:	683b      	ldr	r3, [r7, #0]
 8003bf4:	2b02      	cmp	r3, #2
 8003bf6:	d129      	bne.n	8003c4c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003bf8:	683a      	ldr	r2, [r7, #0]
 8003bfa:	68b9      	ldr	r1, [r7, #8]
 8003bfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003bfe:	f000 fa0f 	bl	8004020 <prvCopyDataToQueue>
 8003c02:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d010      	beq.n	8003c2e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c0e:	3324      	adds	r3, #36	@ 0x24
 8003c10:	4618      	mov	r0, r3
 8003c12:	f001 f805 	bl	8004c20 <xTaskRemoveFromEventList>
 8003c16:	4603      	mov	r3, r0
 8003c18:	2b00      	cmp	r3, #0
 8003c1a:	d013      	beq.n	8003c44 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003c1c:	4b3f      	ldr	r3, [pc, #252]	@ (8003d1c <xQueueGenericSend+0x200>)
 8003c1e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c22:	601a      	str	r2, [r3, #0]
 8003c24:	f3bf 8f4f 	dsb	sy
 8003c28:	f3bf 8f6f 	isb	sy
 8003c2c:	e00a      	b.n	8003c44 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003c2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d007      	beq.n	8003c44 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003c34:	4b39      	ldr	r3, [pc, #228]	@ (8003d1c <xQueueGenericSend+0x200>)
 8003c36:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c3a:	601a      	str	r2, [r3, #0]
 8003c3c:	f3bf 8f4f 	dsb	sy
 8003c40:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003c44:	f001 ff52 	bl	8005aec <vPortExitCritical>
				return pdPASS;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	e063      	b.n	8003d14 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	d103      	bne.n	8003c5a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003c52:	f001 ff4b 	bl	8005aec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003c56:	2300      	movs	r3, #0
 8003c58:	e05c      	b.n	8003d14 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003c5a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d106      	bne.n	8003c6e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003c60:	f107 0314 	add.w	r3, r7, #20
 8003c64:	4618      	mov	r0, r3
 8003c66:	f001 f83f 	bl	8004ce8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003c6a:	2301      	movs	r3, #1
 8003c6c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003c6e:	f001 ff3d 	bl	8005aec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003c72:	f000 fda7 	bl	80047c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003c76:	f001 ff07 	bl	8005a88 <vPortEnterCritical>
 8003c7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c7c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003c80:	b25b      	sxtb	r3, r3
 8003c82:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c86:	d103      	bne.n	8003c90 <xQueueGenericSend+0x174>
 8003c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003c90:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c92:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003c96:	b25b      	sxtb	r3, r3
 8003c98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003c9c:	d103      	bne.n	8003ca6 <xQueueGenericSend+0x18a>
 8003c9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ca0:	2200      	movs	r2, #0
 8003ca2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003ca6:	f001 ff21 	bl	8005aec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003caa:	1d3a      	adds	r2, r7, #4
 8003cac:	f107 0314 	add.w	r3, r7, #20
 8003cb0:	4611      	mov	r1, r2
 8003cb2:	4618      	mov	r0, r3
 8003cb4:	f001 f82e 	bl	8004d14 <xTaskCheckForTimeOut>
 8003cb8:	4603      	mov	r3, r0
 8003cba:	2b00      	cmp	r3, #0
 8003cbc:	d124      	bne.n	8003d08 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003cbe:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003cc0:	f000 faa6 	bl	8004210 <prvIsQueueFull>
 8003cc4:	4603      	mov	r3, r0
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d018      	beq.n	8003cfc <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003cca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ccc:	3310      	adds	r3, #16
 8003cce:	687a      	ldr	r2, [r7, #4]
 8003cd0:	4611      	mov	r1, r2
 8003cd2:	4618      	mov	r0, r3
 8003cd4:	f000 ff52 	bl	8004b7c <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003cd8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003cda:	f000 fa31 	bl	8004140 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003cde:	f000 fd7f 	bl	80047e0 <xTaskResumeAll>
 8003ce2:	4603      	mov	r3, r0
 8003ce4:	2b00      	cmp	r3, #0
 8003ce6:	f47f af7c 	bne.w	8003be2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003cea:	4b0c      	ldr	r3, [pc, #48]	@ (8003d1c <xQueueGenericSend+0x200>)
 8003cec:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cf0:	601a      	str	r2, [r3, #0]
 8003cf2:	f3bf 8f4f 	dsb	sy
 8003cf6:	f3bf 8f6f 	isb	sy
 8003cfa:	e772      	b.n	8003be2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003cfc:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003cfe:	f000 fa1f 	bl	8004140 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003d02:	f000 fd6d 	bl	80047e0 <xTaskResumeAll>
 8003d06:	e76c      	b.n	8003be2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003d08:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d0a:	f000 fa19 	bl	8004140 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003d0e:	f000 fd67 	bl	80047e0 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003d12:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003d14:	4618      	mov	r0, r3
 8003d16:	3738      	adds	r7, #56	@ 0x38
 8003d18:	46bd      	mov	sp, r7
 8003d1a:	bd80      	pop	{r7, pc}
 8003d1c:	e000ed04 	.word	0xe000ed04

08003d20 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b090      	sub	sp, #64	@ 0x40
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	60f8      	str	r0, [r7, #12]
 8003d28:	60b9      	str	r1, [r7, #8]
 8003d2a:	607a      	str	r2, [r7, #4]
 8003d2c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003d2e:	68fb      	ldr	r3, [r7, #12]
 8003d30:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003d32:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d34:	2b00      	cmp	r3, #0
 8003d36:	d10b      	bne.n	8003d50 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d3c:	f383 8811 	msr	BASEPRI, r3
 8003d40:	f3bf 8f6f 	isb	sy
 8003d44:	f3bf 8f4f 	dsb	sy
 8003d48:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003d4a:	bf00      	nop
 8003d4c:	bf00      	nop
 8003d4e:	e7fd      	b.n	8003d4c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003d50:	68bb      	ldr	r3, [r7, #8]
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d103      	bne.n	8003d5e <xQueueGenericSendFromISR+0x3e>
 8003d56:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	d101      	bne.n	8003d62 <xQueueGenericSendFromISR+0x42>
 8003d5e:	2301      	movs	r3, #1
 8003d60:	e000      	b.n	8003d64 <xQueueGenericSendFromISR+0x44>
 8003d62:	2300      	movs	r3, #0
 8003d64:	2b00      	cmp	r3, #0
 8003d66:	d10b      	bne.n	8003d80 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003d68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d6c:	f383 8811 	msr	BASEPRI, r3
 8003d70:	f3bf 8f6f 	isb	sy
 8003d74:	f3bf 8f4f 	dsb	sy
 8003d78:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003d7a:	bf00      	nop
 8003d7c:	bf00      	nop
 8003d7e:	e7fd      	b.n	8003d7c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003d80:	683b      	ldr	r3, [r7, #0]
 8003d82:	2b02      	cmp	r3, #2
 8003d84:	d103      	bne.n	8003d8e <xQueueGenericSendFromISR+0x6e>
 8003d86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003d88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d8a:	2b01      	cmp	r3, #1
 8003d8c:	d101      	bne.n	8003d92 <xQueueGenericSendFromISR+0x72>
 8003d8e:	2301      	movs	r3, #1
 8003d90:	e000      	b.n	8003d94 <xQueueGenericSendFromISR+0x74>
 8003d92:	2300      	movs	r3, #0
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d10b      	bne.n	8003db0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003d98:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003d9c:	f383 8811 	msr	BASEPRI, r3
 8003da0:	f3bf 8f6f 	isb	sy
 8003da4:	f3bf 8f4f 	dsb	sy
 8003da8:	623b      	str	r3, [r7, #32]
}
 8003daa:	bf00      	nop
 8003dac:	bf00      	nop
 8003dae:	e7fd      	b.n	8003dac <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003db0:	f001 ff4a 	bl	8005c48 <vPortValidateInterruptPriority>
	__asm volatile
 8003db4:	f3ef 8211 	mrs	r2, BASEPRI
 8003db8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003dbc:	f383 8811 	msr	BASEPRI, r3
 8003dc0:	f3bf 8f6f 	isb	sy
 8003dc4:	f3bf 8f4f 	dsb	sy
 8003dc8:	61fa      	str	r2, [r7, #28]
 8003dca:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8003dcc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003dce:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003dd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003dd4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003dd8:	429a      	cmp	r2, r3
 8003dda:	d302      	bcc.n	8003de2 <xQueueGenericSendFromISR+0xc2>
 8003ddc:	683b      	ldr	r3, [r7, #0]
 8003dde:	2b02      	cmp	r3, #2
 8003de0:	d12f      	bne.n	8003e42 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003de2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003de4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003de8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003dec:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003df0:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003df2:	683a      	ldr	r2, [r7, #0]
 8003df4:	68b9      	ldr	r1, [r7, #8]
 8003df6:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003df8:	f000 f912 	bl	8004020 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003dfc:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003e00:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e04:	d112      	bne.n	8003e2c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e06:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d016      	beq.n	8003e3c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e0e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e10:	3324      	adds	r3, #36	@ 0x24
 8003e12:	4618      	mov	r0, r3
 8003e14:	f000 ff04 	bl	8004c20 <xTaskRemoveFromEventList>
 8003e18:	4603      	mov	r3, r0
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d00e      	beq.n	8003e3c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003e1e:	687b      	ldr	r3, [r7, #4]
 8003e20:	2b00      	cmp	r3, #0
 8003e22:	d00b      	beq.n	8003e3c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	2201      	movs	r2, #1
 8003e28:	601a      	str	r2, [r3, #0]
 8003e2a:	e007      	b.n	8003e3c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003e2c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003e30:	3301      	adds	r3, #1
 8003e32:	b2db      	uxtb	r3, r3
 8003e34:	b25a      	sxtb	r2, r3
 8003e36:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e38:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003e3c:	2301      	movs	r3, #1
 8003e3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003e40:	e001      	b.n	8003e46 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003e42:	2300      	movs	r3, #0
 8003e44:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003e46:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e48:	617b      	str	r3, [r7, #20]
	__asm volatile
 8003e4a:	697b      	ldr	r3, [r7, #20]
 8003e4c:	f383 8811 	msr	BASEPRI, r3
}
 8003e50:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003e52:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003e54:	4618      	mov	r0, r3
 8003e56:	3740      	adds	r7, #64	@ 0x40
 8003e58:	46bd      	mov	sp, r7
 8003e5a:	bd80      	pop	{r7, pc}

08003e5c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b08c      	sub	sp, #48	@ 0x30
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	60f8      	str	r0, [r7, #12]
 8003e64:	60b9      	str	r1, [r7, #8]
 8003e66:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8003e68:	2300      	movs	r3, #0
 8003e6a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003e6c:	68fb      	ldr	r3, [r7, #12]
 8003e6e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8003e70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d10b      	bne.n	8003e8e <xQueueReceive+0x32>
	__asm volatile
 8003e76:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e7a:	f383 8811 	msr	BASEPRI, r3
 8003e7e:	f3bf 8f6f 	isb	sy
 8003e82:	f3bf 8f4f 	dsb	sy
 8003e86:	623b      	str	r3, [r7, #32]
}
 8003e88:	bf00      	nop
 8003e8a:	bf00      	nop
 8003e8c:	e7fd      	b.n	8003e8a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003e8e:	68bb      	ldr	r3, [r7, #8]
 8003e90:	2b00      	cmp	r3, #0
 8003e92:	d103      	bne.n	8003e9c <xQueueReceive+0x40>
 8003e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003e96:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d101      	bne.n	8003ea0 <xQueueReceive+0x44>
 8003e9c:	2301      	movs	r3, #1
 8003e9e:	e000      	b.n	8003ea2 <xQueueReceive+0x46>
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	2b00      	cmp	r3, #0
 8003ea4:	d10b      	bne.n	8003ebe <xQueueReceive+0x62>
	__asm volatile
 8003ea6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003eaa:	f383 8811 	msr	BASEPRI, r3
 8003eae:	f3bf 8f6f 	isb	sy
 8003eb2:	f3bf 8f4f 	dsb	sy
 8003eb6:	61fb      	str	r3, [r7, #28]
}
 8003eb8:	bf00      	nop
 8003eba:	bf00      	nop
 8003ebc:	e7fd      	b.n	8003eba <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003ebe:	f001 f875 	bl	8004fac <xTaskGetSchedulerState>
 8003ec2:	4603      	mov	r3, r0
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d102      	bne.n	8003ece <xQueueReceive+0x72>
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d101      	bne.n	8003ed2 <xQueueReceive+0x76>
 8003ece:	2301      	movs	r3, #1
 8003ed0:	e000      	b.n	8003ed4 <xQueueReceive+0x78>
 8003ed2:	2300      	movs	r3, #0
 8003ed4:	2b00      	cmp	r3, #0
 8003ed6:	d10b      	bne.n	8003ef0 <xQueueReceive+0x94>
	__asm volatile
 8003ed8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003edc:	f383 8811 	msr	BASEPRI, r3
 8003ee0:	f3bf 8f6f 	isb	sy
 8003ee4:	f3bf 8f4f 	dsb	sy
 8003ee8:	61bb      	str	r3, [r7, #24]
}
 8003eea:	bf00      	nop
 8003eec:	bf00      	nop
 8003eee:	e7fd      	b.n	8003eec <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003ef0:	f001 fdca 	bl	8005a88 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003ef4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003ef6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003ef8:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8003efa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efc:	2b00      	cmp	r3, #0
 8003efe:	d01f      	beq.n	8003f40 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8003f00:	68b9      	ldr	r1, [r7, #8]
 8003f02:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003f04:	f000 f8f6 	bl	80040f4 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8003f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f0a:	1e5a      	subs	r2, r3, #1
 8003f0c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f0e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8003f10:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f12:	691b      	ldr	r3, [r3, #16]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	d00f      	beq.n	8003f38 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8003f18:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f1a:	3310      	adds	r3, #16
 8003f1c:	4618      	mov	r0, r3
 8003f1e:	f000 fe7f 	bl	8004c20 <xTaskRemoveFromEventList>
 8003f22:	4603      	mov	r3, r0
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d007      	beq.n	8003f38 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8003f28:	4b3c      	ldr	r3, [pc, #240]	@ (800401c <xQueueReceive+0x1c0>)
 8003f2a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003f2e:	601a      	str	r2, [r3, #0]
 8003f30:	f3bf 8f4f 	dsb	sy
 8003f34:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8003f38:	f001 fdd8 	bl	8005aec <vPortExitCritical>
				return pdPASS;
 8003f3c:	2301      	movs	r3, #1
 8003f3e:	e069      	b.n	8004014 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	2b00      	cmp	r3, #0
 8003f44:	d103      	bne.n	8003f4e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003f46:	f001 fdd1 	bl	8005aec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8003f4a:	2300      	movs	r3, #0
 8003f4c:	e062      	b.n	8004014 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003f4e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d106      	bne.n	8003f62 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003f54:	f107 0310 	add.w	r3, r7, #16
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f000 fec5 	bl	8004ce8 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003f5e:	2301      	movs	r3, #1
 8003f60:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003f62:	f001 fdc3 	bl	8005aec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003f66:	f000 fc2d 	bl	80047c4 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003f6a:	f001 fd8d 	bl	8005a88 <vPortEnterCritical>
 8003f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f70:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003f74:	b25b      	sxtb	r3, r3
 8003f76:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f7a:	d103      	bne.n	8003f84 <xQueueReceive+0x128>
 8003f7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f7e:	2200      	movs	r2, #0
 8003f80:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003f84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f86:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f8a:	b25b      	sxtb	r3, r3
 8003f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f90:	d103      	bne.n	8003f9a <xQueueReceive+0x13e>
 8003f92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f94:	2200      	movs	r2, #0
 8003f96:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003f9a:	f001 fda7 	bl	8005aec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003f9e:	1d3a      	adds	r2, r7, #4
 8003fa0:	f107 0310 	add.w	r3, r7, #16
 8003fa4:	4611      	mov	r1, r2
 8003fa6:	4618      	mov	r0, r3
 8003fa8:	f000 feb4 	bl	8004d14 <xTaskCheckForTimeOut>
 8003fac:	4603      	mov	r3, r0
 8003fae:	2b00      	cmp	r3, #0
 8003fb0:	d123      	bne.n	8003ffa <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8003fb2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003fb4:	f000 f916 	bl	80041e4 <prvIsQueueEmpty>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	2b00      	cmp	r3, #0
 8003fbc:	d017      	beq.n	8003fee <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8003fbe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fc0:	3324      	adds	r3, #36	@ 0x24
 8003fc2:	687a      	ldr	r2, [r7, #4]
 8003fc4:	4611      	mov	r1, r2
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f000 fdd8 	bl	8004b7c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8003fcc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003fce:	f000 f8b7 	bl	8004140 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8003fd2:	f000 fc05 	bl	80047e0 <xTaskResumeAll>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b00      	cmp	r3, #0
 8003fda:	d189      	bne.n	8003ef0 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8003fdc:	4b0f      	ldr	r3, [pc, #60]	@ (800401c <xQueueReceive+0x1c0>)
 8003fde:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003fe2:	601a      	str	r2, [r3, #0]
 8003fe4:	f3bf 8f4f 	dsb	sy
 8003fe8:	f3bf 8f6f 	isb	sy
 8003fec:	e780      	b.n	8003ef0 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8003fee:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ff0:	f000 f8a6 	bl	8004140 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003ff4:	f000 fbf4 	bl	80047e0 <xTaskResumeAll>
 8003ff8:	e77a      	b.n	8003ef0 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8003ffa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8003ffc:	f000 f8a0 	bl	8004140 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004000:	f000 fbee 	bl	80047e0 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8004004:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004006:	f000 f8ed 	bl	80041e4 <prvIsQueueEmpty>
 800400a:	4603      	mov	r3, r0
 800400c:	2b00      	cmp	r3, #0
 800400e:	f43f af6f 	beq.w	8003ef0 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8004012:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8004014:	4618      	mov	r0, r3
 8004016:	3730      	adds	r7, #48	@ 0x30
 8004018:	46bd      	mov	sp, r7
 800401a:	bd80      	pop	{r7, pc}
 800401c:	e000ed04 	.word	0xe000ed04

08004020 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004020:	b580      	push	{r7, lr}
 8004022:	b086      	sub	sp, #24
 8004024:	af00      	add	r7, sp, #0
 8004026:	60f8      	str	r0, [r7, #12]
 8004028:	60b9      	str	r1, [r7, #8]
 800402a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800402c:	2300      	movs	r3, #0
 800402e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004030:	68fb      	ldr	r3, [r7, #12]
 8004032:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004034:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8004036:	68fb      	ldr	r3, [r7, #12]
 8004038:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800403a:	2b00      	cmp	r3, #0
 800403c:	d10d      	bne.n	800405a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800403e:	68fb      	ldr	r3, [r7, #12]
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	2b00      	cmp	r3, #0
 8004044:	d14d      	bne.n	80040e2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	4618      	mov	r0, r3
 800404c:	f000 ffcc 	bl	8004fe8 <xTaskPriorityDisinherit>
 8004050:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8004052:	68fb      	ldr	r3, [r7, #12]
 8004054:	2200      	movs	r2, #0
 8004056:	609a      	str	r2, [r3, #8]
 8004058:	e043      	b.n	80040e2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	2b00      	cmp	r3, #0
 800405e:	d119      	bne.n	8004094 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004060:	68fb      	ldr	r3, [r7, #12]
 8004062:	6858      	ldr	r0, [r3, #4]
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004068:	461a      	mov	r2, r3
 800406a:	68b9      	ldr	r1, [r7, #8]
 800406c:	f002 fa2f 	bl	80064ce <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004070:	68fb      	ldr	r3, [r7, #12]
 8004072:	685a      	ldr	r2, [r3, #4]
 8004074:	68fb      	ldr	r3, [r7, #12]
 8004076:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004078:	441a      	add	r2, r3
 800407a:	68fb      	ldr	r3, [r7, #12]
 800407c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 800407e:	68fb      	ldr	r3, [r7, #12]
 8004080:	685a      	ldr	r2, [r3, #4]
 8004082:	68fb      	ldr	r3, [r7, #12]
 8004084:	689b      	ldr	r3, [r3, #8]
 8004086:	429a      	cmp	r2, r3
 8004088:	d32b      	bcc.n	80040e2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 800408a:	68fb      	ldr	r3, [r7, #12]
 800408c:	681a      	ldr	r2, [r3, #0]
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	605a      	str	r2, [r3, #4]
 8004092:	e026      	b.n	80040e2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004094:	68fb      	ldr	r3, [r7, #12]
 8004096:	68d8      	ldr	r0, [r3, #12]
 8004098:	68fb      	ldr	r3, [r7, #12]
 800409a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800409c:	461a      	mov	r2, r3
 800409e:	68b9      	ldr	r1, [r7, #8]
 80040a0:	f002 fa15 	bl	80064ce <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80040a4:	68fb      	ldr	r3, [r7, #12]
 80040a6:	68da      	ldr	r2, [r3, #12]
 80040a8:	68fb      	ldr	r3, [r7, #12]
 80040aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ac:	425b      	negs	r3, r3
 80040ae:	441a      	add	r2, r3
 80040b0:	68fb      	ldr	r3, [r7, #12]
 80040b2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80040b4:	68fb      	ldr	r3, [r7, #12]
 80040b6:	68da      	ldr	r2, [r3, #12]
 80040b8:	68fb      	ldr	r3, [r7, #12]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	429a      	cmp	r2, r3
 80040be:	d207      	bcs.n	80040d0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	689a      	ldr	r2, [r3, #8]
 80040c4:	68fb      	ldr	r3, [r7, #12]
 80040c6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040c8:	425b      	negs	r3, r3
 80040ca:	441a      	add	r2, r3
 80040cc:	68fb      	ldr	r3, [r7, #12]
 80040ce:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	2b02      	cmp	r3, #2
 80040d4:	d105      	bne.n	80040e2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80040d6:	693b      	ldr	r3, [r7, #16]
 80040d8:	2b00      	cmp	r3, #0
 80040da:	d002      	beq.n	80040e2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80040dc:	693b      	ldr	r3, [r7, #16]
 80040de:	3b01      	subs	r3, #1
 80040e0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80040e2:	693b      	ldr	r3, [r7, #16]
 80040e4:	1c5a      	adds	r2, r3, #1
 80040e6:	68fb      	ldr	r3, [r7, #12]
 80040e8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80040ea:	697b      	ldr	r3, [r7, #20]
}
 80040ec:	4618      	mov	r0, r3
 80040ee:	3718      	adds	r7, #24
 80040f0:	46bd      	mov	sp, r7
 80040f2:	bd80      	pop	{r7, pc}

080040f4 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 80040f4:	b580      	push	{r7, lr}
 80040f6:	b082      	sub	sp, #8
 80040f8:	af00      	add	r7, sp, #0
 80040fa:	6078      	str	r0, [r7, #4]
 80040fc:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 80040fe:	687b      	ldr	r3, [r7, #4]
 8004100:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004102:	2b00      	cmp	r3, #0
 8004104:	d018      	beq.n	8004138 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004106:	687b      	ldr	r3, [r7, #4]
 8004108:	68da      	ldr	r2, [r3, #12]
 800410a:	687b      	ldr	r3, [r7, #4]
 800410c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800410e:	441a      	add	r2, r3
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004114:	687b      	ldr	r3, [r7, #4]
 8004116:	68da      	ldr	r2, [r3, #12]
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	689b      	ldr	r3, [r3, #8]
 800411c:	429a      	cmp	r2, r3
 800411e:	d303      	bcc.n	8004128 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	681a      	ldr	r2, [r3, #0]
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	68d9      	ldr	r1, [r3, #12]
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004130:	461a      	mov	r2, r3
 8004132:	6838      	ldr	r0, [r7, #0]
 8004134:	f002 f9cb 	bl	80064ce <memcpy>
	}
}
 8004138:	bf00      	nop
 800413a:	3708      	adds	r7, #8
 800413c:	46bd      	mov	sp, r7
 800413e:	bd80      	pop	{r7, pc}

08004140 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8004140:	b580      	push	{r7, lr}
 8004142:	b084      	sub	sp, #16
 8004144:	af00      	add	r7, sp, #0
 8004146:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8004148:	f001 fc9e 	bl	8005a88 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004152:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8004154:	e011      	b.n	800417a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8004156:	687b      	ldr	r3, [r7, #4]
 8004158:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800415a:	2b00      	cmp	r3, #0
 800415c:	d012      	beq.n	8004184 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	3324      	adds	r3, #36	@ 0x24
 8004162:	4618      	mov	r0, r3
 8004164:	f000 fd5c 	bl	8004c20 <xTaskRemoveFromEventList>
 8004168:	4603      	mov	r3, r0
 800416a:	2b00      	cmp	r3, #0
 800416c:	d001      	beq.n	8004172 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 800416e:	f000 fe35 	bl	8004ddc <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8004172:	7bfb      	ldrb	r3, [r7, #15]
 8004174:	3b01      	subs	r3, #1
 8004176:	b2db      	uxtb	r3, r3
 8004178:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800417a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800417e:	2b00      	cmp	r3, #0
 8004180:	dce9      	bgt.n	8004156 <prvUnlockQueue+0x16>
 8004182:	e000      	b.n	8004186 <prvUnlockQueue+0x46>
					break;
 8004184:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	22ff      	movs	r2, #255	@ 0xff
 800418a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 800418e:	f001 fcad 	bl	8005aec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004192:	f001 fc79 	bl	8005a88 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800419c:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 800419e:	e011      	b.n	80041c4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	691b      	ldr	r3, [r3, #16]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d012      	beq.n	80041ce <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	3310      	adds	r3, #16
 80041ac:	4618      	mov	r0, r3
 80041ae:	f000 fd37 	bl	8004c20 <xTaskRemoveFromEventList>
 80041b2:	4603      	mov	r3, r0
 80041b4:	2b00      	cmp	r3, #0
 80041b6:	d001      	beq.n	80041bc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80041b8:	f000 fe10 	bl	8004ddc <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80041bc:	7bbb      	ldrb	r3, [r7, #14]
 80041be:	3b01      	subs	r3, #1
 80041c0:	b2db      	uxtb	r3, r3
 80041c2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80041c4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80041c8:	2b00      	cmp	r3, #0
 80041ca:	dce9      	bgt.n	80041a0 <prvUnlockQueue+0x60>
 80041cc:	e000      	b.n	80041d0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80041ce:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	22ff      	movs	r2, #255	@ 0xff
 80041d4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80041d8:	f001 fc88 	bl	8005aec <vPortExitCritical>
}
 80041dc:	bf00      	nop
 80041de:	3710      	adds	r7, #16
 80041e0:	46bd      	mov	sp, r7
 80041e2:	bd80      	pop	{r7, pc}

080041e4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80041e4:	b580      	push	{r7, lr}
 80041e6:	b084      	sub	sp, #16
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80041ec:	f001 fc4c 	bl	8005a88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d102      	bne.n	80041fe <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 80041f8:	2301      	movs	r3, #1
 80041fa:	60fb      	str	r3, [r7, #12]
 80041fc:	e001      	b.n	8004202 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 80041fe:	2300      	movs	r3, #0
 8004200:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004202:	f001 fc73 	bl	8005aec <vPortExitCritical>

	return xReturn;
 8004206:	68fb      	ldr	r3, [r7, #12]
}
 8004208:	4618      	mov	r0, r3
 800420a:	3710      	adds	r7, #16
 800420c:	46bd      	mov	sp, r7
 800420e:	bd80      	pop	{r7, pc}

08004210 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004210:	b580      	push	{r7, lr}
 8004212:	b084      	sub	sp, #16
 8004214:	af00      	add	r7, sp, #0
 8004216:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8004218:	f001 fc36 	bl	8005a88 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004220:	687b      	ldr	r3, [r7, #4]
 8004222:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004224:	429a      	cmp	r2, r3
 8004226:	d102      	bne.n	800422e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8004228:	2301      	movs	r3, #1
 800422a:	60fb      	str	r3, [r7, #12]
 800422c:	e001      	b.n	8004232 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 800422e:	2300      	movs	r3, #0
 8004230:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004232:	f001 fc5b 	bl	8005aec <vPortExitCritical>

	return xReturn;
 8004236:	68fb      	ldr	r3, [r7, #12]
}
 8004238:	4618      	mov	r0, r3
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}

08004240 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8004240:	b480      	push	{r7}
 8004242:	b085      	sub	sp, #20
 8004244:	af00      	add	r7, sp, #0
 8004246:	6078      	str	r0, [r7, #4]
 8004248:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800424a:	2300      	movs	r3, #0
 800424c:	60fb      	str	r3, [r7, #12]
 800424e:	e014      	b.n	800427a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8004250:	4a0f      	ldr	r2, [pc, #60]	@ (8004290 <vQueueAddToRegistry+0x50>)
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8004258:	2b00      	cmp	r3, #0
 800425a:	d10b      	bne.n	8004274 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 800425c:	490c      	ldr	r1, [pc, #48]	@ (8004290 <vQueueAddToRegistry+0x50>)
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	683a      	ldr	r2, [r7, #0]
 8004262:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8004266:	4a0a      	ldr	r2, [pc, #40]	@ (8004290 <vQueueAddToRegistry+0x50>)
 8004268:	68fb      	ldr	r3, [r7, #12]
 800426a:	00db      	lsls	r3, r3, #3
 800426c:	4413      	add	r3, r2
 800426e:	687a      	ldr	r2, [r7, #4]
 8004270:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8004272:	e006      	b.n	8004282 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004274:	68fb      	ldr	r3, [r7, #12]
 8004276:	3301      	adds	r3, #1
 8004278:	60fb      	str	r3, [r7, #12]
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	2b07      	cmp	r3, #7
 800427e:	d9e7      	bls.n	8004250 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8004280:	bf00      	nop
 8004282:	bf00      	nop
 8004284:	3714      	adds	r7, #20
 8004286:	46bd      	mov	sp, r7
 8004288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800428c:	4770      	bx	lr
 800428e:	bf00      	nop
 8004290:	20000898 	.word	0x20000898

08004294 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004294:	b580      	push	{r7, lr}
 8004296:	b086      	sub	sp, #24
 8004298:	af00      	add	r7, sp, #0
 800429a:	60f8      	str	r0, [r7, #12]
 800429c:	60b9      	str	r1, [r7, #8]
 800429e:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80042a4:	f001 fbf0 	bl	8005a88 <vPortEnterCritical>
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80042ae:	b25b      	sxtb	r3, r3
 80042b0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042b4:	d103      	bne.n	80042be <vQueueWaitForMessageRestricted+0x2a>
 80042b6:	697b      	ldr	r3, [r7, #20]
 80042b8:	2200      	movs	r2, #0
 80042ba:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042be:	697b      	ldr	r3, [r7, #20]
 80042c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80042c4:	b25b      	sxtb	r3, r3
 80042c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042ca:	d103      	bne.n	80042d4 <vQueueWaitForMessageRestricted+0x40>
 80042cc:	697b      	ldr	r3, [r7, #20]
 80042ce:	2200      	movs	r2, #0
 80042d0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80042d4:	f001 fc0a 	bl	8005aec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80042d8:	697b      	ldr	r3, [r7, #20]
 80042da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80042dc:	2b00      	cmp	r3, #0
 80042de:	d106      	bne.n	80042ee <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80042e0:	697b      	ldr	r3, [r7, #20]
 80042e2:	3324      	adds	r3, #36	@ 0x24
 80042e4:	687a      	ldr	r2, [r7, #4]
 80042e6:	68b9      	ldr	r1, [r7, #8]
 80042e8:	4618      	mov	r0, r3
 80042ea:	f000 fc6d 	bl	8004bc8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80042ee:	6978      	ldr	r0, [r7, #20]
 80042f0:	f7ff ff26 	bl	8004140 <prvUnlockQueue>
	}
 80042f4:	bf00      	nop
 80042f6:	3718      	adds	r7, #24
 80042f8:	46bd      	mov	sp, r7
 80042fa:	bd80      	pop	{r7, pc}

080042fc <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80042fc:	b580      	push	{r7, lr}
 80042fe:	b08e      	sub	sp, #56	@ 0x38
 8004300:	af04      	add	r7, sp, #16
 8004302:	60f8      	str	r0, [r7, #12]
 8004304:	60b9      	str	r1, [r7, #8]
 8004306:	607a      	str	r2, [r7, #4]
 8004308:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800430a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800430c:	2b00      	cmp	r3, #0
 800430e:	d10b      	bne.n	8004328 <xTaskCreateStatic+0x2c>
	__asm volatile
 8004310:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004314:	f383 8811 	msr	BASEPRI, r3
 8004318:	f3bf 8f6f 	isb	sy
 800431c:	f3bf 8f4f 	dsb	sy
 8004320:	623b      	str	r3, [r7, #32]
}
 8004322:	bf00      	nop
 8004324:	bf00      	nop
 8004326:	e7fd      	b.n	8004324 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8004328:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800432a:	2b00      	cmp	r3, #0
 800432c:	d10b      	bne.n	8004346 <xTaskCreateStatic+0x4a>
	__asm volatile
 800432e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004332:	f383 8811 	msr	BASEPRI, r3
 8004336:	f3bf 8f6f 	isb	sy
 800433a:	f3bf 8f4f 	dsb	sy
 800433e:	61fb      	str	r3, [r7, #28]
}
 8004340:	bf00      	nop
 8004342:	bf00      	nop
 8004344:	e7fd      	b.n	8004342 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8004346:	23a8      	movs	r3, #168	@ 0xa8
 8004348:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 800434a:	693b      	ldr	r3, [r7, #16]
 800434c:	2ba8      	cmp	r3, #168	@ 0xa8
 800434e:	d00b      	beq.n	8004368 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004350:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004354:	f383 8811 	msr	BASEPRI, r3
 8004358:	f3bf 8f6f 	isb	sy
 800435c:	f3bf 8f4f 	dsb	sy
 8004360:	61bb      	str	r3, [r7, #24]
}
 8004362:	bf00      	nop
 8004364:	bf00      	nop
 8004366:	e7fd      	b.n	8004364 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004368:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 800436a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800436c:	2b00      	cmp	r3, #0
 800436e:	d01e      	beq.n	80043ae <xTaskCreateStatic+0xb2>
 8004370:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004372:	2b00      	cmp	r3, #0
 8004374:	d01b      	beq.n	80043ae <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8004376:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004378:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 800437a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800437c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800437e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004380:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004382:	2202      	movs	r2, #2
 8004384:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004388:	2300      	movs	r3, #0
 800438a:	9303      	str	r3, [sp, #12]
 800438c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800438e:	9302      	str	r3, [sp, #8]
 8004390:	f107 0314 	add.w	r3, r7, #20
 8004394:	9301      	str	r3, [sp, #4]
 8004396:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004398:	9300      	str	r3, [sp, #0]
 800439a:	683b      	ldr	r3, [r7, #0]
 800439c:	687a      	ldr	r2, [r7, #4]
 800439e:	68b9      	ldr	r1, [r7, #8]
 80043a0:	68f8      	ldr	r0, [r7, #12]
 80043a2:	f000 f851 	bl	8004448 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80043a6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 80043a8:	f000 f8f6 	bl	8004598 <prvAddNewTaskToReadyList>
 80043ac:	e001      	b.n	80043b2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 80043ae:	2300      	movs	r3, #0
 80043b0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 80043b2:	697b      	ldr	r3, [r7, #20]
	}
 80043b4:	4618      	mov	r0, r3
 80043b6:	3728      	adds	r7, #40	@ 0x28
 80043b8:	46bd      	mov	sp, r7
 80043ba:	bd80      	pop	{r7, pc}

080043bc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 80043bc:	b580      	push	{r7, lr}
 80043be:	b08c      	sub	sp, #48	@ 0x30
 80043c0:	af04      	add	r7, sp, #16
 80043c2:	60f8      	str	r0, [r7, #12]
 80043c4:	60b9      	str	r1, [r7, #8]
 80043c6:	603b      	str	r3, [r7, #0]
 80043c8:	4613      	mov	r3, r2
 80043ca:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 80043cc:	88fb      	ldrh	r3, [r7, #6]
 80043ce:	009b      	lsls	r3, r3, #2
 80043d0:	4618      	mov	r0, r3
 80043d2:	f001 fc7b 	bl	8005ccc <pvPortMalloc>
 80043d6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80043d8:	697b      	ldr	r3, [r7, #20]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d00e      	beq.n	80043fc <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80043de:	20a8      	movs	r0, #168	@ 0xa8
 80043e0:	f001 fc74 	bl	8005ccc <pvPortMalloc>
 80043e4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80043e6:	69fb      	ldr	r3, [r7, #28]
 80043e8:	2b00      	cmp	r3, #0
 80043ea:	d003      	beq.n	80043f4 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80043ec:	69fb      	ldr	r3, [r7, #28]
 80043ee:	697a      	ldr	r2, [r7, #20]
 80043f0:	631a      	str	r2, [r3, #48]	@ 0x30
 80043f2:	e005      	b.n	8004400 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80043f4:	6978      	ldr	r0, [r7, #20]
 80043f6:	f001 fd37 	bl	8005e68 <vPortFree>
 80043fa:	e001      	b.n	8004400 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80043fc:	2300      	movs	r3, #0
 80043fe:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8004400:	69fb      	ldr	r3, [r7, #28]
 8004402:	2b00      	cmp	r3, #0
 8004404:	d017      	beq.n	8004436 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	2200      	movs	r2, #0
 800440a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 800440e:	88fa      	ldrh	r2, [r7, #6]
 8004410:	2300      	movs	r3, #0
 8004412:	9303      	str	r3, [sp, #12]
 8004414:	69fb      	ldr	r3, [r7, #28]
 8004416:	9302      	str	r3, [sp, #8]
 8004418:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800441a:	9301      	str	r3, [sp, #4]
 800441c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800441e:	9300      	str	r3, [sp, #0]
 8004420:	683b      	ldr	r3, [r7, #0]
 8004422:	68b9      	ldr	r1, [r7, #8]
 8004424:	68f8      	ldr	r0, [r7, #12]
 8004426:	f000 f80f 	bl	8004448 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800442a:	69f8      	ldr	r0, [r7, #28]
 800442c:	f000 f8b4 	bl	8004598 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8004430:	2301      	movs	r3, #1
 8004432:	61bb      	str	r3, [r7, #24]
 8004434:	e002      	b.n	800443c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8004436:	f04f 33ff 	mov.w	r3, #4294967295
 800443a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 800443c:	69bb      	ldr	r3, [r7, #24]
	}
 800443e:	4618      	mov	r0, r3
 8004440:	3720      	adds	r7, #32
 8004442:	46bd      	mov	sp, r7
 8004444:	bd80      	pop	{r7, pc}
	...

08004448 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004448:	b580      	push	{r7, lr}
 800444a:	b088      	sub	sp, #32
 800444c:	af00      	add	r7, sp, #0
 800444e:	60f8      	str	r0, [r7, #12]
 8004450:	60b9      	str	r1, [r7, #8]
 8004452:	607a      	str	r2, [r7, #4]
 8004454:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8004456:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004458:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	009b      	lsls	r3, r3, #2
 800445e:	461a      	mov	r2, r3
 8004460:	21a5      	movs	r1, #165	@ 0xa5
 8004462:	f001 ff5a 	bl	800631a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8004466:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004468:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004470:	3b01      	subs	r3, #1
 8004472:	009b      	lsls	r3, r3, #2
 8004474:	4413      	add	r3, r2
 8004476:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004478:	69bb      	ldr	r3, [r7, #24]
 800447a:	f023 0307 	bic.w	r3, r3, #7
 800447e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004480:	69bb      	ldr	r3, [r7, #24]
 8004482:	f003 0307 	and.w	r3, r3, #7
 8004486:	2b00      	cmp	r3, #0
 8004488:	d00b      	beq.n	80044a2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 800448a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800448e:	f383 8811 	msr	BASEPRI, r3
 8004492:	f3bf 8f6f 	isb	sy
 8004496:	f3bf 8f4f 	dsb	sy
 800449a:	617b      	str	r3, [r7, #20]
}
 800449c:	bf00      	nop
 800449e:	bf00      	nop
 80044a0:	e7fd      	b.n	800449e <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 80044a2:	68bb      	ldr	r3, [r7, #8]
 80044a4:	2b00      	cmp	r3, #0
 80044a6:	d01f      	beq.n	80044e8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80044a8:	2300      	movs	r3, #0
 80044aa:	61fb      	str	r3, [r7, #28]
 80044ac:	e012      	b.n	80044d4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 80044ae:	68ba      	ldr	r2, [r7, #8]
 80044b0:	69fb      	ldr	r3, [r7, #28]
 80044b2:	4413      	add	r3, r2
 80044b4:	7819      	ldrb	r1, [r3, #0]
 80044b6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80044b8:	69fb      	ldr	r3, [r7, #28]
 80044ba:	4413      	add	r3, r2
 80044bc:	3334      	adds	r3, #52	@ 0x34
 80044be:	460a      	mov	r2, r1
 80044c0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 80044c2:	68ba      	ldr	r2, [r7, #8]
 80044c4:	69fb      	ldr	r3, [r7, #28]
 80044c6:	4413      	add	r3, r2
 80044c8:	781b      	ldrb	r3, [r3, #0]
 80044ca:	2b00      	cmp	r3, #0
 80044cc:	d006      	beq.n	80044dc <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 80044ce:	69fb      	ldr	r3, [r7, #28]
 80044d0:	3301      	adds	r3, #1
 80044d2:	61fb      	str	r3, [r7, #28]
 80044d4:	69fb      	ldr	r3, [r7, #28]
 80044d6:	2b0f      	cmp	r3, #15
 80044d8:	d9e9      	bls.n	80044ae <prvInitialiseNewTask+0x66>
 80044da:	e000      	b.n	80044de <prvInitialiseNewTask+0x96>
			{
				break;
 80044dc:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80044de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044e0:	2200      	movs	r2, #0
 80044e2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80044e6:	e003      	b.n	80044f0 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80044e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044ea:	2200      	movs	r2, #0
 80044ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80044f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80044f2:	2b37      	cmp	r3, #55	@ 0x37
 80044f4:	d901      	bls.n	80044fa <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80044f6:	2337      	movs	r3, #55	@ 0x37
 80044f8:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80044fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80044fc:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80044fe:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8004500:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004502:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8004504:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8004506:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004508:	2200      	movs	r2, #0
 800450a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800450c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800450e:	3304      	adds	r3, #4
 8004510:	4618      	mov	r0, r3
 8004512:	f7ff f965 	bl	80037e0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8004516:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004518:	3318      	adds	r3, #24
 800451a:	4618      	mov	r0, r3
 800451c:	f7ff f960 	bl	80037e0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8004520:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004522:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004524:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004526:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004528:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800452c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800452e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8004530:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004532:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004534:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8004536:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004538:	2200      	movs	r2, #0
 800453a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 800453e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004540:	2200      	movs	r2, #0
 8004542:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004546:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004548:	3354      	adds	r3, #84	@ 0x54
 800454a:	224c      	movs	r2, #76	@ 0x4c
 800454c:	2100      	movs	r1, #0
 800454e:	4618      	mov	r0, r3
 8004550:	f001 fee3 	bl	800631a <memset>
 8004554:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004556:	4a0d      	ldr	r2, [pc, #52]	@ (800458c <prvInitialiseNewTask+0x144>)
 8004558:	659a      	str	r2, [r3, #88]	@ 0x58
 800455a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800455c:	4a0c      	ldr	r2, [pc, #48]	@ (8004590 <prvInitialiseNewTask+0x148>)
 800455e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004560:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004562:	4a0c      	ldr	r2, [pc, #48]	@ (8004594 <prvInitialiseNewTask+0x14c>)
 8004564:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004566:	683a      	ldr	r2, [r7, #0]
 8004568:	68f9      	ldr	r1, [r7, #12]
 800456a:	69b8      	ldr	r0, [r7, #24]
 800456c:	f001 f95a 	bl	8005824 <pxPortInitialiseStack>
 8004570:	4602      	mov	r2, r0
 8004572:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004574:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004576:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004578:	2b00      	cmp	r3, #0
 800457a:	d002      	beq.n	8004582 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 800457c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800457e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004580:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004582:	bf00      	nop
 8004584:	3720      	adds	r7, #32
 8004586:	46bd      	mov	sp, r7
 8004588:	bd80      	pop	{r7, pc}
 800458a:	bf00      	nop
 800458c:	20004b2c 	.word	0x20004b2c
 8004590:	20004b94 	.word	0x20004b94
 8004594:	20004bfc 	.word	0x20004bfc

08004598 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004598:	b580      	push	{r7, lr}
 800459a:	b082      	sub	sp, #8
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80045a0:	f001 fa72 	bl	8005a88 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80045a4:	4b2d      	ldr	r3, [pc, #180]	@ (800465c <prvAddNewTaskToReadyList+0xc4>)
 80045a6:	681b      	ldr	r3, [r3, #0]
 80045a8:	3301      	adds	r3, #1
 80045aa:	4a2c      	ldr	r2, [pc, #176]	@ (800465c <prvAddNewTaskToReadyList+0xc4>)
 80045ac:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80045ae:	4b2c      	ldr	r3, [pc, #176]	@ (8004660 <prvAddNewTaskToReadyList+0xc8>)
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	2b00      	cmp	r3, #0
 80045b4:	d109      	bne.n	80045ca <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80045b6:	4a2a      	ldr	r2, [pc, #168]	@ (8004660 <prvAddNewTaskToReadyList+0xc8>)
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 80045bc:	4b27      	ldr	r3, [pc, #156]	@ (800465c <prvAddNewTaskToReadyList+0xc4>)
 80045be:	681b      	ldr	r3, [r3, #0]
 80045c0:	2b01      	cmp	r3, #1
 80045c2:	d110      	bne.n	80045e6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 80045c4:	f000 fc2e 	bl	8004e24 <prvInitialiseTaskLists>
 80045c8:	e00d      	b.n	80045e6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 80045ca:	4b26      	ldr	r3, [pc, #152]	@ (8004664 <prvAddNewTaskToReadyList+0xcc>)
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d109      	bne.n	80045e6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 80045d2:	4b23      	ldr	r3, [pc, #140]	@ (8004660 <prvAddNewTaskToReadyList+0xc8>)
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80045dc:	429a      	cmp	r2, r3
 80045de:	d802      	bhi.n	80045e6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 80045e0:	4a1f      	ldr	r2, [pc, #124]	@ (8004660 <prvAddNewTaskToReadyList+0xc8>)
 80045e2:	687b      	ldr	r3, [r7, #4]
 80045e4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 80045e6:	4b20      	ldr	r3, [pc, #128]	@ (8004668 <prvAddNewTaskToReadyList+0xd0>)
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	3301      	adds	r3, #1
 80045ec:	4a1e      	ldr	r2, [pc, #120]	@ (8004668 <prvAddNewTaskToReadyList+0xd0>)
 80045ee:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 80045f0:	4b1d      	ldr	r3, [pc, #116]	@ (8004668 <prvAddNewTaskToReadyList+0xd0>)
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	687b      	ldr	r3, [r7, #4]
 80045f6:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80045fc:	4b1b      	ldr	r3, [pc, #108]	@ (800466c <prvAddNewTaskToReadyList+0xd4>)
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	429a      	cmp	r2, r3
 8004602:	d903      	bls.n	800460c <prvAddNewTaskToReadyList+0x74>
 8004604:	687b      	ldr	r3, [r7, #4]
 8004606:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004608:	4a18      	ldr	r2, [pc, #96]	@ (800466c <prvAddNewTaskToReadyList+0xd4>)
 800460a:	6013      	str	r3, [r2, #0]
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004610:	4613      	mov	r3, r2
 8004612:	009b      	lsls	r3, r3, #2
 8004614:	4413      	add	r3, r2
 8004616:	009b      	lsls	r3, r3, #2
 8004618:	4a15      	ldr	r2, [pc, #84]	@ (8004670 <prvAddNewTaskToReadyList+0xd8>)
 800461a:	441a      	add	r2, r3
 800461c:	687b      	ldr	r3, [r7, #4]
 800461e:	3304      	adds	r3, #4
 8004620:	4619      	mov	r1, r3
 8004622:	4610      	mov	r0, r2
 8004624:	f7ff f8e9 	bl	80037fa <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004628:	f001 fa60 	bl	8005aec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 800462c:	4b0d      	ldr	r3, [pc, #52]	@ (8004664 <prvAddNewTaskToReadyList+0xcc>)
 800462e:	681b      	ldr	r3, [r3, #0]
 8004630:	2b00      	cmp	r3, #0
 8004632:	d00e      	beq.n	8004652 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004634:	4b0a      	ldr	r3, [pc, #40]	@ (8004660 <prvAddNewTaskToReadyList+0xc8>)
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800463e:	429a      	cmp	r2, r3
 8004640:	d207      	bcs.n	8004652 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004642:	4b0c      	ldr	r3, [pc, #48]	@ (8004674 <prvAddNewTaskToReadyList+0xdc>)
 8004644:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004648:	601a      	str	r2, [r3, #0]
 800464a:	f3bf 8f4f 	dsb	sy
 800464e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004652:	bf00      	nop
 8004654:	3708      	adds	r7, #8
 8004656:	46bd      	mov	sp, r7
 8004658:	bd80      	pop	{r7, pc}
 800465a:	bf00      	nop
 800465c:	20000dac 	.word	0x20000dac
 8004660:	200008d8 	.word	0x200008d8
 8004664:	20000db8 	.word	0x20000db8
 8004668:	20000dc8 	.word	0x20000dc8
 800466c:	20000db4 	.word	0x20000db4
 8004670:	200008dc 	.word	0x200008dc
 8004674:	e000ed04 	.word	0xe000ed04

08004678 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004678:	b580      	push	{r7, lr}
 800467a:	b084      	sub	sp, #16
 800467c:	af00      	add	r7, sp, #0
 800467e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004680:	2300      	movs	r3, #0
 8004682:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	2b00      	cmp	r3, #0
 8004688:	d018      	beq.n	80046bc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 800468a:	4b14      	ldr	r3, [pc, #80]	@ (80046dc <vTaskDelay+0x64>)
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	2b00      	cmp	r3, #0
 8004690:	d00b      	beq.n	80046aa <vTaskDelay+0x32>
	__asm volatile
 8004692:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004696:	f383 8811 	msr	BASEPRI, r3
 800469a:	f3bf 8f6f 	isb	sy
 800469e:	f3bf 8f4f 	dsb	sy
 80046a2:	60bb      	str	r3, [r7, #8]
}
 80046a4:	bf00      	nop
 80046a6:	bf00      	nop
 80046a8:	e7fd      	b.n	80046a6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80046aa:	f000 f88b 	bl	80047c4 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80046ae:	2100      	movs	r1, #0
 80046b0:	6878      	ldr	r0, [r7, #4]
 80046b2:	f000 fd09 	bl	80050c8 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80046b6:	f000 f893 	bl	80047e0 <xTaskResumeAll>
 80046ba:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80046bc:	68fb      	ldr	r3, [r7, #12]
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d107      	bne.n	80046d2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80046c2:	4b07      	ldr	r3, [pc, #28]	@ (80046e0 <vTaskDelay+0x68>)
 80046c4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80046c8:	601a      	str	r2, [r3, #0]
 80046ca:	f3bf 8f4f 	dsb	sy
 80046ce:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 80046d2:	bf00      	nop
 80046d4:	3710      	adds	r7, #16
 80046d6:	46bd      	mov	sp, r7
 80046d8:	bd80      	pop	{r7, pc}
 80046da:	bf00      	nop
 80046dc:	20000dd4 	.word	0x20000dd4
 80046e0:	e000ed04 	.word	0xe000ed04

080046e4 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80046e4:	b580      	push	{r7, lr}
 80046e6:	b08a      	sub	sp, #40	@ 0x28
 80046e8:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 80046ea:	2300      	movs	r3, #0
 80046ec:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 80046ee:	2300      	movs	r3, #0
 80046f0:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 80046f2:	463a      	mov	r2, r7
 80046f4:	1d39      	adds	r1, r7, #4
 80046f6:	f107 0308 	add.w	r3, r7, #8
 80046fa:	4618      	mov	r0, r3
 80046fc:	f7ff f81c 	bl	8003738 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004700:	6839      	ldr	r1, [r7, #0]
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	68ba      	ldr	r2, [r7, #8]
 8004706:	9202      	str	r2, [sp, #8]
 8004708:	9301      	str	r3, [sp, #4]
 800470a:	2300      	movs	r3, #0
 800470c:	9300      	str	r3, [sp, #0]
 800470e:	2300      	movs	r3, #0
 8004710:	460a      	mov	r2, r1
 8004712:	4924      	ldr	r1, [pc, #144]	@ (80047a4 <vTaskStartScheduler+0xc0>)
 8004714:	4824      	ldr	r0, [pc, #144]	@ (80047a8 <vTaskStartScheduler+0xc4>)
 8004716:	f7ff fdf1 	bl	80042fc <xTaskCreateStatic>
 800471a:	4603      	mov	r3, r0
 800471c:	4a23      	ldr	r2, [pc, #140]	@ (80047ac <vTaskStartScheduler+0xc8>)
 800471e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004720:	4b22      	ldr	r3, [pc, #136]	@ (80047ac <vTaskStartScheduler+0xc8>)
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	2b00      	cmp	r3, #0
 8004726:	d002      	beq.n	800472e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004728:	2301      	movs	r3, #1
 800472a:	617b      	str	r3, [r7, #20]
 800472c:	e001      	b.n	8004732 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800472e:	2300      	movs	r3, #0
 8004730:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004732:	697b      	ldr	r3, [r7, #20]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d102      	bne.n	800473e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004738:	f000 fd1a 	bl	8005170 <xTimerCreateTimerTask>
 800473c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800473e:	697b      	ldr	r3, [r7, #20]
 8004740:	2b01      	cmp	r3, #1
 8004742:	d11b      	bne.n	800477c <vTaskStartScheduler+0x98>
	__asm volatile
 8004744:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004748:	f383 8811 	msr	BASEPRI, r3
 800474c:	f3bf 8f6f 	isb	sy
 8004750:	f3bf 8f4f 	dsb	sy
 8004754:	613b      	str	r3, [r7, #16]
}
 8004756:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004758:	4b15      	ldr	r3, [pc, #84]	@ (80047b0 <vTaskStartScheduler+0xcc>)
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	3354      	adds	r3, #84	@ 0x54
 800475e:	4a15      	ldr	r2, [pc, #84]	@ (80047b4 <vTaskStartScheduler+0xd0>)
 8004760:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004762:	4b15      	ldr	r3, [pc, #84]	@ (80047b8 <vTaskStartScheduler+0xd4>)
 8004764:	f04f 32ff 	mov.w	r2, #4294967295
 8004768:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800476a:	4b14      	ldr	r3, [pc, #80]	@ (80047bc <vTaskStartScheduler+0xd8>)
 800476c:	2201      	movs	r2, #1
 800476e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004770:	4b13      	ldr	r3, [pc, #76]	@ (80047c0 <vTaskStartScheduler+0xdc>)
 8004772:	2200      	movs	r2, #0
 8004774:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004776:	f001 f8e3 	bl	8005940 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800477a:	e00f      	b.n	800479c <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800477c:	697b      	ldr	r3, [r7, #20]
 800477e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004782:	d10b      	bne.n	800479c <vTaskStartScheduler+0xb8>
	__asm volatile
 8004784:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004788:	f383 8811 	msr	BASEPRI, r3
 800478c:	f3bf 8f6f 	isb	sy
 8004790:	f3bf 8f4f 	dsb	sy
 8004794:	60fb      	str	r3, [r7, #12]
}
 8004796:	bf00      	nop
 8004798:	bf00      	nop
 800479a:	e7fd      	b.n	8004798 <vTaskStartScheduler+0xb4>
}
 800479c:	bf00      	nop
 800479e:	3718      	adds	r7, #24
 80047a0:	46bd      	mov	sp, r7
 80047a2:	bd80      	pop	{r7, pc}
 80047a4:	08007474 	.word	0x08007474
 80047a8:	08004df5 	.word	0x08004df5
 80047ac:	20000dd0 	.word	0x20000dd0
 80047b0:	200008d8 	.word	0x200008d8
 80047b4:	2000001c 	.word	0x2000001c
 80047b8:	20000dcc 	.word	0x20000dcc
 80047bc:	20000db8 	.word	0x20000db8
 80047c0:	20000db0 	.word	0x20000db0

080047c4 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80047c4:	b480      	push	{r7}
 80047c6:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80047c8:	4b04      	ldr	r3, [pc, #16]	@ (80047dc <vTaskSuspendAll+0x18>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	3301      	adds	r3, #1
 80047ce:	4a03      	ldr	r2, [pc, #12]	@ (80047dc <vTaskSuspendAll+0x18>)
 80047d0:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80047d2:	bf00      	nop
 80047d4:	46bd      	mov	sp, r7
 80047d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047da:	4770      	bx	lr
 80047dc:	20000dd4 	.word	0x20000dd4

080047e0 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80047e0:	b580      	push	{r7, lr}
 80047e2:	b084      	sub	sp, #16
 80047e4:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80047e6:	2300      	movs	r3, #0
 80047e8:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80047ea:	2300      	movs	r3, #0
 80047ec:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80047ee:	4b42      	ldr	r3, [pc, #264]	@ (80048f8 <xTaskResumeAll+0x118>)
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10b      	bne.n	800480e <xTaskResumeAll+0x2e>
	__asm volatile
 80047f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047fa:	f383 8811 	msr	BASEPRI, r3
 80047fe:	f3bf 8f6f 	isb	sy
 8004802:	f3bf 8f4f 	dsb	sy
 8004806:	603b      	str	r3, [r7, #0]
}
 8004808:	bf00      	nop
 800480a:	bf00      	nop
 800480c:	e7fd      	b.n	800480a <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800480e:	f001 f93b 	bl	8005a88 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004812:	4b39      	ldr	r3, [pc, #228]	@ (80048f8 <xTaskResumeAll+0x118>)
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	3b01      	subs	r3, #1
 8004818:	4a37      	ldr	r2, [pc, #220]	@ (80048f8 <xTaskResumeAll+0x118>)
 800481a:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 800481c:	4b36      	ldr	r3, [pc, #216]	@ (80048f8 <xTaskResumeAll+0x118>)
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	2b00      	cmp	r3, #0
 8004822:	d162      	bne.n	80048ea <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004824:	4b35      	ldr	r3, [pc, #212]	@ (80048fc <xTaskResumeAll+0x11c>)
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d05e      	beq.n	80048ea <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800482c:	e02f      	b.n	800488e <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800482e:	4b34      	ldr	r3, [pc, #208]	@ (8004900 <xTaskResumeAll+0x120>)
 8004830:	68db      	ldr	r3, [r3, #12]
 8004832:	68db      	ldr	r3, [r3, #12]
 8004834:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004836:	68fb      	ldr	r3, [r7, #12]
 8004838:	3318      	adds	r3, #24
 800483a:	4618      	mov	r0, r3
 800483c:	f7ff f83a 	bl	80038b4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004840:	68fb      	ldr	r3, [r7, #12]
 8004842:	3304      	adds	r3, #4
 8004844:	4618      	mov	r0, r3
 8004846:	f7ff f835 	bl	80038b4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 800484a:	68fb      	ldr	r3, [r7, #12]
 800484c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800484e:	4b2d      	ldr	r3, [pc, #180]	@ (8004904 <xTaskResumeAll+0x124>)
 8004850:	681b      	ldr	r3, [r3, #0]
 8004852:	429a      	cmp	r2, r3
 8004854:	d903      	bls.n	800485e <xTaskResumeAll+0x7e>
 8004856:	68fb      	ldr	r3, [r7, #12]
 8004858:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800485a:	4a2a      	ldr	r2, [pc, #168]	@ (8004904 <xTaskResumeAll+0x124>)
 800485c:	6013      	str	r3, [r2, #0]
 800485e:	68fb      	ldr	r3, [r7, #12]
 8004860:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004862:	4613      	mov	r3, r2
 8004864:	009b      	lsls	r3, r3, #2
 8004866:	4413      	add	r3, r2
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	4a27      	ldr	r2, [pc, #156]	@ (8004908 <xTaskResumeAll+0x128>)
 800486c:	441a      	add	r2, r3
 800486e:	68fb      	ldr	r3, [r7, #12]
 8004870:	3304      	adds	r3, #4
 8004872:	4619      	mov	r1, r3
 8004874:	4610      	mov	r0, r2
 8004876:	f7fe ffc0 	bl	80037fa <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800487a:	68fb      	ldr	r3, [r7, #12]
 800487c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800487e:	4b23      	ldr	r3, [pc, #140]	@ (800490c <xTaskResumeAll+0x12c>)
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004884:	429a      	cmp	r2, r3
 8004886:	d302      	bcc.n	800488e <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004888:	4b21      	ldr	r3, [pc, #132]	@ (8004910 <xTaskResumeAll+0x130>)
 800488a:	2201      	movs	r2, #1
 800488c:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 800488e:	4b1c      	ldr	r3, [pc, #112]	@ (8004900 <xTaskResumeAll+0x120>)
 8004890:	681b      	ldr	r3, [r3, #0]
 8004892:	2b00      	cmp	r3, #0
 8004894:	d1cb      	bne.n	800482e <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004896:	68fb      	ldr	r3, [r7, #12]
 8004898:	2b00      	cmp	r3, #0
 800489a:	d001      	beq.n	80048a0 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 800489c:	f000 fb66 	bl	8004f6c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 80048a0:	4b1c      	ldr	r3, [pc, #112]	@ (8004914 <xTaskResumeAll+0x134>)
 80048a2:	681b      	ldr	r3, [r3, #0]
 80048a4:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80048a6:	687b      	ldr	r3, [r7, #4]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	d010      	beq.n	80048ce <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80048ac:	f000 f846 	bl	800493c <xTaskIncrementTick>
 80048b0:	4603      	mov	r3, r0
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d002      	beq.n	80048bc <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80048b6:	4b16      	ldr	r3, [pc, #88]	@ (8004910 <xTaskResumeAll+0x130>)
 80048b8:	2201      	movs	r2, #1
 80048ba:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	3b01      	subs	r3, #1
 80048c0:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	2b00      	cmp	r3, #0
 80048c6:	d1f1      	bne.n	80048ac <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80048c8:	4b12      	ldr	r3, [pc, #72]	@ (8004914 <xTaskResumeAll+0x134>)
 80048ca:	2200      	movs	r2, #0
 80048cc:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80048ce:	4b10      	ldr	r3, [pc, #64]	@ (8004910 <xTaskResumeAll+0x130>)
 80048d0:	681b      	ldr	r3, [r3, #0]
 80048d2:	2b00      	cmp	r3, #0
 80048d4:	d009      	beq.n	80048ea <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80048d6:	2301      	movs	r3, #1
 80048d8:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80048da:	4b0f      	ldr	r3, [pc, #60]	@ (8004918 <xTaskResumeAll+0x138>)
 80048dc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80048e0:	601a      	str	r2, [r3, #0]
 80048e2:	f3bf 8f4f 	dsb	sy
 80048e6:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80048ea:	f001 f8ff 	bl	8005aec <vPortExitCritical>

	return xAlreadyYielded;
 80048ee:	68bb      	ldr	r3, [r7, #8]
}
 80048f0:	4618      	mov	r0, r3
 80048f2:	3710      	adds	r7, #16
 80048f4:	46bd      	mov	sp, r7
 80048f6:	bd80      	pop	{r7, pc}
 80048f8:	20000dd4 	.word	0x20000dd4
 80048fc:	20000dac 	.word	0x20000dac
 8004900:	20000d6c 	.word	0x20000d6c
 8004904:	20000db4 	.word	0x20000db4
 8004908:	200008dc 	.word	0x200008dc
 800490c:	200008d8 	.word	0x200008d8
 8004910:	20000dc0 	.word	0x20000dc0
 8004914:	20000dbc 	.word	0x20000dbc
 8004918:	e000ed04 	.word	0xe000ed04

0800491c <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 800491c:	b480      	push	{r7}
 800491e:	b083      	sub	sp, #12
 8004920:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004922:	4b05      	ldr	r3, [pc, #20]	@ (8004938 <xTaskGetTickCount+0x1c>)
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004928:	687b      	ldr	r3, [r7, #4]
}
 800492a:	4618      	mov	r0, r3
 800492c:	370c      	adds	r7, #12
 800492e:	46bd      	mov	sp, r7
 8004930:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004934:	4770      	bx	lr
 8004936:	bf00      	nop
 8004938:	20000db0 	.word	0x20000db0

0800493c <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 800493c:	b580      	push	{r7, lr}
 800493e:	b086      	sub	sp, #24
 8004940:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004942:	2300      	movs	r3, #0
 8004944:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004946:	4b4f      	ldr	r3, [pc, #316]	@ (8004a84 <xTaskIncrementTick+0x148>)
 8004948:	681b      	ldr	r3, [r3, #0]
 800494a:	2b00      	cmp	r3, #0
 800494c:	f040 8090 	bne.w	8004a70 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004950:	4b4d      	ldr	r3, [pc, #308]	@ (8004a88 <xTaskIncrementTick+0x14c>)
 8004952:	681b      	ldr	r3, [r3, #0]
 8004954:	3301      	adds	r3, #1
 8004956:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004958:	4a4b      	ldr	r2, [pc, #300]	@ (8004a88 <xTaskIncrementTick+0x14c>)
 800495a:	693b      	ldr	r3, [r7, #16]
 800495c:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 800495e:	693b      	ldr	r3, [r7, #16]
 8004960:	2b00      	cmp	r3, #0
 8004962:	d121      	bne.n	80049a8 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004964:	4b49      	ldr	r3, [pc, #292]	@ (8004a8c <xTaskIncrementTick+0x150>)
 8004966:	681b      	ldr	r3, [r3, #0]
 8004968:	681b      	ldr	r3, [r3, #0]
 800496a:	2b00      	cmp	r3, #0
 800496c:	d00b      	beq.n	8004986 <xTaskIncrementTick+0x4a>
	__asm volatile
 800496e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004972:	f383 8811 	msr	BASEPRI, r3
 8004976:	f3bf 8f6f 	isb	sy
 800497a:	f3bf 8f4f 	dsb	sy
 800497e:	603b      	str	r3, [r7, #0]
}
 8004980:	bf00      	nop
 8004982:	bf00      	nop
 8004984:	e7fd      	b.n	8004982 <xTaskIncrementTick+0x46>
 8004986:	4b41      	ldr	r3, [pc, #260]	@ (8004a8c <xTaskIncrementTick+0x150>)
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	60fb      	str	r3, [r7, #12]
 800498c:	4b40      	ldr	r3, [pc, #256]	@ (8004a90 <xTaskIncrementTick+0x154>)
 800498e:	681b      	ldr	r3, [r3, #0]
 8004990:	4a3e      	ldr	r2, [pc, #248]	@ (8004a8c <xTaskIncrementTick+0x150>)
 8004992:	6013      	str	r3, [r2, #0]
 8004994:	4a3e      	ldr	r2, [pc, #248]	@ (8004a90 <xTaskIncrementTick+0x154>)
 8004996:	68fb      	ldr	r3, [r7, #12]
 8004998:	6013      	str	r3, [r2, #0]
 800499a:	4b3e      	ldr	r3, [pc, #248]	@ (8004a94 <xTaskIncrementTick+0x158>)
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	3301      	adds	r3, #1
 80049a0:	4a3c      	ldr	r2, [pc, #240]	@ (8004a94 <xTaskIncrementTick+0x158>)
 80049a2:	6013      	str	r3, [r2, #0]
 80049a4:	f000 fae2 	bl	8004f6c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80049a8:	4b3b      	ldr	r3, [pc, #236]	@ (8004a98 <xTaskIncrementTick+0x15c>)
 80049aa:	681b      	ldr	r3, [r3, #0]
 80049ac:	693a      	ldr	r2, [r7, #16]
 80049ae:	429a      	cmp	r2, r3
 80049b0:	d349      	bcc.n	8004a46 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80049b2:	4b36      	ldr	r3, [pc, #216]	@ (8004a8c <xTaskIncrementTick+0x150>)
 80049b4:	681b      	ldr	r3, [r3, #0]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	2b00      	cmp	r3, #0
 80049ba:	d104      	bne.n	80049c6 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049bc:	4b36      	ldr	r3, [pc, #216]	@ (8004a98 <xTaskIncrementTick+0x15c>)
 80049be:	f04f 32ff 	mov.w	r2, #4294967295
 80049c2:	601a      	str	r2, [r3, #0]
					break;
 80049c4:	e03f      	b.n	8004a46 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80049c6:	4b31      	ldr	r3, [pc, #196]	@ (8004a8c <xTaskIncrementTick+0x150>)
 80049c8:	681b      	ldr	r3, [r3, #0]
 80049ca:	68db      	ldr	r3, [r3, #12]
 80049cc:	68db      	ldr	r3, [r3, #12]
 80049ce:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80049d0:	68bb      	ldr	r3, [r7, #8]
 80049d2:	685b      	ldr	r3, [r3, #4]
 80049d4:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80049d6:	693a      	ldr	r2, [r7, #16]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	429a      	cmp	r2, r3
 80049dc:	d203      	bcs.n	80049e6 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80049de:	4a2e      	ldr	r2, [pc, #184]	@ (8004a98 <xTaskIncrementTick+0x15c>)
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80049e4:	e02f      	b.n	8004a46 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80049e6:	68bb      	ldr	r3, [r7, #8]
 80049e8:	3304      	adds	r3, #4
 80049ea:	4618      	mov	r0, r3
 80049ec:	f7fe ff62 	bl	80038b4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80049f0:	68bb      	ldr	r3, [r7, #8]
 80049f2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d004      	beq.n	8004a02 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80049f8:	68bb      	ldr	r3, [r7, #8]
 80049fa:	3318      	adds	r3, #24
 80049fc:	4618      	mov	r0, r3
 80049fe:	f7fe ff59 	bl	80038b4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004a02:	68bb      	ldr	r3, [r7, #8]
 8004a04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a06:	4b25      	ldr	r3, [pc, #148]	@ (8004a9c <xTaskIncrementTick+0x160>)
 8004a08:	681b      	ldr	r3, [r3, #0]
 8004a0a:	429a      	cmp	r2, r3
 8004a0c:	d903      	bls.n	8004a16 <xTaskIncrementTick+0xda>
 8004a0e:	68bb      	ldr	r3, [r7, #8]
 8004a10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a12:	4a22      	ldr	r2, [pc, #136]	@ (8004a9c <xTaskIncrementTick+0x160>)
 8004a14:	6013      	str	r3, [r2, #0]
 8004a16:	68bb      	ldr	r3, [r7, #8]
 8004a18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a1a:	4613      	mov	r3, r2
 8004a1c:	009b      	lsls	r3, r3, #2
 8004a1e:	4413      	add	r3, r2
 8004a20:	009b      	lsls	r3, r3, #2
 8004a22:	4a1f      	ldr	r2, [pc, #124]	@ (8004aa0 <xTaskIncrementTick+0x164>)
 8004a24:	441a      	add	r2, r3
 8004a26:	68bb      	ldr	r3, [r7, #8]
 8004a28:	3304      	adds	r3, #4
 8004a2a:	4619      	mov	r1, r3
 8004a2c:	4610      	mov	r0, r2
 8004a2e:	f7fe fee4 	bl	80037fa <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004a32:	68bb      	ldr	r3, [r7, #8]
 8004a34:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a36:	4b1b      	ldr	r3, [pc, #108]	@ (8004aa4 <xTaskIncrementTick+0x168>)
 8004a38:	681b      	ldr	r3, [r3, #0]
 8004a3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004a3c:	429a      	cmp	r2, r3
 8004a3e:	d3b8      	bcc.n	80049b2 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004a40:	2301      	movs	r3, #1
 8004a42:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004a44:	e7b5      	b.n	80049b2 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004a46:	4b17      	ldr	r3, [pc, #92]	@ (8004aa4 <xTaskIncrementTick+0x168>)
 8004a48:	681b      	ldr	r3, [r3, #0]
 8004a4a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004a4c:	4914      	ldr	r1, [pc, #80]	@ (8004aa0 <xTaskIncrementTick+0x164>)
 8004a4e:	4613      	mov	r3, r2
 8004a50:	009b      	lsls	r3, r3, #2
 8004a52:	4413      	add	r3, r2
 8004a54:	009b      	lsls	r3, r3, #2
 8004a56:	440b      	add	r3, r1
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	2b01      	cmp	r3, #1
 8004a5c:	d901      	bls.n	8004a62 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004a62:	4b11      	ldr	r3, [pc, #68]	@ (8004aa8 <xTaskIncrementTick+0x16c>)
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	2b00      	cmp	r3, #0
 8004a68:	d007      	beq.n	8004a7a <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004a6a:	2301      	movs	r3, #1
 8004a6c:	617b      	str	r3, [r7, #20]
 8004a6e:	e004      	b.n	8004a7a <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004a70:	4b0e      	ldr	r3, [pc, #56]	@ (8004aac <xTaskIncrementTick+0x170>)
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	3301      	adds	r3, #1
 8004a76:	4a0d      	ldr	r2, [pc, #52]	@ (8004aac <xTaskIncrementTick+0x170>)
 8004a78:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004a7a:	697b      	ldr	r3, [r7, #20]
}
 8004a7c:	4618      	mov	r0, r3
 8004a7e:	3718      	adds	r7, #24
 8004a80:	46bd      	mov	sp, r7
 8004a82:	bd80      	pop	{r7, pc}
 8004a84:	20000dd4 	.word	0x20000dd4
 8004a88:	20000db0 	.word	0x20000db0
 8004a8c:	20000d64 	.word	0x20000d64
 8004a90:	20000d68 	.word	0x20000d68
 8004a94:	20000dc4 	.word	0x20000dc4
 8004a98:	20000dcc 	.word	0x20000dcc
 8004a9c:	20000db4 	.word	0x20000db4
 8004aa0:	200008dc 	.word	0x200008dc
 8004aa4:	200008d8 	.word	0x200008d8
 8004aa8:	20000dc0 	.word	0x20000dc0
 8004aac:	20000dbc 	.word	0x20000dbc

08004ab0 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004ab0:	b480      	push	{r7}
 8004ab2:	b085      	sub	sp, #20
 8004ab4:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004ab6:	4b2b      	ldr	r3, [pc, #172]	@ (8004b64 <vTaskSwitchContext+0xb4>)
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	2b00      	cmp	r3, #0
 8004abc:	d003      	beq.n	8004ac6 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004abe:	4b2a      	ldr	r3, [pc, #168]	@ (8004b68 <vTaskSwitchContext+0xb8>)
 8004ac0:	2201      	movs	r2, #1
 8004ac2:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004ac4:	e047      	b.n	8004b56 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004ac6:	4b28      	ldr	r3, [pc, #160]	@ (8004b68 <vTaskSwitchContext+0xb8>)
 8004ac8:	2200      	movs	r2, #0
 8004aca:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004acc:	4b27      	ldr	r3, [pc, #156]	@ (8004b6c <vTaskSwitchContext+0xbc>)
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	60fb      	str	r3, [r7, #12]
 8004ad2:	e011      	b.n	8004af8 <vTaskSwitchContext+0x48>
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d10b      	bne.n	8004af2 <vTaskSwitchContext+0x42>
	__asm volatile
 8004ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004ade:	f383 8811 	msr	BASEPRI, r3
 8004ae2:	f3bf 8f6f 	isb	sy
 8004ae6:	f3bf 8f4f 	dsb	sy
 8004aea:	607b      	str	r3, [r7, #4]
}
 8004aec:	bf00      	nop
 8004aee:	bf00      	nop
 8004af0:	e7fd      	b.n	8004aee <vTaskSwitchContext+0x3e>
 8004af2:	68fb      	ldr	r3, [r7, #12]
 8004af4:	3b01      	subs	r3, #1
 8004af6:	60fb      	str	r3, [r7, #12]
 8004af8:	491d      	ldr	r1, [pc, #116]	@ (8004b70 <vTaskSwitchContext+0xc0>)
 8004afa:	68fa      	ldr	r2, [r7, #12]
 8004afc:	4613      	mov	r3, r2
 8004afe:	009b      	lsls	r3, r3, #2
 8004b00:	4413      	add	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	440b      	add	r3, r1
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	2b00      	cmp	r3, #0
 8004b0a:	d0e3      	beq.n	8004ad4 <vTaskSwitchContext+0x24>
 8004b0c:	68fa      	ldr	r2, [r7, #12]
 8004b0e:	4613      	mov	r3, r2
 8004b10:	009b      	lsls	r3, r3, #2
 8004b12:	4413      	add	r3, r2
 8004b14:	009b      	lsls	r3, r3, #2
 8004b16:	4a16      	ldr	r2, [pc, #88]	@ (8004b70 <vTaskSwitchContext+0xc0>)
 8004b18:	4413      	add	r3, r2
 8004b1a:	60bb      	str	r3, [r7, #8]
 8004b1c:	68bb      	ldr	r3, [r7, #8]
 8004b1e:	685b      	ldr	r3, [r3, #4]
 8004b20:	685a      	ldr	r2, [r3, #4]
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	605a      	str	r2, [r3, #4]
 8004b26:	68bb      	ldr	r3, [r7, #8]
 8004b28:	685a      	ldr	r2, [r3, #4]
 8004b2a:	68bb      	ldr	r3, [r7, #8]
 8004b2c:	3308      	adds	r3, #8
 8004b2e:	429a      	cmp	r2, r3
 8004b30:	d104      	bne.n	8004b3c <vTaskSwitchContext+0x8c>
 8004b32:	68bb      	ldr	r3, [r7, #8]
 8004b34:	685b      	ldr	r3, [r3, #4]
 8004b36:	685a      	ldr	r2, [r3, #4]
 8004b38:	68bb      	ldr	r3, [r7, #8]
 8004b3a:	605a      	str	r2, [r3, #4]
 8004b3c:	68bb      	ldr	r3, [r7, #8]
 8004b3e:	685b      	ldr	r3, [r3, #4]
 8004b40:	68db      	ldr	r3, [r3, #12]
 8004b42:	4a0c      	ldr	r2, [pc, #48]	@ (8004b74 <vTaskSwitchContext+0xc4>)
 8004b44:	6013      	str	r3, [r2, #0]
 8004b46:	4a09      	ldr	r2, [pc, #36]	@ (8004b6c <vTaskSwitchContext+0xbc>)
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004b4c:	4b09      	ldr	r3, [pc, #36]	@ (8004b74 <vTaskSwitchContext+0xc4>)
 8004b4e:	681b      	ldr	r3, [r3, #0]
 8004b50:	3354      	adds	r3, #84	@ 0x54
 8004b52:	4a09      	ldr	r2, [pc, #36]	@ (8004b78 <vTaskSwitchContext+0xc8>)
 8004b54:	6013      	str	r3, [r2, #0]
}
 8004b56:	bf00      	nop
 8004b58:	3714      	adds	r7, #20
 8004b5a:	46bd      	mov	sp, r7
 8004b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b60:	4770      	bx	lr
 8004b62:	bf00      	nop
 8004b64:	20000dd4 	.word	0x20000dd4
 8004b68:	20000dc0 	.word	0x20000dc0
 8004b6c:	20000db4 	.word	0x20000db4
 8004b70:	200008dc 	.word	0x200008dc
 8004b74:	200008d8 	.word	0x200008d8
 8004b78:	2000001c 	.word	0x2000001c

08004b7c <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8004b7c:	b580      	push	{r7, lr}
 8004b7e:	b084      	sub	sp, #16
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2b00      	cmp	r3, #0
 8004b8a:	d10b      	bne.n	8004ba4 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8004b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b90:	f383 8811 	msr	BASEPRI, r3
 8004b94:	f3bf 8f6f 	isb	sy
 8004b98:	f3bf 8f4f 	dsb	sy
 8004b9c:	60fb      	str	r3, [r7, #12]
}
 8004b9e:	bf00      	nop
 8004ba0:	bf00      	nop
 8004ba2:	e7fd      	b.n	8004ba0 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004ba4:	4b07      	ldr	r3, [pc, #28]	@ (8004bc4 <vTaskPlaceOnEventList+0x48>)
 8004ba6:	681b      	ldr	r3, [r3, #0]
 8004ba8:	3318      	adds	r3, #24
 8004baa:	4619      	mov	r1, r3
 8004bac:	6878      	ldr	r0, [r7, #4]
 8004bae:	f7fe fe48 	bl	8003842 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8004bb2:	2101      	movs	r1, #1
 8004bb4:	6838      	ldr	r0, [r7, #0]
 8004bb6:	f000 fa87 	bl	80050c8 <prvAddCurrentTaskToDelayedList>
}
 8004bba:	bf00      	nop
 8004bbc:	3710      	adds	r7, #16
 8004bbe:	46bd      	mov	sp, r7
 8004bc0:	bd80      	pop	{r7, pc}
 8004bc2:	bf00      	nop
 8004bc4:	200008d8 	.word	0x200008d8

08004bc8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8004bc8:	b580      	push	{r7, lr}
 8004bca:	b086      	sub	sp, #24
 8004bcc:	af00      	add	r7, sp, #0
 8004bce:	60f8      	str	r0, [r7, #12]
 8004bd0:	60b9      	str	r1, [r7, #8]
 8004bd2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 8004bd4:	68fb      	ldr	r3, [r7, #12]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	d10b      	bne.n	8004bf2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 8004bda:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004bde:	f383 8811 	msr	BASEPRI, r3
 8004be2:	f3bf 8f6f 	isb	sy
 8004be6:	f3bf 8f4f 	dsb	sy
 8004bea:	617b      	str	r3, [r7, #20]
}
 8004bec:	bf00      	nop
 8004bee:	bf00      	nop
 8004bf0:	e7fd      	b.n	8004bee <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8004bf2:	4b0a      	ldr	r3, [pc, #40]	@ (8004c1c <vTaskPlaceOnEventListRestricted+0x54>)
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	3318      	adds	r3, #24
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	68f8      	ldr	r0, [r7, #12]
 8004bfc:	f7fe fdfd 	bl	80037fa <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d002      	beq.n	8004c0c <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8004c06:	f04f 33ff 	mov.w	r3, #4294967295
 8004c0a:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8004c0c:	6879      	ldr	r1, [r7, #4]
 8004c0e:	68b8      	ldr	r0, [r7, #8]
 8004c10:	f000 fa5a 	bl	80050c8 <prvAddCurrentTaskToDelayedList>
	}
 8004c14:	bf00      	nop
 8004c16:	3718      	adds	r7, #24
 8004c18:	46bd      	mov	sp, r7
 8004c1a:	bd80      	pop	{r7, pc}
 8004c1c:	200008d8 	.word	0x200008d8

08004c20 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b086      	sub	sp, #24
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	68db      	ldr	r3, [r3, #12]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8004c30:	693b      	ldr	r3, [r7, #16]
 8004c32:	2b00      	cmp	r3, #0
 8004c34:	d10b      	bne.n	8004c4e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8004c36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c3a:	f383 8811 	msr	BASEPRI, r3
 8004c3e:	f3bf 8f6f 	isb	sy
 8004c42:	f3bf 8f4f 	dsb	sy
 8004c46:	60fb      	str	r3, [r7, #12]
}
 8004c48:	bf00      	nop
 8004c4a:	bf00      	nop
 8004c4c:	e7fd      	b.n	8004c4a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8004c4e:	693b      	ldr	r3, [r7, #16]
 8004c50:	3318      	adds	r3, #24
 8004c52:	4618      	mov	r0, r3
 8004c54:	f7fe fe2e 	bl	80038b4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004c58:	4b1d      	ldr	r3, [pc, #116]	@ (8004cd0 <xTaskRemoveFromEventList+0xb0>)
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d11d      	bne.n	8004c9c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	3304      	adds	r3, #4
 8004c64:	4618      	mov	r0, r3
 8004c66:	f7fe fe25 	bl	80038b4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c6e:	4b19      	ldr	r3, [pc, #100]	@ (8004cd4 <xTaskRemoveFromEventList+0xb4>)
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	429a      	cmp	r2, r3
 8004c74:	d903      	bls.n	8004c7e <xTaskRemoveFromEventList+0x5e>
 8004c76:	693b      	ldr	r3, [r7, #16]
 8004c78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c7a:	4a16      	ldr	r2, [pc, #88]	@ (8004cd4 <xTaskRemoveFromEventList+0xb4>)
 8004c7c:	6013      	str	r3, [r2, #0]
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004c82:	4613      	mov	r3, r2
 8004c84:	009b      	lsls	r3, r3, #2
 8004c86:	4413      	add	r3, r2
 8004c88:	009b      	lsls	r3, r3, #2
 8004c8a:	4a13      	ldr	r2, [pc, #76]	@ (8004cd8 <xTaskRemoveFromEventList+0xb8>)
 8004c8c:	441a      	add	r2, r3
 8004c8e:	693b      	ldr	r3, [r7, #16]
 8004c90:	3304      	adds	r3, #4
 8004c92:	4619      	mov	r1, r3
 8004c94:	4610      	mov	r0, r2
 8004c96:	f7fe fdb0 	bl	80037fa <vListInsertEnd>
 8004c9a:	e005      	b.n	8004ca8 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	3318      	adds	r3, #24
 8004ca0:	4619      	mov	r1, r3
 8004ca2:	480e      	ldr	r0, [pc, #56]	@ (8004cdc <xTaskRemoveFromEventList+0xbc>)
 8004ca4:	f7fe fda9 	bl	80037fa <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8004ca8:	693b      	ldr	r3, [r7, #16]
 8004caa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004cac:	4b0c      	ldr	r3, [pc, #48]	@ (8004ce0 <xTaskRemoveFromEventList+0xc0>)
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004cb2:	429a      	cmp	r2, r3
 8004cb4:	d905      	bls.n	8004cc2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8004cb6:	2301      	movs	r3, #1
 8004cb8:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8004cba:	4b0a      	ldr	r3, [pc, #40]	@ (8004ce4 <xTaskRemoveFromEventList+0xc4>)
 8004cbc:	2201      	movs	r2, #1
 8004cbe:	601a      	str	r2, [r3, #0]
 8004cc0:	e001      	b.n	8004cc6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8004cc2:	2300      	movs	r3, #0
 8004cc4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8004cc6:	697b      	ldr	r3, [r7, #20]
}
 8004cc8:	4618      	mov	r0, r3
 8004cca:	3718      	adds	r7, #24
 8004ccc:	46bd      	mov	sp, r7
 8004cce:	bd80      	pop	{r7, pc}
 8004cd0:	20000dd4 	.word	0x20000dd4
 8004cd4:	20000db4 	.word	0x20000db4
 8004cd8:	200008dc 	.word	0x200008dc
 8004cdc:	20000d6c 	.word	0x20000d6c
 8004ce0:	200008d8 	.word	0x200008d8
 8004ce4:	20000dc0 	.word	0x20000dc0

08004ce8 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8004ce8:	b480      	push	{r7}
 8004cea:	b083      	sub	sp, #12
 8004cec:	af00      	add	r7, sp, #0
 8004cee:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8004cf0:	4b06      	ldr	r3, [pc, #24]	@ (8004d0c <vTaskInternalSetTimeOutState+0x24>)
 8004cf2:	681a      	ldr	r2, [r3, #0]
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8004cf8:	4b05      	ldr	r3, [pc, #20]	@ (8004d10 <vTaskInternalSetTimeOutState+0x28>)
 8004cfa:	681a      	ldr	r2, [r3, #0]
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	605a      	str	r2, [r3, #4]
}
 8004d00:	bf00      	nop
 8004d02:	370c      	adds	r7, #12
 8004d04:	46bd      	mov	sp, r7
 8004d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0a:	4770      	bx	lr
 8004d0c:	20000dc4 	.word	0x20000dc4
 8004d10:	20000db0 	.word	0x20000db0

08004d14 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8004d14:	b580      	push	{r7, lr}
 8004d16:	b088      	sub	sp, #32
 8004d18:	af00      	add	r7, sp, #0
 8004d1a:	6078      	str	r0, [r7, #4]
 8004d1c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	2b00      	cmp	r3, #0
 8004d22:	d10b      	bne.n	8004d3c <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8004d24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d28:	f383 8811 	msr	BASEPRI, r3
 8004d2c:	f3bf 8f6f 	isb	sy
 8004d30:	f3bf 8f4f 	dsb	sy
 8004d34:	613b      	str	r3, [r7, #16]
}
 8004d36:	bf00      	nop
 8004d38:	bf00      	nop
 8004d3a:	e7fd      	b.n	8004d38 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8004d3c:	683b      	ldr	r3, [r7, #0]
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d10b      	bne.n	8004d5a <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8004d42:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004d46:	f383 8811 	msr	BASEPRI, r3
 8004d4a:	f3bf 8f6f 	isb	sy
 8004d4e:	f3bf 8f4f 	dsb	sy
 8004d52:	60fb      	str	r3, [r7, #12]
}
 8004d54:	bf00      	nop
 8004d56:	bf00      	nop
 8004d58:	e7fd      	b.n	8004d56 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8004d5a:	f000 fe95 	bl	8005a88 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8004d5e:	4b1d      	ldr	r3, [pc, #116]	@ (8004dd4 <xTaskCheckForTimeOut+0xc0>)
 8004d60:	681b      	ldr	r3, [r3, #0]
 8004d62:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	685b      	ldr	r3, [r3, #4]
 8004d68:	69ba      	ldr	r2, [r7, #24]
 8004d6a:	1ad3      	subs	r3, r2, r3
 8004d6c:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8004d6e:	683b      	ldr	r3, [r7, #0]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004d76:	d102      	bne.n	8004d7e <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8004d78:	2300      	movs	r3, #0
 8004d7a:	61fb      	str	r3, [r7, #28]
 8004d7c:	e023      	b.n	8004dc6 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	681a      	ldr	r2, [r3, #0]
 8004d82:	4b15      	ldr	r3, [pc, #84]	@ (8004dd8 <xTaskCheckForTimeOut+0xc4>)
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	429a      	cmp	r2, r3
 8004d88:	d007      	beq.n	8004d9a <xTaskCheckForTimeOut+0x86>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	685b      	ldr	r3, [r3, #4]
 8004d8e:	69ba      	ldr	r2, [r7, #24]
 8004d90:	429a      	cmp	r2, r3
 8004d92:	d302      	bcc.n	8004d9a <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8004d94:	2301      	movs	r3, #1
 8004d96:	61fb      	str	r3, [r7, #28]
 8004d98:	e015      	b.n	8004dc6 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8004d9a:	683b      	ldr	r3, [r7, #0]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	697a      	ldr	r2, [r7, #20]
 8004da0:	429a      	cmp	r2, r3
 8004da2:	d20b      	bcs.n	8004dbc <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8004da4:	683b      	ldr	r3, [r7, #0]
 8004da6:	681a      	ldr	r2, [r3, #0]
 8004da8:	697b      	ldr	r3, [r7, #20]
 8004daa:	1ad2      	subs	r2, r2, r3
 8004dac:	683b      	ldr	r3, [r7, #0]
 8004dae:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f7ff ff99 	bl	8004ce8 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8004db6:	2300      	movs	r3, #0
 8004db8:	61fb      	str	r3, [r7, #28]
 8004dba:	e004      	b.n	8004dc6 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8004dbc:	683b      	ldr	r3, [r7, #0]
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8004dc2:	2301      	movs	r3, #1
 8004dc4:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8004dc6:	f000 fe91 	bl	8005aec <vPortExitCritical>

	return xReturn;
 8004dca:	69fb      	ldr	r3, [r7, #28]
}
 8004dcc:	4618      	mov	r0, r3
 8004dce:	3720      	adds	r7, #32
 8004dd0:	46bd      	mov	sp, r7
 8004dd2:	bd80      	pop	{r7, pc}
 8004dd4:	20000db0 	.word	0x20000db0
 8004dd8:	20000dc4 	.word	0x20000dc4

08004ddc <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8004ddc:	b480      	push	{r7}
 8004dde:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8004de0:	4b03      	ldr	r3, [pc, #12]	@ (8004df0 <vTaskMissedYield+0x14>)
 8004de2:	2201      	movs	r2, #1
 8004de4:	601a      	str	r2, [r3, #0]
}
 8004de6:	bf00      	nop
 8004de8:	46bd      	mov	sp, r7
 8004dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dee:	4770      	bx	lr
 8004df0:	20000dc0 	.word	0x20000dc0

08004df4 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8004df4:	b580      	push	{r7, lr}
 8004df6:	b082      	sub	sp, #8
 8004df8:	af00      	add	r7, sp, #0
 8004dfa:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8004dfc:	f000 f852 	bl	8004ea4 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8004e00:	4b06      	ldr	r3, [pc, #24]	@ (8004e1c <prvIdleTask+0x28>)
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	2b01      	cmp	r3, #1
 8004e06:	d9f9      	bls.n	8004dfc <prvIdleTask+0x8>
			{
				taskYIELD();
 8004e08:	4b05      	ldr	r3, [pc, #20]	@ (8004e20 <prvIdleTask+0x2c>)
 8004e0a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004e0e:	601a      	str	r2, [r3, #0]
 8004e10:	f3bf 8f4f 	dsb	sy
 8004e14:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8004e18:	e7f0      	b.n	8004dfc <prvIdleTask+0x8>
 8004e1a:	bf00      	nop
 8004e1c:	200008dc 	.word	0x200008dc
 8004e20:	e000ed04 	.word	0xe000ed04

08004e24 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b082      	sub	sp, #8
 8004e28:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e2a:	2300      	movs	r3, #0
 8004e2c:	607b      	str	r3, [r7, #4]
 8004e2e:	e00c      	b.n	8004e4a <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8004e30:	687a      	ldr	r2, [r7, #4]
 8004e32:	4613      	mov	r3, r2
 8004e34:	009b      	lsls	r3, r3, #2
 8004e36:	4413      	add	r3, r2
 8004e38:	009b      	lsls	r3, r3, #2
 8004e3a:	4a12      	ldr	r2, [pc, #72]	@ (8004e84 <prvInitialiseTaskLists+0x60>)
 8004e3c:	4413      	add	r3, r2
 8004e3e:	4618      	mov	r0, r3
 8004e40:	f7fe fcae 	bl	80037a0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	3301      	adds	r3, #1
 8004e48:	607b      	str	r3, [r7, #4]
 8004e4a:	687b      	ldr	r3, [r7, #4]
 8004e4c:	2b37      	cmp	r3, #55	@ 0x37
 8004e4e:	d9ef      	bls.n	8004e30 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8004e50:	480d      	ldr	r0, [pc, #52]	@ (8004e88 <prvInitialiseTaskLists+0x64>)
 8004e52:	f7fe fca5 	bl	80037a0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8004e56:	480d      	ldr	r0, [pc, #52]	@ (8004e8c <prvInitialiseTaskLists+0x68>)
 8004e58:	f7fe fca2 	bl	80037a0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8004e5c:	480c      	ldr	r0, [pc, #48]	@ (8004e90 <prvInitialiseTaskLists+0x6c>)
 8004e5e:	f7fe fc9f 	bl	80037a0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8004e62:	480c      	ldr	r0, [pc, #48]	@ (8004e94 <prvInitialiseTaskLists+0x70>)
 8004e64:	f7fe fc9c 	bl	80037a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8004e68:	480b      	ldr	r0, [pc, #44]	@ (8004e98 <prvInitialiseTaskLists+0x74>)
 8004e6a:	f7fe fc99 	bl	80037a0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8004e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8004e9c <prvInitialiseTaskLists+0x78>)
 8004e70:	4a05      	ldr	r2, [pc, #20]	@ (8004e88 <prvInitialiseTaskLists+0x64>)
 8004e72:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8004e74:	4b0a      	ldr	r3, [pc, #40]	@ (8004ea0 <prvInitialiseTaskLists+0x7c>)
 8004e76:	4a05      	ldr	r2, [pc, #20]	@ (8004e8c <prvInitialiseTaskLists+0x68>)
 8004e78:	601a      	str	r2, [r3, #0]
}
 8004e7a:	bf00      	nop
 8004e7c:	3708      	adds	r7, #8
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	200008dc 	.word	0x200008dc
 8004e88:	20000d3c 	.word	0x20000d3c
 8004e8c:	20000d50 	.word	0x20000d50
 8004e90:	20000d6c 	.word	0x20000d6c
 8004e94:	20000d80 	.word	0x20000d80
 8004e98:	20000d98 	.word	0x20000d98
 8004e9c:	20000d64 	.word	0x20000d64
 8004ea0:	20000d68 	.word	0x20000d68

08004ea4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8004ea4:	b580      	push	{r7, lr}
 8004ea6:	b082      	sub	sp, #8
 8004ea8:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004eaa:	e019      	b.n	8004ee0 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8004eac:	f000 fdec 	bl	8005a88 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004eb0:	4b10      	ldr	r3, [pc, #64]	@ (8004ef4 <prvCheckTasksWaitingTermination+0x50>)
 8004eb2:	68db      	ldr	r3, [r3, #12]
 8004eb4:	68db      	ldr	r3, [r3, #12]
 8004eb6:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	3304      	adds	r3, #4
 8004ebc:	4618      	mov	r0, r3
 8004ebe:	f7fe fcf9 	bl	80038b4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8004ec2:	4b0d      	ldr	r3, [pc, #52]	@ (8004ef8 <prvCheckTasksWaitingTermination+0x54>)
 8004ec4:	681b      	ldr	r3, [r3, #0]
 8004ec6:	3b01      	subs	r3, #1
 8004ec8:	4a0b      	ldr	r2, [pc, #44]	@ (8004ef8 <prvCheckTasksWaitingTermination+0x54>)
 8004eca:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8004ecc:	4b0b      	ldr	r3, [pc, #44]	@ (8004efc <prvCheckTasksWaitingTermination+0x58>)
 8004ece:	681b      	ldr	r3, [r3, #0]
 8004ed0:	3b01      	subs	r3, #1
 8004ed2:	4a0a      	ldr	r2, [pc, #40]	@ (8004efc <prvCheckTasksWaitingTermination+0x58>)
 8004ed4:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8004ed6:	f000 fe09 	bl	8005aec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8004eda:	6878      	ldr	r0, [r7, #4]
 8004edc:	f000 f810 	bl	8004f00 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8004ee0:	4b06      	ldr	r3, [pc, #24]	@ (8004efc <prvCheckTasksWaitingTermination+0x58>)
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	2b00      	cmp	r3, #0
 8004ee6:	d1e1      	bne.n	8004eac <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8004ee8:	bf00      	nop
 8004eea:	bf00      	nop
 8004eec:	3708      	adds	r7, #8
 8004eee:	46bd      	mov	sp, r7
 8004ef0:	bd80      	pop	{r7, pc}
 8004ef2:	bf00      	nop
 8004ef4:	20000d80 	.word	0x20000d80
 8004ef8:	20000dac 	.word	0x20000dac
 8004efc:	20000d94 	.word	0x20000d94

08004f00 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8004f00:	b580      	push	{r7, lr}
 8004f02:	b084      	sub	sp, #16
 8004f04:	af00      	add	r7, sp, #0
 8004f06:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	3354      	adds	r3, #84	@ 0x54
 8004f0c:	4618      	mov	r0, r3
 8004f0e:	f001 fa1d 	bl	800634c <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8004f12:	687b      	ldr	r3, [r7, #4]
 8004f14:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d108      	bne.n	8004f2e <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004f20:	4618      	mov	r0, r3
 8004f22:	f000 ffa1 	bl	8005e68 <vPortFree>
				vPortFree( pxTCB );
 8004f26:	6878      	ldr	r0, [r7, #4]
 8004f28:	f000 ff9e 	bl	8005e68 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8004f2c:	e019      	b.n	8004f62 <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004f34:	2b01      	cmp	r3, #1
 8004f36:	d103      	bne.n	8004f40 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8004f38:	6878      	ldr	r0, [r7, #4]
 8004f3a:	f000 ff95 	bl	8005e68 <vPortFree>
	}
 8004f3e:	e010      	b.n	8004f62 <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8004f46:	2b02      	cmp	r3, #2
 8004f48:	d00b      	beq.n	8004f62 <prvDeleteTCB+0x62>
	__asm volatile
 8004f4a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004f4e:	f383 8811 	msr	BASEPRI, r3
 8004f52:	f3bf 8f6f 	isb	sy
 8004f56:	f3bf 8f4f 	dsb	sy
 8004f5a:	60fb      	str	r3, [r7, #12]
}
 8004f5c:	bf00      	nop
 8004f5e:	bf00      	nop
 8004f60:	e7fd      	b.n	8004f5e <prvDeleteTCB+0x5e>
	}
 8004f62:	bf00      	nop
 8004f64:	3710      	adds	r7, #16
 8004f66:	46bd      	mov	sp, r7
 8004f68:	bd80      	pop	{r7, pc}
	...

08004f6c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8004f6c:	b480      	push	{r7}
 8004f6e:	b083      	sub	sp, #12
 8004f70:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f72:	4b0c      	ldr	r3, [pc, #48]	@ (8004fa4 <prvResetNextTaskUnblockTime+0x38>)
 8004f74:	681b      	ldr	r3, [r3, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d104      	bne.n	8004f86 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8004f7c:	4b0a      	ldr	r3, [pc, #40]	@ (8004fa8 <prvResetNextTaskUnblockTime+0x3c>)
 8004f7e:	f04f 32ff 	mov.w	r2, #4294967295
 8004f82:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8004f84:	e008      	b.n	8004f98 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f86:	4b07      	ldr	r3, [pc, #28]	@ (8004fa4 <prvResetNextTaskUnblockTime+0x38>)
 8004f88:	681b      	ldr	r3, [r3, #0]
 8004f8a:	68db      	ldr	r3, [r3, #12]
 8004f8c:	68db      	ldr	r3, [r3, #12]
 8004f8e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8004f90:	687b      	ldr	r3, [r7, #4]
 8004f92:	685b      	ldr	r3, [r3, #4]
 8004f94:	4a04      	ldr	r2, [pc, #16]	@ (8004fa8 <prvResetNextTaskUnblockTime+0x3c>)
 8004f96:	6013      	str	r3, [r2, #0]
}
 8004f98:	bf00      	nop
 8004f9a:	370c      	adds	r7, #12
 8004f9c:	46bd      	mov	sp, r7
 8004f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa2:	4770      	bx	lr
 8004fa4:	20000d64 	.word	0x20000d64
 8004fa8:	20000dcc 	.word	0x20000dcc

08004fac <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8004fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8004fe0 <xTaskGetSchedulerState+0x34>)
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d102      	bne.n	8004fc0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8004fba:	2301      	movs	r3, #1
 8004fbc:	607b      	str	r3, [r7, #4]
 8004fbe:	e008      	b.n	8004fd2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004fc0:	4b08      	ldr	r3, [pc, #32]	@ (8004fe4 <xTaskGetSchedulerState+0x38>)
 8004fc2:	681b      	ldr	r3, [r3, #0]
 8004fc4:	2b00      	cmp	r3, #0
 8004fc6:	d102      	bne.n	8004fce <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8004fc8:	2302      	movs	r3, #2
 8004fca:	607b      	str	r3, [r7, #4]
 8004fcc:	e001      	b.n	8004fd2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8004fce:	2300      	movs	r3, #0
 8004fd0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8004fd2:	687b      	ldr	r3, [r7, #4]
	}
 8004fd4:	4618      	mov	r0, r3
 8004fd6:	370c      	adds	r7, #12
 8004fd8:	46bd      	mov	sp, r7
 8004fda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fde:	4770      	bx	lr
 8004fe0:	20000db8 	.word	0x20000db8
 8004fe4:	20000dd4 	.word	0x20000dd4

08004fe8 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b086      	sub	sp, #24
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8004ff4:	2300      	movs	r3, #0
 8004ff6:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2b00      	cmp	r3, #0
 8004ffc:	d058      	beq.n	80050b0 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8004ffe:	4b2f      	ldr	r3, [pc, #188]	@ (80050bc <xTaskPriorityDisinherit+0xd4>)
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	693a      	ldr	r2, [r7, #16]
 8005004:	429a      	cmp	r2, r3
 8005006:	d00b      	beq.n	8005020 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8005008:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800500c:	f383 8811 	msr	BASEPRI, r3
 8005010:	f3bf 8f6f 	isb	sy
 8005014:	f3bf 8f4f 	dsb	sy
 8005018:	60fb      	str	r3, [r7, #12]
}
 800501a:	bf00      	nop
 800501c:	bf00      	nop
 800501e:	e7fd      	b.n	800501c <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8005020:	693b      	ldr	r3, [r7, #16]
 8005022:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005024:	2b00      	cmp	r3, #0
 8005026:	d10b      	bne.n	8005040 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8005028:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800502c:	f383 8811 	msr	BASEPRI, r3
 8005030:	f3bf 8f6f 	isb	sy
 8005034:	f3bf 8f4f 	dsb	sy
 8005038:	60bb      	str	r3, [r7, #8]
}
 800503a:	bf00      	nop
 800503c:	bf00      	nop
 800503e:	e7fd      	b.n	800503c <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8005040:	693b      	ldr	r3, [r7, #16]
 8005042:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8005044:	1e5a      	subs	r2, r3, #1
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 800504a:	693b      	ldr	r3, [r7, #16]
 800504c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800504e:	693b      	ldr	r3, [r7, #16]
 8005050:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005052:	429a      	cmp	r2, r3
 8005054:	d02c      	beq.n	80050b0 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8005056:	693b      	ldr	r3, [r7, #16]
 8005058:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800505a:	2b00      	cmp	r3, #0
 800505c:	d128      	bne.n	80050b0 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800505e:	693b      	ldr	r3, [r7, #16]
 8005060:	3304      	adds	r3, #4
 8005062:	4618      	mov	r0, r3
 8005064:	f7fe fc26 	bl	80038b4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005068:	693b      	ldr	r3, [r7, #16]
 800506a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800506c:	693b      	ldr	r3, [r7, #16]
 800506e:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005070:	693b      	ldr	r3, [r7, #16]
 8005072:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005074:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005078:	693b      	ldr	r3, [r7, #16]
 800507a:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800507c:	693b      	ldr	r3, [r7, #16]
 800507e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005080:	4b0f      	ldr	r3, [pc, #60]	@ (80050c0 <xTaskPriorityDisinherit+0xd8>)
 8005082:	681b      	ldr	r3, [r3, #0]
 8005084:	429a      	cmp	r2, r3
 8005086:	d903      	bls.n	8005090 <xTaskPriorityDisinherit+0xa8>
 8005088:	693b      	ldr	r3, [r7, #16]
 800508a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800508c:	4a0c      	ldr	r2, [pc, #48]	@ (80050c0 <xTaskPriorityDisinherit+0xd8>)
 800508e:	6013      	str	r3, [r2, #0]
 8005090:	693b      	ldr	r3, [r7, #16]
 8005092:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005094:	4613      	mov	r3, r2
 8005096:	009b      	lsls	r3, r3, #2
 8005098:	4413      	add	r3, r2
 800509a:	009b      	lsls	r3, r3, #2
 800509c:	4a09      	ldr	r2, [pc, #36]	@ (80050c4 <xTaskPriorityDisinherit+0xdc>)
 800509e:	441a      	add	r2, r3
 80050a0:	693b      	ldr	r3, [r7, #16]
 80050a2:	3304      	adds	r3, #4
 80050a4:	4619      	mov	r1, r3
 80050a6:	4610      	mov	r0, r2
 80050a8:	f7fe fba7 	bl	80037fa <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80050ac:	2301      	movs	r3, #1
 80050ae:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80050b0:	697b      	ldr	r3, [r7, #20]
	}
 80050b2:	4618      	mov	r0, r3
 80050b4:	3718      	adds	r7, #24
 80050b6:	46bd      	mov	sp, r7
 80050b8:	bd80      	pop	{r7, pc}
 80050ba:	bf00      	nop
 80050bc:	200008d8 	.word	0x200008d8
 80050c0:	20000db4 	.word	0x20000db4
 80050c4:	200008dc 	.word	0x200008dc

080050c8 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80050c8:	b580      	push	{r7, lr}
 80050ca:	b084      	sub	sp, #16
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80050d2:	4b21      	ldr	r3, [pc, #132]	@ (8005158 <prvAddCurrentTaskToDelayedList+0x90>)
 80050d4:	681b      	ldr	r3, [r3, #0]
 80050d6:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80050d8:	4b20      	ldr	r3, [pc, #128]	@ (800515c <prvAddCurrentTaskToDelayedList+0x94>)
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	3304      	adds	r3, #4
 80050de:	4618      	mov	r0, r3
 80050e0:	f7fe fbe8 	bl	80038b4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050ea:	d10a      	bne.n	8005102 <prvAddCurrentTaskToDelayedList+0x3a>
 80050ec:	683b      	ldr	r3, [r7, #0]
 80050ee:	2b00      	cmp	r3, #0
 80050f0:	d007      	beq.n	8005102 <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80050f2:	4b1a      	ldr	r3, [pc, #104]	@ (800515c <prvAddCurrentTaskToDelayedList+0x94>)
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	3304      	adds	r3, #4
 80050f8:	4619      	mov	r1, r3
 80050fa:	4819      	ldr	r0, [pc, #100]	@ (8005160 <prvAddCurrentTaskToDelayedList+0x98>)
 80050fc:	f7fe fb7d 	bl	80037fa <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8005100:	e026      	b.n	8005150 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8005102:	68fa      	ldr	r2, [r7, #12]
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	4413      	add	r3, r2
 8005108:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800510a:	4b14      	ldr	r3, [pc, #80]	@ (800515c <prvAddCurrentTaskToDelayedList+0x94>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	68ba      	ldr	r2, [r7, #8]
 8005110:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8005112:	68ba      	ldr	r2, [r7, #8]
 8005114:	68fb      	ldr	r3, [r7, #12]
 8005116:	429a      	cmp	r2, r3
 8005118:	d209      	bcs.n	800512e <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800511a:	4b12      	ldr	r3, [pc, #72]	@ (8005164 <prvAddCurrentTaskToDelayedList+0x9c>)
 800511c:	681a      	ldr	r2, [r3, #0]
 800511e:	4b0f      	ldr	r3, [pc, #60]	@ (800515c <prvAddCurrentTaskToDelayedList+0x94>)
 8005120:	681b      	ldr	r3, [r3, #0]
 8005122:	3304      	adds	r3, #4
 8005124:	4619      	mov	r1, r3
 8005126:	4610      	mov	r0, r2
 8005128:	f7fe fb8b 	bl	8003842 <vListInsert>
}
 800512c:	e010      	b.n	8005150 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800512e:	4b0e      	ldr	r3, [pc, #56]	@ (8005168 <prvAddCurrentTaskToDelayedList+0xa0>)
 8005130:	681a      	ldr	r2, [r3, #0]
 8005132:	4b0a      	ldr	r3, [pc, #40]	@ (800515c <prvAddCurrentTaskToDelayedList+0x94>)
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	3304      	adds	r3, #4
 8005138:	4619      	mov	r1, r3
 800513a:	4610      	mov	r0, r2
 800513c:	f7fe fb81 	bl	8003842 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005140:	4b0a      	ldr	r3, [pc, #40]	@ (800516c <prvAddCurrentTaskToDelayedList+0xa4>)
 8005142:	681b      	ldr	r3, [r3, #0]
 8005144:	68ba      	ldr	r2, [r7, #8]
 8005146:	429a      	cmp	r2, r3
 8005148:	d202      	bcs.n	8005150 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800514a:	4a08      	ldr	r2, [pc, #32]	@ (800516c <prvAddCurrentTaskToDelayedList+0xa4>)
 800514c:	68bb      	ldr	r3, [r7, #8]
 800514e:	6013      	str	r3, [r2, #0]
}
 8005150:	bf00      	nop
 8005152:	3710      	adds	r7, #16
 8005154:	46bd      	mov	sp, r7
 8005156:	bd80      	pop	{r7, pc}
 8005158:	20000db0 	.word	0x20000db0
 800515c:	200008d8 	.word	0x200008d8
 8005160:	20000d98 	.word	0x20000d98
 8005164:	20000d68 	.word	0x20000d68
 8005168:	20000d64 	.word	0x20000d64
 800516c:	20000dcc 	.word	0x20000dcc

08005170 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005170:	b580      	push	{r7, lr}
 8005172:	b08a      	sub	sp, #40	@ 0x28
 8005174:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8005176:	2300      	movs	r3, #0
 8005178:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800517a:	f000 fb13 	bl	80057a4 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800517e:	4b1d      	ldr	r3, [pc, #116]	@ (80051f4 <xTimerCreateTimerTask+0x84>)
 8005180:	681b      	ldr	r3, [r3, #0]
 8005182:	2b00      	cmp	r3, #0
 8005184:	d021      	beq.n	80051ca <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8005186:	2300      	movs	r3, #0
 8005188:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800518a:	2300      	movs	r3, #0
 800518c:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800518e:	1d3a      	adds	r2, r7, #4
 8005190:	f107 0108 	add.w	r1, r7, #8
 8005194:	f107 030c 	add.w	r3, r7, #12
 8005198:	4618      	mov	r0, r3
 800519a:	f7fe fae7 	bl	800376c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800519e:	6879      	ldr	r1, [r7, #4]
 80051a0:	68bb      	ldr	r3, [r7, #8]
 80051a2:	68fa      	ldr	r2, [r7, #12]
 80051a4:	9202      	str	r2, [sp, #8]
 80051a6:	9301      	str	r3, [sp, #4]
 80051a8:	2302      	movs	r3, #2
 80051aa:	9300      	str	r3, [sp, #0]
 80051ac:	2300      	movs	r3, #0
 80051ae:	460a      	mov	r2, r1
 80051b0:	4911      	ldr	r1, [pc, #68]	@ (80051f8 <xTimerCreateTimerTask+0x88>)
 80051b2:	4812      	ldr	r0, [pc, #72]	@ (80051fc <xTimerCreateTimerTask+0x8c>)
 80051b4:	f7ff f8a2 	bl	80042fc <xTaskCreateStatic>
 80051b8:	4603      	mov	r3, r0
 80051ba:	4a11      	ldr	r2, [pc, #68]	@ (8005200 <xTimerCreateTimerTask+0x90>)
 80051bc:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80051be:	4b10      	ldr	r3, [pc, #64]	@ (8005200 <xTimerCreateTimerTask+0x90>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d001      	beq.n	80051ca <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80051c6:	2301      	movs	r3, #1
 80051c8:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80051ca:	697b      	ldr	r3, [r7, #20]
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d10b      	bne.n	80051e8 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80051d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051d4:	f383 8811 	msr	BASEPRI, r3
 80051d8:	f3bf 8f6f 	isb	sy
 80051dc:	f3bf 8f4f 	dsb	sy
 80051e0:	613b      	str	r3, [r7, #16]
}
 80051e2:	bf00      	nop
 80051e4:	bf00      	nop
 80051e6:	e7fd      	b.n	80051e4 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80051e8:	697b      	ldr	r3, [r7, #20]
}
 80051ea:	4618      	mov	r0, r3
 80051ec:	3718      	adds	r7, #24
 80051ee:	46bd      	mov	sp, r7
 80051f0:	bd80      	pop	{r7, pc}
 80051f2:	bf00      	nop
 80051f4:	20000e08 	.word	0x20000e08
 80051f8:	0800747c 	.word	0x0800747c
 80051fc:	0800533d 	.word	0x0800533d
 8005200:	20000e0c 	.word	0x20000e0c

08005204 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8005204:	b580      	push	{r7, lr}
 8005206:	b08a      	sub	sp, #40	@ 0x28
 8005208:	af00      	add	r7, sp, #0
 800520a:	60f8      	str	r0, [r7, #12]
 800520c:	60b9      	str	r1, [r7, #8]
 800520e:	607a      	str	r2, [r7, #4]
 8005210:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8005212:	2300      	movs	r3, #0
 8005214:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	2b00      	cmp	r3, #0
 800521a:	d10b      	bne.n	8005234 <xTimerGenericCommand+0x30>
	__asm volatile
 800521c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005220:	f383 8811 	msr	BASEPRI, r3
 8005224:	f3bf 8f6f 	isb	sy
 8005228:	f3bf 8f4f 	dsb	sy
 800522c:	623b      	str	r3, [r7, #32]
}
 800522e:	bf00      	nop
 8005230:	bf00      	nop
 8005232:	e7fd      	b.n	8005230 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8005234:	4b19      	ldr	r3, [pc, #100]	@ (800529c <xTimerGenericCommand+0x98>)
 8005236:	681b      	ldr	r3, [r3, #0]
 8005238:	2b00      	cmp	r3, #0
 800523a:	d02a      	beq.n	8005292 <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800523c:	68bb      	ldr	r3, [r7, #8]
 800523e:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005240:	687b      	ldr	r3, [r7, #4]
 8005242:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005248:	68bb      	ldr	r3, [r7, #8]
 800524a:	2b05      	cmp	r3, #5
 800524c:	dc18      	bgt.n	8005280 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800524e:	f7ff fead 	bl	8004fac <xTaskGetSchedulerState>
 8005252:	4603      	mov	r3, r0
 8005254:	2b02      	cmp	r3, #2
 8005256:	d109      	bne.n	800526c <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005258:	4b10      	ldr	r3, [pc, #64]	@ (800529c <xTimerGenericCommand+0x98>)
 800525a:	6818      	ldr	r0, [r3, #0]
 800525c:	f107 0110 	add.w	r1, r7, #16
 8005260:	2300      	movs	r3, #0
 8005262:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005264:	f7fe fc5a 	bl	8003b1c <xQueueGenericSend>
 8005268:	6278      	str	r0, [r7, #36]	@ 0x24
 800526a:	e012      	b.n	8005292 <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800526c:	4b0b      	ldr	r3, [pc, #44]	@ (800529c <xTimerGenericCommand+0x98>)
 800526e:	6818      	ldr	r0, [r3, #0]
 8005270:	f107 0110 	add.w	r1, r7, #16
 8005274:	2300      	movs	r3, #0
 8005276:	2200      	movs	r2, #0
 8005278:	f7fe fc50 	bl	8003b1c <xQueueGenericSend>
 800527c:	6278      	str	r0, [r7, #36]	@ 0x24
 800527e:	e008      	b.n	8005292 <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005280:	4b06      	ldr	r3, [pc, #24]	@ (800529c <xTimerGenericCommand+0x98>)
 8005282:	6818      	ldr	r0, [r3, #0]
 8005284:	f107 0110 	add.w	r1, r7, #16
 8005288:	2300      	movs	r3, #0
 800528a:	683a      	ldr	r2, [r7, #0]
 800528c:	f7fe fd48 	bl	8003d20 <xQueueGenericSendFromISR>
 8005290:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8005292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8005294:	4618      	mov	r0, r3
 8005296:	3728      	adds	r7, #40	@ 0x28
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	20000e08 	.word	0x20000e08

080052a0 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b088      	sub	sp, #32
 80052a4:	af02      	add	r7, sp, #8
 80052a6:	6078      	str	r0, [r7, #4]
 80052a8:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80052aa:	4b23      	ldr	r3, [pc, #140]	@ (8005338 <prvProcessExpiredTimer+0x98>)
 80052ac:	681b      	ldr	r3, [r3, #0]
 80052ae:	68db      	ldr	r3, [r3, #12]
 80052b0:	68db      	ldr	r3, [r3, #12]
 80052b2:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80052b4:	697b      	ldr	r3, [r7, #20]
 80052b6:	3304      	adds	r3, #4
 80052b8:	4618      	mov	r0, r3
 80052ba:	f7fe fafb 	bl	80038b4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80052be:	697b      	ldr	r3, [r7, #20]
 80052c0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80052c4:	f003 0304 	and.w	r3, r3, #4
 80052c8:	2b00      	cmp	r3, #0
 80052ca:	d023      	beq.n	8005314 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 80052cc:	697b      	ldr	r3, [r7, #20]
 80052ce:	699a      	ldr	r2, [r3, #24]
 80052d0:	687b      	ldr	r3, [r7, #4]
 80052d2:	18d1      	adds	r1, r2, r3
 80052d4:	687b      	ldr	r3, [r7, #4]
 80052d6:	683a      	ldr	r2, [r7, #0]
 80052d8:	6978      	ldr	r0, [r7, #20]
 80052da:	f000 f8d5 	bl	8005488 <prvInsertTimerInActiveList>
 80052de:	4603      	mov	r3, r0
 80052e0:	2b00      	cmp	r3, #0
 80052e2:	d020      	beq.n	8005326 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80052e4:	2300      	movs	r3, #0
 80052e6:	9300      	str	r3, [sp, #0]
 80052e8:	2300      	movs	r3, #0
 80052ea:	687a      	ldr	r2, [r7, #4]
 80052ec:	2100      	movs	r1, #0
 80052ee:	6978      	ldr	r0, [r7, #20]
 80052f0:	f7ff ff88 	bl	8005204 <xTimerGenericCommand>
 80052f4:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80052f6:	693b      	ldr	r3, [r7, #16]
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	d114      	bne.n	8005326 <prvProcessExpiredTimer+0x86>
	__asm volatile
 80052fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005300:	f383 8811 	msr	BASEPRI, r3
 8005304:	f3bf 8f6f 	isb	sy
 8005308:	f3bf 8f4f 	dsb	sy
 800530c:	60fb      	str	r3, [r7, #12]
}
 800530e:	bf00      	nop
 8005310:	bf00      	nop
 8005312:	e7fd      	b.n	8005310 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800531a:	f023 0301 	bic.w	r3, r3, #1
 800531e:	b2da      	uxtb	r2, r3
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005326:	697b      	ldr	r3, [r7, #20]
 8005328:	6a1b      	ldr	r3, [r3, #32]
 800532a:	6978      	ldr	r0, [r7, #20]
 800532c:	4798      	blx	r3
}
 800532e:	bf00      	nop
 8005330:	3718      	adds	r7, #24
 8005332:	46bd      	mov	sp, r7
 8005334:	bd80      	pop	{r7, pc}
 8005336:	bf00      	nop
 8005338:	20000e00 	.word	0x20000e00

0800533c <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800533c:	b580      	push	{r7, lr}
 800533e:	b084      	sub	sp, #16
 8005340:	af00      	add	r7, sp, #0
 8005342:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005344:	f107 0308 	add.w	r3, r7, #8
 8005348:	4618      	mov	r0, r3
 800534a:	f000 f859 	bl	8005400 <prvGetNextExpireTime>
 800534e:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005350:	68bb      	ldr	r3, [r7, #8]
 8005352:	4619      	mov	r1, r3
 8005354:	68f8      	ldr	r0, [r7, #12]
 8005356:	f000 f805 	bl	8005364 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800535a:	f000 f8d7 	bl	800550c <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800535e:	bf00      	nop
 8005360:	e7f0      	b.n	8005344 <prvTimerTask+0x8>
	...

08005364 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005364:	b580      	push	{r7, lr}
 8005366:	b084      	sub	sp, #16
 8005368:	af00      	add	r7, sp, #0
 800536a:	6078      	str	r0, [r7, #4]
 800536c:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800536e:	f7ff fa29 	bl	80047c4 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005372:	f107 0308 	add.w	r3, r7, #8
 8005376:	4618      	mov	r0, r3
 8005378:	f000 f866 	bl	8005448 <prvSampleTimeNow>
 800537c:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800537e:	68bb      	ldr	r3, [r7, #8]
 8005380:	2b00      	cmp	r3, #0
 8005382:	d130      	bne.n	80053e6 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005384:	683b      	ldr	r3, [r7, #0]
 8005386:	2b00      	cmp	r3, #0
 8005388:	d10a      	bne.n	80053a0 <prvProcessTimerOrBlockTask+0x3c>
 800538a:	687a      	ldr	r2, [r7, #4]
 800538c:	68fb      	ldr	r3, [r7, #12]
 800538e:	429a      	cmp	r2, r3
 8005390:	d806      	bhi.n	80053a0 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005392:	f7ff fa25 	bl	80047e0 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005396:	68f9      	ldr	r1, [r7, #12]
 8005398:	6878      	ldr	r0, [r7, #4]
 800539a:	f7ff ff81 	bl	80052a0 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800539e:	e024      	b.n	80053ea <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 80053a0:	683b      	ldr	r3, [r7, #0]
 80053a2:	2b00      	cmp	r3, #0
 80053a4:	d008      	beq.n	80053b8 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 80053a6:	4b13      	ldr	r3, [pc, #76]	@ (80053f4 <prvProcessTimerOrBlockTask+0x90>)
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d101      	bne.n	80053b4 <prvProcessTimerOrBlockTask+0x50>
 80053b0:	2301      	movs	r3, #1
 80053b2:	e000      	b.n	80053b6 <prvProcessTimerOrBlockTask+0x52>
 80053b4:	2300      	movs	r3, #0
 80053b6:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 80053b8:	4b0f      	ldr	r3, [pc, #60]	@ (80053f8 <prvProcessTimerOrBlockTask+0x94>)
 80053ba:	6818      	ldr	r0, [r3, #0]
 80053bc:	687a      	ldr	r2, [r7, #4]
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	1ad3      	subs	r3, r2, r3
 80053c2:	683a      	ldr	r2, [r7, #0]
 80053c4:	4619      	mov	r1, r3
 80053c6:	f7fe ff65 	bl	8004294 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 80053ca:	f7ff fa09 	bl	80047e0 <xTaskResumeAll>
 80053ce:	4603      	mov	r3, r0
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d10a      	bne.n	80053ea <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 80053d4:	4b09      	ldr	r3, [pc, #36]	@ (80053fc <prvProcessTimerOrBlockTask+0x98>)
 80053d6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80053da:	601a      	str	r2, [r3, #0]
 80053dc:	f3bf 8f4f 	dsb	sy
 80053e0:	f3bf 8f6f 	isb	sy
}
 80053e4:	e001      	b.n	80053ea <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 80053e6:	f7ff f9fb 	bl	80047e0 <xTaskResumeAll>
}
 80053ea:	bf00      	nop
 80053ec:	3710      	adds	r7, #16
 80053ee:	46bd      	mov	sp, r7
 80053f0:	bd80      	pop	{r7, pc}
 80053f2:	bf00      	nop
 80053f4:	20000e04 	.word	0x20000e04
 80053f8:	20000e08 	.word	0x20000e08
 80053fc:	e000ed04 	.word	0xe000ed04

08005400 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005408:	4b0e      	ldr	r3, [pc, #56]	@ (8005444 <prvGetNextExpireTime+0x44>)
 800540a:	681b      	ldr	r3, [r3, #0]
 800540c:	681b      	ldr	r3, [r3, #0]
 800540e:	2b00      	cmp	r3, #0
 8005410:	d101      	bne.n	8005416 <prvGetNextExpireTime+0x16>
 8005412:	2201      	movs	r2, #1
 8005414:	e000      	b.n	8005418 <prvGetNextExpireTime+0x18>
 8005416:	2200      	movs	r2, #0
 8005418:	687b      	ldr	r3, [r7, #4]
 800541a:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	681b      	ldr	r3, [r3, #0]
 8005420:	2b00      	cmp	r3, #0
 8005422:	d105      	bne.n	8005430 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005424:	4b07      	ldr	r3, [pc, #28]	@ (8005444 <prvGetNextExpireTime+0x44>)
 8005426:	681b      	ldr	r3, [r3, #0]
 8005428:	68db      	ldr	r3, [r3, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	60fb      	str	r3, [r7, #12]
 800542e:	e001      	b.n	8005434 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005430:	2300      	movs	r3, #0
 8005432:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005434:	68fb      	ldr	r3, [r7, #12]
}
 8005436:	4618      	mov	r0, r3
 8005438:	3714      	adds	r7, #20
 800543a:	46bd      	mov	sp, r7
 800543c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005440:	4770      	bx	lr
 8005442:	bf00      	nop
 8005444:	20000e00 	.word	0x20000e00

08005448 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005450:	f7ff fa64 	bl	800491c <xTaskGetTickCount>
 8005454:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005456:	4b0b      	ldr	r3, [pc, #44]	@ (8005484 <prvSampleTimeNow+0x3c>)
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	68fa      	ldr	r2, [r7, #12]
 800545c:	429a      	cmp	r2, r3
 800545e:	d205      	bcs.n	800546c <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005460:	f000 f93a 	bl	80056d8 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005464:	687b      	ldr	r3, [r7, #4]
 8005466:	2201      	movs	r2, #1
 8005468:	601a      	str	r2, [r3, #0]
 800546a:	e002      	b.n	8005472 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	2200      	movs	r2, #0
 8005470:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005472:	4a04      	ldr	r2, [pc, #16]	@ (8005484 <prvSampleTimeNow+0x3c>)
 8005474:	68fb      	ldr	r3, [r7, #12]
 8005476:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005478:	68fb      	ldr	r3, [r7, #12]
}
 800547a:	4618      	mov	r0, r3
 800547c:	3710      	adds	r7, #16
 800547e:	46bd      	mov	sp, r7
 8005480:	bd80      	pop	{r7, pc}
 8005482:	bf00      	nop
 8005484:	20000e10 	.word	0x20000e10

08005488 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005488:	b580      	push	{r7, lr}
 800548a:	b086      	sub	sp, #24
 800548c:	af00      	add	r7, sp, #0
 800548e:	60f8      	str	r0, [r7, #12]
 8005490:	60b9      	str	r1, [r7, #8]
 8005492:	607a      	str	r2, [r7, #4]
 8005494:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005496:	2300      	movs	r3, #0
 8005498:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800549a:	68fb      	ldr	r3, [r7, #12]
 800549c:	68ba      	ldr	r2, [r7, #8]
 800549e:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 80054a0:	68fb      	ldr	r3, [r7, #12]
 80054a2:	68fa      	ldr	r2, [r7, #12]
 80054a4:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 80054a6:	68ba      	ldr	r2, [r7, #8]
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	429a      	cmp	r2, r3
 80054ac:	d812      	bhi.n	80054d4 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054ae:	687a      	ldr	r2, [r7, #4]
 80054b0:	683b      	ldr	r3, [r7, #0]
 80054b2:	1ad2      	subs	r2, r2, r3
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	429a      	cmp	r2, r3
 80054ba:	d302      	bcc.n	80054c2 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 80054bc:	2301      	movs	r3, #1
 80054be:	617b      	str	r3, [r7, #20]
 80054c0:	e01b      	b.n	80054fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 80054c2:	4b10      	ldr	r3, [pc, #64]	@ (8005504 <prvInsertTimerInActiveList+0x7c>)
 80054c4:	681a      	ldr	r2, [r3, #0]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	3304      	adds	r3, #4
 80054ca:	4619      	mov	r1, r3
 80054cc:	4610      	mov	r0, r2
 80054ce:	f7fe f9b8 	bl	8003842 <vListInsert>
 80054d2:	e012      	b.n	80054fa <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 80054d4:	687a      	ldr	r2, [r7, #4]
 80054d6:	683b      	ldr	r3, [r7, #0]
 80054d8:	429a      	cmp	r2, r3
 80054da:	d206      	bcs.n	80054ea <prvInsertTimerInActiveList+0x62>
 80054dc:	68ba      	ldr	r2, [r7, #8]
 80054de:	683b      	ldr	r3, [r7, #0]
 80054e0:	429a      	cmp	r2, r3
 80054e2:	d302      	bcc.n	80054ea <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 80054e4:	2301      	movs	r3, #1
 80054e6:	617b      	str	r3, [r7, #20]
 80054e8:	e007      	b.n	80054fa <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 80054ea:	4b07      	ldr	r3, [pc, #28]	@ (8005508 <prvInsertTimerInActiveList+0x80>)
 80054ec:	681a      	ldr	r2, [r3, #0]
 80054ee:	68fb      	ldr	r3, [r7, #12]
 80054f0:	3304      	adds	r3, #4
 80054f2:	4619      	mov	r1, r3
 80054f4:	4610      	mov	r0, r2
 80054f6:	f7fe f9a4 	bl	8003842 <vListInsert>
		}
	}

	return xProcessTimerNow;
 80054fa:	697b      	ldr	r3, [r7, #20]
}
 80054fc:	4618      	mov	r0, r3
 80054fe:	3718      	adds	r7, #24
 8005500:	46bd      	mov	sp, r7
 8005502:	bd80      	pop	{r7, pc}
 8005504:	20000e04 	.word	0x20000e04
 8005508:	20000e00 	.word	0x20000e00

0800550c <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b08e      	sub	sp, #56	@ 0x38
 8005510:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005512:	e0ce      	b.n	80056b2 <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	da19      	bge.n	800554e <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800551a:	1d3b      	adds	r3, r7, #4
 800551c:	3304      	adds	r3, #4
 800551e:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005520:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005522:	2b00      	cmp	r3, #0
 8005524:	d10b      	bne.n	800553e <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005526:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800552a:	f383 8811 	msr	BASEPRI, r3
 800552e:	f3bf 8f6f 	isb	sy
 8005532:	f3bf 8f4f 	dsb	sy
 8005536:	61fb      	str	r3, [r7, #28]
}
 8005538:	bf00      	nop
 800553a:	bf00      	nop
 800553c:	e7fd      	b.n	800553a <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800553e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005540:	681b      	ldr	r3, [r3, #0]
 8005542:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005544:	6850      	ldr	r0, [r2, #4]
 8005546:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005548:	6892      	ldr	r2, [r2, #8]
 800554a:	4611      	mov	r1, r2
 800554c:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	2b00      	cmp	r3, #0
 8005552:	f2c0 80ae 	blt.w	80056b2 <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800555a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800555c:	695b      	ldr	r3, [r3, #20]
 800555e:	2b00      	cmp	r3, #0
 8005560:	d004      	beq.n	800556c <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005562:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005564:	3304      	adds	r3, #4
 8005566:	4618      	mov	r0, r3
 8005568:	f7fe f9a4 	bl	80038b4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800556c:	463b      	mov	r3, r7
 800556e:	4618      	mov	r0, r3
 8005570:	f7ff ff6a 	bl	8005448 <prvSampleTimeNow>
 8005574:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	2b09      	cmp	r3, #9
 800557a:	f200 8097 	bhi.w	80056ac <prvProcessReceivedCommands+0x1a0>
 800557e:	a201      	add	r2, pc, #4	@ (adr r2, 8005584 <prvProcessReceivedCommands+0x78>)
 8005580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005584:	080055ad 	.word	0x080055ad
 8005588:	080055ad 	.word	0x080055ad
 800558c:	080055ad 	.word	0x080055ad
 8005590:	08005623 	.word	0x08005623
 8005594:	08005637 	.word	0x08005637
 8005598:	08005683 	.word	0x08005683
 800559c:	080055ad 	.word	0x080055ad
 80055a0:	080055ad 	.word	0x080055ad
 80055a4:	08005623 	.word	0x08005623
 80055a8:	08005637 	.word	0x08005637
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 80055ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ae:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80055b2:	f043 0301 	orr.w	r3, r3, #1
 80055b6:	b2da      	uxtb	r2, r3
 80055b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055ba:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 80055be:	68ba      	ldr	r2, [r7, #8]
 80055c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055c2:	699b      	ldr	r3, [r3, #24]
 80055c4:	18d1      	adds	r1, r2, r3
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80055ca:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055cc:	f7ff ff5c 	bl	8005488 <prvInsertTimerInActiveList>
 80055d0:	4603      	mov	r3, r0
 80055d2:	2b00      	cmp	r3, #0
 80055d4:	d06c      	beq.n	80056b0 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80055d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055d8:	6a1b      	ldr	r3, [r3, #32]
 80055da:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055dc:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 80055de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055e0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80055e4:	f003 0304 	and.w	r3, r3, #4
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	d061      	beq.n	80056b0 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 80055ec:	68ba      	ldr	r2, [r7, #8]
 80055ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80055f0:	699b      	ldr	r3, [r3, #24]
 80055f2:	441a      	add	r2, r3
 80055f4:	2300      	movs	r3, #0
 80055f6:	9300      	str	r3, [sp, #0]
 80055f8:	2300      	movs	r3, #0
 80055fa:	2100      	movs	r1, #0
 80055fc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80055fe:	f7ff fe01 	bl	8005204 <xTimerGenericCommand>
 8005602:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005604:	6a3b      	ldr	r3, [r7, #32]
 8005606:	2b00      	cmp	r3, #0
 8005608:	d152      	bne.n	80056b0 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800560a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800560e:	f383 8811 	msr	BASEPRI, r3
 8005612:	f3bf 8f6f 	isb	sy
 8005616:	f3bf 8f4f 	dsb	sy
 800561a:	61bb      	str	r3, [r7, #24]
}
 800561c:	bf00      	nop
 800561e:	bf00      	nop
 8005620:	e7fd      	b.n	800561e <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005624:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005628:	f023 0301 	bic.w	r3, r3, #1
 800562c:	b2da      	uxtb	r2, r3
 800562e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005630:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005634:	e03d      	b.n	80056b2 <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005636:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005638:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800563c:	f043 0301 	orr.w	r3, r3, #1
 8005640:	b2da      	uxtb	r2, r3
 8005642:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005644:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005648:	68ba      	ldr	r2, [r7, #8]
 800564a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800564c:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800564e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005650:	699b      	ldr	r3, [r3, #24]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d10b      	bne.n	800566e <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005656:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800565a:	f383 8811 	msr	BASEPRI, r3
 800565e:	f3bf 8f6f 	isb	sy
 8005662:	f3bf 8f4f 	dsb	sy
 8005666:	617b      	str	r3, [r7, #20]
}
 8005668:	bf00      	nop
 800566a:	bf00      	nop
 800566c:	e7fd      	b.n	800566a <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800566e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005670:	699a      	ldr	r2, [r3, #24]
 8005672:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005674:	18d1      	adds	r1, r2, r3
 8005676:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005678:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800567a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800567c:	f7ff ff04 	bl	8005488 <prvInsertTimerInActiveList>
					break;
 8005680:	e017      	b.n	80056b2 <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005682:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005684:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005688:	f003 0302 	and.w	r3, r3, #2
 800568c:	2b00      	cmp	r3, #0
 800568e:	d103      	bne.n	8005698 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005690:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005692:	f000 fbe9 	bl	8005e68 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005696:	e00c      	b.n	80056b2 <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800569a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800569e:	f023 0301 	bic.w	r3, r3, #1
 80056a2:	b2da      	uxtb	r2, r3
 80056a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80056a6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 80056aa:	e002      	b.n	80056b2 <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 80056ac:	bf00      	nop
 80056ae:	e000      	b.n	80056b2 <prvProcessReceivedCommands+0x1a6>
					break;
 80056b0:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 80056b2:	4b08      	ldr	r3, [pc, #32]	@ (80056d4 <prvProcessReceivedCommands+0x1c8>)
 80056b4:	681b      	ldr	r3, [r3, #0]
 80056b6:	1d39      	adds	r1, r7, #4
 80056b8:	2200      	movs	r2, #0
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7fe fbce 	bl	8003e5c <xQueueReceive>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	f47f af26 	bne.w	8005514 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 80056c8:	bf00      	nop
 80056ca:	bf00      	nop
 80056cc:	3730      	adds	r7, #48	@ 0x30
 80056ce:	46bd      	mov	sp, r7
 80056d0:	bd80      	pop	{r7, pc}
 80056d2:	bf00      	nop
 80056d4:	20000e08 	.word	0x20000e08

080056d8 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 80056d8:	b580      	push	{r7, lr}
 80056da:	b088      	sub	sp, #32
 80056dc:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 80056de:	e049      	b.n	8005774 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 80056e0:	4b2e      	ldr	r3, [pc, #184]	@ (800579c <prvSwitchTimerLists+0xc4>)
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	68db      	ldr	r3, [r3, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80056ea:	4b2c      	ldr	r3, [pc, #176]	@ (800579c <prvSwitchTimerLists+0xc4>)
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	68db      	ldr	r3, [r3, #12]
 80056f0:	68db      	ldr	r3, [r3, #12]
 80056f2:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 80056f4:	68fb      	ldr	r3, [r7, #12]
 80056f6:	3304      	adds	r3, #4
 80056f8:	4618      	mov	r0, r3
 80056fa:	f7fe f8db 	bl	80038b4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6a1b      	ldr	r3, [r3, #32]
 8005702:	68f8      	ldr	r0, [r7, #12]
 8005704:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800570c:	f003 0304 	and.w	r3, r3, #4
 8005710:	2b00      	cmp	r3, #0
 8005712:	d02f      	beq.n	8005774 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	699b      	ldr	r3, [r3, #24]
 8005718:	693a      	ldr	r2, [r7, #16]
 800571a:	4413      	add	r3, r2
 800571c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800571e:	68ba      	ldr	r2, [r7, #8]
 8005720:	693b      	ldr	r3, [r7, #16]
 8005722:	429a      	cmp	r2, r3
 8005724:	d90e      	bls.n	8005744 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	68ba      	ldr	r2, [r7, #8]
 800572a:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800572c:	68fb      	ldr	r3, [r7, #12]
 800572e:	68fa      	ldr	r2, [r7, #12]
 8005730:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005732:	4b1a      	ldr	r3, [pc, #104]	@ (800579c <prvSwitchTimerLists+0xc4>)
 8005734:	681a      	ldr	r2, [r3, #0]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	3304      	adds	r3, #4
 800573a:	4619      	mov	r1, r3
 800573c:	4610      	mov	r0, r2
 800573e:	f7fe f880 	bl	8003842 <vListInsert>
 8005742:	e017      	b.n	8005774 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005744:	2300      	movs	r3, #0
 8005746:	9300      	str	r3, [sp, #0]
 8005748:	2300      	movs	r3, #0
 800574a:	693a      	ldr	r2, [r7, #16]
 800574c:	2100      	movs	r1, #0
 800574e:	68f8      	ldr	r0, [r7, #12]
 8005750:	f7ff fd58 	bl	8005204 <xTimerGenericCommand>
 8005754:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	2b00      	cmp	r3, #0
 800575a:	d10b      	bne.n	8005774 <prvSwitchTimerLists+0x9c>
	__asm volatile
 800575c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005760:	f383 8811 	msr	BASEPRI, r3
 8005764:	f3bf 8f6f 	isb	sy
 8005768:	f3bf 8f4f 	dsb	sy
 800576c:	603b      	str	r3, [r7, #0]
}
 800576e:	bf00      	nop
 8005770:	bf00      	nop
 8005772:	e7fd      	b.n	8005770 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005774:	4b09      	ldr	r3, [pc, #36]	@ (800579c <prvSwitchTimerLists+0xc4>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d1b0      	bne.n	80056e0 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800577e:	4b07      	ldr	r3, [pc, #28]	@ (800579c <prvSwitchTimerLists+0xc4>)
 8005780:	681b      	ldr	r3, [r3, #0]
 8005782:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005784:	4b06      	ldr	r3, [pc, #24]	@ (80057a0 <prvSwitchTimerLists+0xc8>)
 8005786:	681b      	ldr	r3, [r3, #0]
 8005788:	4a04      	ldr	r2, [pc, #16]	@ (800579c <prvSwitchTimerLists+0xc4>)
 800578a:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800578c:	4a04      	ldr	r2, [pc, #16]	@ (80057a0 <prvSwitchTimerLists+0xc8>)
 800578e:	697b      	ldr	r3, [r7, #20]
 8005790:	6013      	str	r3, [r2, #0]
}
 8005792:	bf00      	nop
 8005794:	3718      	adds	r7, #24
 8005796:	46bd      	mov	sp, r7
 8005798:	bd80      	pop	{r7, pc}
 800579a:	bf00      	nop
 800579c:	20000e00 	.word	0x20000e00
 80057a0:	20000e04 	.word	0x20000e04

080057a4 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 80057aa:	f000 f96d 	bl	8005a88 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 80057ae:	4b15      	ldr	r3, [pc, #84]	@ (8005804 <prvCheckForValidListAndQueue+0x60>)
 80057b0:	681b      	ldr	r3, [r3, #0]
 80057b2:	2b00      	cmp	r3, #0
 80057b4:	d120      	bne.n	80057f8 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 80057b6:	4814      	ldr	r0, [pc, #80]	@ (8005808 <prvCheckForValidListAndQueue+0x64>)
 80057b8:	f7fd fff2 	bl	80037a0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 80057bc:	4813      	ldr	r0, [pc, #76]	@ (800580c <prvCheckForValidListAndQueue+0x68>)
 80057be:	f7fd ffef 	bl	80037a0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 80057c2:	4b13      	ldr	r3, [pc, #76]	@ (8005810 <prvCheckForValidListAndQueue+0x6c>)
 80057c4:	4a10      	ldr	r2, [pc, #64]	@ (8005808 <prvCheckForValidListAndQueue+0x64>)
 80057c6:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 80057c8:	4b12      	ldr	r3, [pc, #72]	@ (8005814 <prvCheckForValidListAndQueue+0x70>)
 80057ca:	4a10      	ldr	r2, [pc, #64]	@ (800580c <prvCheckForValidListAndQueue+0x68>)
 80057cc:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 80057ce:	2300      	movs	r3, #0
 80057d0:	9300      	str	r3, [sp, #0]
 80057d2:	4b11      	ldr	r3, [pc, #68]	@ (8005818 <prvCheckForValidListAndQueue+0x74>)
 80057d4:	4a11      	ldr	r2, [pc, #68]	@ (800581c <prvCheckForValidListAndQueue+0x78>)
 80057d6:	2110      	movs	r1, #16
 80057d8:	200a      	movs	r0, #10
 80057da:	f7fe f8ff 	bl	80039dc <xQueueGenericCreateStatic>
 80057de:	4603      	mov	r3, r0
 80057e0:	4a08      	ldr	r2, [pc, #32]	@ (8005804 <prvCheckForValidListAndQueue+0x60>)
 80057e2:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 80057e4:	4b07      	ldr	r3, [pc, #28]	@ (8005804 <prvCheckForValidListAndQueue+0x60>)
 80057e6:	681b      	ldr	r3, [r3, #0]
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d005      	beq.n	80057f8 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 80057ec:	4b05      	ldr	r3, [pc, #20]	@ (8005804 <prvCheckForValidListAndQueue+0x60>)
 80057ee:	681b      	ldr	r3, [r3, #0]
 80057f0:	490b      	ldr	r1, [pc, #44]	@ (8005820 <prvCheckForValidListAndQueue+0x7c>)
 80057f2:	4618      	mov	r0, r3
 80057f4:	f7fe fd24 	bl	8004240 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80057f8:	f000 f978 	bl	8005aec <vPortExitCritical>
}
 80057fc:	bf00      	nop
 80057fe:	46bd      	mov	sp, r7
 8005800:	bd80      	pop	{r7, pc}
 8005802:	bf00      	nop
 8005804:	20000e08 	.word	0x20000e08
 8005808:	20000dd8 	.word	0x20000dd8
 800580c:	20000dec 	.word	0x20000dec
 8005810:	20000e00 	.word	0x20000e00
 8005814:	20000e04 	.word	0x20000e04
 8005818:	20000eb4 	.word	0x20000eb4
 800581c:	20000e14 	.word	0x20000e14
 8005820:	08007484 	.word	0x08007484

08005824 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005824:	b480      	push	{r7}
 8005826:	b085      	sub	sp, #20
 8005828:	af00      	add	r7, sp, #0
 800582a:	60f8      	str	r0, [r7, #12]
 800582c:	60b9      	str	r1, [r7, #8]
 800582e:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005830:	68fb      	ldr	r3, [r7, #12]
 8005832:	3b04      	subs	r3, #4
 8005834:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005836:	68fb      	ldr	r3, [r7, #12]
 8005838:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800583c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	3b04      	subs	r3, #4
 8005842:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005844:	68bb      	ldr	r3, [r7, #8]
 8005846:	f023 0201 	bic.w	r2, r3, #1
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800584e:	68fb      	ldr	r3, [r7, #12]
 8005850:	3b04      	subs	r3, #4
 8005852:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005854:	4a0c      	ldr	r2, [pc, #48]	@ (8005888 <pxPortInitialiseStack+0x64>)
 8005856:	68fb      	ldr	r3, [r7, #12]
 8005858:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800585a:	68fb      	ldr	r3, [r7, #12]
 800585c:	3b14      	subs	r3, #20
 800585e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005860:	687a      	ldr	r2, [r7, #4]
 8005862:	68fb      	ldr	r3, [r7, #12]
 8005864:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005866:	68fb      	ldr	r3, [r7, #12]
 8005868:	3b04      	subs	r3, #4
 800586a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800586c:	68fb      	ldr	r3, [r7, #12]
 800586e:	f06f 0202 	mvn.w	r2, #2
 8005872:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005874:	68fb      	ldr	r3, [r7, #12]
 8005876:	3b20      	subs	r3, #32
 8005878:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800587a:	68fb      	ldr	r3, [r7, #12]
}
 800587c:	4618      	mov	r0, r3
 800587e:	3714      	adds	r7, #20
 8005880:	46bd      	mov	sp, r7
 8005882:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005886:	4770      	bx	lr
 8005888:	0800588d 	.word	0x0800588d

0800588c <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800588c:	b480      	push	{r7}
 800588e:	b085      	sub	sp, #20
 8005890:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005892:	2300      	movs	r3, #0
 8005894:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005896:	4b13      	ldr	r3, [pc, #76]	@ (80058e4 <prvTaskExitError+0x58>)
 8005898:	681b      	ldr	r3, [r3, #0]
 800589a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800589e:	d00b      	beq.n	80058b8 <prvTaskExitError+0x2c>
	__asm volatile
 80058a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058a4:	f383 8811 	msr	BASEPRI, r3
 80058a8:	f3bf 8f6f 	isb	sy
 80058ac:	f3bf 8f4f 	dsb	sy
 80058b0:	60fb      	str	r3, [r7, #12]
}
 80058b2:	bf00      	nop
 80058b4:	bf00      	nop
 80058b6:	e7fd      	b.n	80058b4 <prvTaskExitError+0x28>
	__asm volatile
 80058b8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058bc:	f383 8811 	msr	BASEPRI, r3
 80058c0:	f3bf 8f6f 	isb	sy
 80058c4:	f3bf 8f4f 	dsb	sy
 80058c8:	60bb      	str	r3, [r7, #8]
}
 80058ca:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80058cc:	bf00      	nop
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	2b00      	cmp	r3, #0
 80058d2:	d0fc      	beq.n	80058ce <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80058d4:	bf00      	nop
 80058d6:	bf00      	nop
 80058d8:	3714      	adds	r7, #20
 80058da:	46bd      	mov	sp, r7
 80058dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e0:	4770      	bx	lr
 80058e2:	bf00      	nop
 80058e4:	2000000c 	.word	0x2000000c
	...

080058f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80058f0:	4b07      	ldr	r3, [pc, #28]	@ (8005910 <pxCurrentTCBConst2>)
 80058f2:	6819      	ldr	r1, [r3, #0]
 80058f4:	6808      	ldr	r0, [r1, #0]
 80058f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80058fa:	f380 8809 	msr	PSP, r0
 80058fe:	f3bf 8f6f 	isb	sy
 8005902:	f04f 0000 	mov.w	r0, #0
 8005906:	f380 8811 	msr	BASEPRI, r0
 800590a:	4770      	bx	lr
 800590c:	f3af 8000 	nop.w

08005910 <pxCurrentTCBConst2>:
 8005910:	200008d8 	.word	0x200008d8
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005914:	bf00      	nop
 8005916:	bf00      	nop

08005918 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005918:	4808      	ldr	r0, [pc, #32]	@ (800593c <prvPortStartFirstTask+0x24>)
 800591a:	6800      	ldr	r0, [r0, #0]
 800591c:	6800      	ldr	r0, [r0, #0]
 800591e:	f380 8808 	msr	MSP, r0
 8005922:	f04f 0000 	mov.w	r0, #0
 8005926:	f380 8814 	msr	CONTROL, r0
 800592a:	b662      	cpsie	i
 800592c:	b661      	cpsie	f
 800592e:	f3bf 8f4f 	dsb	sy
 8005932:	f3bf 8f6f 	isb	sy
 8005936:	df00      	svc	0
 8005938:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800593a:	bf00      	nop
 800593c:	e000ed08 	.word	0xe000ed08

08005940 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8005940:	b580      	push	{r7, lr}
 8005942:	b086      	sub	sp, #24
 8005944:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8005946:	4b47      	ldr	r3, [pc, #284]	@ (8005a64 <xPortStartScheduler+0x124>)
 8005948:	681b      	ldr	r3, [r3, #0]
 800594a:	4a47      	ldr	r2, [pc, #284]	@ (8005a68 <xPortStartScheduler+0x128>)
 800594c:	4293      	cmp	r3, r2
 800594e:	d10b      	bne.n	8005968 <xPortStartScheduler+0x28>
	__asm volatile
 8005950:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005954:	f383 8811 	msr	BASEPRI, r3
 8005958:	f3bf 8f6f 	isb	sy
 800595c:	f3bf 8f4f 	dsb	sy
 8005960:	60fb      	str	r3, [r7, #12]
}
 8005962:	bf00      	nop
 8005964:	bf00      	nop
 8005966:	e7fd      	b.n	8005964 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8005968:	4b3e      	ldr	r3, [pc, #248]	@ (8005a64 <xPortStartScheduler+0x124>)
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	4a3f      	ldr	r2, [pc, #252]	@ (8005a6c <xPortStartScheduler+0x12c>)
 800596e:	4293      	cmp	r3, r2
 8005970:	d10b      	bne.n	800598a <xPortStartScheduler+0x4a>
	__asm volatile
 8005972:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005976:	f383 8811 	msr	BASEPRI, r3
 800597a:	f3bf 8f6f 	isb	sy
 800597e:	f3bf 8f4f 	dsb	sy
 8005982:	613b      	str	r3, [r7, #16]
}
 8005984:	bf00      	nop
 8005986:	bf00      	nop
 8005988:	e7fd      	b.n	8005986 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800598a:	4b39      	ldr	r3, [pc, #228]	@ (8005a70 <xPortStartScheduler+0x130>)
 800598c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800598e:	697b      	ldr	r3, [r7, #20]
 8005990:	781b      	ldrb	r3, [r3, #0]
 8005992:	b2db      	uxtb	r3, r3
 8005994:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8005996:	697b      	ldr	r3, [r7, #20]
 8005998:	22ff      	movs	r2, #255	@ 0xff
 800599a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	781b      	ldrb	r3, [r3, #0]
 80059a0:	b2db      	uxtb	r3, r3
 80059a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80059a4:	78fb      	ldrb	r3, [r7, #3]
 80059a6:	b2db      	uxtb	r3, r3
 80059a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80059ac:	b2da      	uxtb	r2, r3
 80059ae:	4b31      	ldr	r3, [pc, #196]	@ (8005a74 <xPortStartScheduler+0x134>)
 80059b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80059b2:	4b31      	ldr	r3, [pc, #196]	@ (8005a78 <xPortStartScheduler+0x138>)
 80059b4:	2207      	movs	r2, #7
 80059b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80059b8:	e009      	b.n	80059ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80059ba:	4b2f      	ldr	r3, [pc, #188]	@ (8005a78 <xPortStartScheduler+0x138>)
 80059bc:	681b      	ldr	r3, [r3, #0]
 80059be:	3b01      	subs	r3, #1
 80059c0:	4a2d      	ldr	r2, [pc, #180]	@ (8005a78 <xPortStartScheduler+0x138>)
 80059c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80059c4:	78fb      	ldrb	r3, [r7, #3]
 80059c6:	b2db      	uxtb	r3, r3
 80059c8:	005b      	lsls	r3, r3, #1
 80059ca:	b2db      	uxtb	r3, r3
 80059cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80059ce:	78fb      	ldrb	r3, [r7, #3]
 80059d0:	b2db      	uxtb	r3, r3
 80059d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80059d6:	2b80      	cmp	r3, #128	@ 0x80
 80059d8:	d0ef      	beq.n	80059ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80059da:	4b27      	ldr	r3, [pc, #156]	@ (8005a78 <xPortStartScheduler+0x138>)
 80059dc:	681b      	ldr	r3, [r3, #0]
 80059de:	f1c3 0307 	rsb	r3, r3, #7
 80059e2:	2b04      	cmp	r3, #4
 80059e4:	d00b      	beq.n	80059fe <xPortStartScheduler+0xbe>
	__asm volatile
 80059e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059ea:	f383 8811 	msr	BASEPRI, r3
 80059ee:	f3bf 8f6f 	isb	sy
 80059f2:	f3bf 8f4f 	dsb	sy
 80059f6:	60bb      	str	r3, [r7, #8]
}
 80059f8:	bf00      	nop
 80059fa:	bf00      	nop
 80059fc:	e7fd      	b.n	80059fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80059fe:	4b1e      	ldr	r3, [pc, #120]	@ (8005a78 <xPortStartScheduler+0x138>)
 8005a00:	681b      	ldr	r3, [r3, #0]
 8005a02:	021b      	lsls	r3, r3, #8
 8005a04:	4a1c      	ldr	r2, [pc, #112]	@ (8005a78 <xPortStartScheduler+0x138>)
 8005a06:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8005a08:	4b1b      	ldr	r3, [pc, #108]	@ (8005a78 <xPortStartScheduler+0x138>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005a10:	4a19      	ldr	r2, [pc, #100]	@ (8005a78 <xPortStartScheduler+0x138>)
 8005a12:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	b2da      	uxtb	r2, r3
 8005a18:	697b      	ldr	r3, [r7, #20]
 8005a1a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 8005a1c:	4b17      	ldr	r3, [pc, #92]	@ (8005a7c <xPortStartScheduler+0x13c>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	4a16      	ldr	r2, [pc, #88]	@ (8005a7c <xPortStartScheduler+0x13c>)
 8005a22:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8005a26:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8005a28:	4b14      	ldr	r3, [pc, #80]	@ (8005a7c <xPortStartScheduler+0x13c>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	4a13      	ldr	r2, [pc, #76]	@ (8005a7c <xPortStartScheduler+0x13c>)
 8005a2e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8005a32:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8005a34:	f000 f8da 	bl	8005bec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8005a38:	4b11      	ldr	r3, [pc, #68]	@ (8005a80 <xPortStartScheduler+0x140>)
 8005a3a:	2200      	movs	r2, #0
 8005a3c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 8005a3e:	f000 f8f9 	bl	8005c34 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8005a42:	4b10      	ldr	r3, [pc, #64]	@ (8005a84 <xPortStartScheduler+0x144>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a0f      	ldr	r2, [pc, #60]	@ (8005a84 <xPortStartScheduler+0x144>)
 8005a48:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 8005a4c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 8005a4e:	f7ff ff63 	bl	8005918 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8005a52:	f7ff f82d 	bl	8004ab0 <vTaskSwitchContext>
	prvTaskExitError();
 8005a56:	f7ff ff19 	bl	800588c <prvTaskExitError>

	/* Should not get here! */
	return 0;
 8005a5a:	2300      	movs	r3, #0
}
 8005a5c:	4618      	mov	r0, r3
 8005a5e:	3718      	adds	r7, #24
 8005a60:	46bd      	mov	sp, r7
 8005a62:	bd80      	pop	{r7, pc}
 8005a64:	e000ed00 	.word	0xe000ed00
 8005a68:	410fc271 	.word	0x410fc271
 8005a6c:	410fc270 	.word	0x410fc270
 8005a70:	e000e400 	.word	0xe000e400
 8005a74:	20000f04 	.word	0x20000f04
 8005a78:	20000f08 	.word	0x20000f08
 8005a7c:	e000ed20 	.word	0xe000ed20
 8005a80:	2000000c 	.word	0x2000000c
 8005a84:	e000ef34 	.word	0xe000ef34

08005a88 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8005a88:	b480      	push	{r7}
 8005a8a:	b083      	sub	sp, #12
 8005a8c:	af00      	add	r7, sp, #0
	__asm volatile
 8005a8e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005a92:	f383 8811 	msr	BASEPRI, r3
 8005a96:	f3bf 8f6f 	isb	sy
 8005a9a:	f3bf 8f4f 	dsb	sy
 8005a9e:	607b      	str	r3, [r7, #4]
}
 8005aa0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8005aa2:	4b10      	ldr	r3, [pc, #64]	@ (8005ae4 <vPortEnterCritical+0x5c>)
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	3301      	adds	r3, #1
 8005aa8:	4a0e      	ldr	r2, [pc, #56]	@ (8005ae4 <vPortEnterCritical+0x5c>)
 8005aaa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 8005aac:	4b0d      	ldr	r3, [pc, #52]	@ (8005ae4 <vPortEnterCritical+0x5c>)
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	2b01      	cmp	r3, #1
 8005ab2:	d110      	bne.n	8005ad6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8005ab4:	4b0c      	ldr	r3, [pc, #48]	@ (8005ae8 <vPortEnterCritical+0x60>)
 8005ab6:	681b      	ldr	r3, [r3, #0]
 8005ab8:	b2db      	uxtb	r3, r3
 8005aba:	2b00      	cmp	r3, #0
 8005abc:	d00b      	beq.n	8005ad6 <vPortEnterCritical+0x4e>
	__asm volatile
 8005abe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005ac2:	f383 8811 	msr	BASEPRI, r3
 8005ac6:	f3bf 8f6f 	isb	sy
 8005aca:	f3bf 8f4f 	dsb	sy
 8005ace:	603b      	str	r3, [r7, #0]
}
 8005ad0:	bf00      	nop
 8005ad2:	bf00      	nop
 8005ad4:	e7fd      	b.n	8005ad2 <vPortEnterCritical+0x4a>
	}
}
 8005ad6:	bf00      	nop
 8005ad8:	370c      	adds	r7, #12
 8005ada:	46bd      	mov	sp, r7
 8005adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae0:	4770      	bx	lr
 8005ae2:	bf00      	nop
 8005ae4:	2000000c 	.word	0x2000000c
 8005ae8:	e000ed04 	.word	0xe000ed04

08005aec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8005aec:	b480      	push	{r7}
 8005aee:	b083      	sub	sp, #12
 8005af0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 8005af2:	4b12      	ldr	r3, [pc, #72]	@ (8005b3c <vPortExitCritical+0x50>)
 8005af4:	681b      	ldr	r3, [r3, #0]
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d10b      	bne.n	8005b12 <vPortExitCritical+0x26>
	__asm volatile
 8005afa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005afe:	f383 8811 	msr	BASEPRI, r3
 8005b02:	f3bf 8f6f 	isb	sy
 8005b06:	f3bf 8f4f 	dsb	sy
 8005b0a:	607b      	str	r3, [r7, #4]
}
 8005b0c:	bf00      	nop
 8005b0e:	bf00      	nop
 8005b10:	e7fd      	b.n	8005b0e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8005b12:	4b0a      	ldr	r3, [pc, #40]	@ (8005b3c <vPortExitCritical+0x50>)
 8005b14:	681b      	ldr	r3, [r3, #0]
 8005b16:	3b01      	subs	r3, #1
 8005b18:	4a08      	ldr	r2, [pc, #32]	@ (8005b3c <vPortExitCritical+0x50>)
 8005b1a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 8005b1c:	4b07      	ldr	r3, [pc, #28]	@ (8005b3c <vPortExitCritical+0x50>)
 8005b1e:	681b      	ldr	r3, [r3, #0]
 8005b20:	2b00      	cmp	r3, #0
 8005b22:	d105      	bne.n	8005b30 <vPortExitCritical+0x44>
 8005b24:	2300      	movs	r3, #0
 8005b26:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005b28:	683b      	ldr	r3, [r7, #0]
 8005b2a:	f383 8811 	msr	BASEPRI, r3
}
 8005b2e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8005b30:	bf00      	nop
 8005b32:	370c      	adds	r7, #12
 8005b34:	46bd      	mov	sp, r7
 8005b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b3a:	4770      	bx	lr
 8005b3c:	2000000c 	.word	0x2000000c

08005b40 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8005b40:	f3ef 8009 	mrs	r0, PSP
 8005b44:	f3bf 8f6f 	isb	sy
 8005b48:	4b15      	ldr	r3, [pc, #84]	@ (8005ba0 <pxCurrentTCBConst>)
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	f01e 0f10 	tst.w	lr, #16
 8005b50:	bf08      	it	eq
 8005b52:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8005b56:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b5a:	6010      	str	r0, [r2, #0]
 8005b5c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8005b60:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8005b64:	f380 8811 	msr	BASEPRI, r0
 8005b68:	f3bf 8f4f 	dsb	sy
 8005b6c:	f3bf 8f6f 	isb	sy
 8005b70:	f7fe ff9e 	bl	8004ab0 <vTaskSwitchContext>
 8005b74:	f04f 0000 	mov.w	r0, #0
 8005b78:	f380 8811 	msr	BASEPRI, r0
 8005b7c:	bc09      	pop	{r0, r3}
 8005b7e:	6819      	ldr	r1, [r3, #0]
 8005b80:	6808      	ldr	r0, [r1, #0]
 8005b82:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005b86:	f01e 0f10 	tst.w	lr, #16
 8005b8a:	bf08      	it	eq
 8005b8c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8005b90:	f380 8809 	msr	PSP, r0
 8005b94:	f3bf 8f6f 	isb	sy
 8005b98:	4770      	bx	lr
 8005b9a:	bf00      	nop
 8005b9c:	f3af 8000 	nop.w

08005ba0 <pxCurrentTCBConst>:
 8005ba0:	200008d8 	.word	0x200008d8
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8005ba4:	bf00      	nop
 8005ba6:	bf00      	nop

08005ba8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8005ba8:	b580      	push	{r7, lr}
 8005baa:	b082      	sub	sp, #8
 8005bac:	af00      	add	r7, sp, #0
	__asm volatile
 8005bae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bb2:	f383 8811 	msr	BASEPRI, r3
 8005bb6:	f3bf 8f6f 	isb	sy
 8005bba:	f3bf 8f4f 	dsb	sy
 8005bbe:	607b      	str	r3, [r7, #4]
}
 8005bc0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8005bc2:	f7fe febb 	bl	800493c <xTaskIncrementTick>
 8005bc6:	4603      	mov	r3, r0
 8005bc8:	2b00      	cmp	r3, #0
 8005bca:	d003      	beq.n	8005bd4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8005bcc:	4b06      	ldr	r3, [pc, #24]	@ (8005be8 <xPortSysTickHandler+0x40>)
 8005bce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005bd2:	601a      	str	r2, [r3, #0]
 8005bd4:	2300      	movs	r3, #0
 8005bd6:	603b      	str	r3, [r7, #0]
	__asm volatile
 8005bd8:	683b      	ldr	r3, [r7, #0]
 8005bda:	f383 8811 	msr	BASEPRI, r3
}
 8005bde:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 8005be0:	bf00      	nop
 8005be2:	3708      	adds	r7, #8
 8005be4:	46bd      	mov	sp, r7
 8005be6:	bd80      	pop	{r7, pc}
 8005be8:	e000ed04 	.word	0xe000ed04

08005bec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 8005bec:	b480      	push	{r7}
 8005bee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 8005bf0:	4b0b      	ldr	r3, [pc, #44]	@ (8005c20 <vPortSetupTimerInterrupt+0x34>)
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8005bf6:	4b0b      	ldr	r3, [pc, #44]	@ (8005c24 <vPortSetupTimerInterrupt+0x38>)
 8005bf8:	2200      	movs	r2, #0
 8005bfa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 8005bfc:	4b0a      	ldr	r3, [pc, #40]	@ (8005c28 <vPortSetupTimerInterrupt+0x3c>)
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	4a0a      	ldr	r2, [pc, #40]	@ (8005c2c <vPortSetupTimerInterrupt+0x40>)
 8005c02:	fba2 2303 	umull	r2, r3, r2, r3
 8005c06:	099b      	lsrs	r3, r3, #6
 8005c08:	4a09      	ldr	r2, [pc, #36]	@ (8005c30 <vPortSetupTimerInterrupt+0x44>)
 8005c0a:	3b01      	subs	r3, #1
 8005c0c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 8005c0e:	4b04      	ldr	r3, [pc, #16]	@ (8005c20 <vPortSetupTimerInterrupt+0x34>)
 8005c10:	2207      	movs	r2, #7
 8005c12:	601a      	str	r2, [r3, #0]
}
 8005c14:	bf00      	nop
 8005c16:	46bd      	mov	sp, r7
 8005c18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c1c:	4770      	bx	lr
 8005c1e:	bf00      	nop
 8005c20:	e000e010 	.word	0xe000e010
 8005c24:	e000e018 	.word	0xe000e018
 8005c28:	20000000 	.word	0x20000000
 8005c2c:	10624dd3 	.word	0x10624dd3
 8005c30:	e000e014 	.word	0xe000e014

08005c34 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8005c34:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8005c44 <vPortEnableVFP+0x10>
 8005c38:	6801      	ldr	r1, [r0, #0]
 8005c3a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8005c3e:	6001      	str	r1, [r0, #0]
 8005c40:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8005c42:	bf00      	nop
 8005c44:	e000ed88 	.word	0xe000ed88

08005c48 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8005c48:	b480      	push	{r7}
 8005c4a:	b085      	sub	sp, #20
 8005c4c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 8005c4e:	f3ef 8305 	mrs	r3, IPSR
 8005c52:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8005c54:	68fb      	ldr	r3, [r7, #12]
 8005c56:	2b0f      	cmp	r3, #15
 8005c58:	d915      	bls.n	8005c86 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 8005c5a:	4a18      	ldr	r2, [pc, #96]	@ (8005cbc <vPortValidateInterruptPriority+0x74>)
 8005c5c:	68fb      	ldr	r3, [r7, #12]
 8005c5e:	4413      	add	r3, r2
 8005c60:	781b      	ldrb	r3, [r3, #0]
 8005c62:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8005c64:	4b16      	ldr	r3, [pc, #88]	@ (8005cc0 <vPortValidateInterruptPriority+0x78>)
 8005c66:	781b      	ldrb	r3, [r3, #0]
 8005c68:	7afa      	ldrb	r2, [r7, #11]
 8005c6a:	429a      	cmp	r2, r3
 8005c6c:	d20b      	bcs.n	8005c86 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 8005c6e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c72:	f383 8811 	msr	BASEPRI, r3
 8005c76:	f3bf 8f6f 	isb	sy
 8005c7a:	f3bf 8f4f 	dsb	sy
 8005c7e:	607b      	str	r3, [r7, #4]
}
 8005c80:	bf00      	nop
 8005c82:	bf00      	nop
 8005c84:	e7fd      	b.n	8005c82 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8005c86:	4b0f      	ldr	r3, [pc, #60]	@ (8005cc4 <vPortValidateInterruptPriority+0x7c>)
 8005c88:	681b      	ldr	r3, [r3, #0]
 8005c8a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 8005c8e:	4b0e      	ldr	r3, [pc, #56]	@ (8005cc8 <vPortValidateInterruptPriority+0x80>)
 8005c90:	681b      	ldr	r3, [r3, #0]
 8005c92:	429a      	cmp	r2, r3
 8005c94:	d90b      	bls.n	8005cae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8005c96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005c9a:	f383 8811 	msr	BASEPRI, r3
 8005c9e:	f3bf 8f6f 	isb	sy
 8005ca2:	f3bf 8f4f 	dsb	sy
 8005ca6:	603b      	str	r3, [r7, #0]
}
 8005ca8:	bf00      	nop
 8005caa:	bf00      	nop
 8005cac:	e7fd      	b.n	8005caa <vPortValidateInterruptPriority+0x62>
	}
 8005cae:	bf00      	nop
 8005cb0:	3714      	adds	r7, #20
 8005cb2:	46bd      	mov	sp, r7
 8005cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005cb8:	4770      	bx	lr
 8005cba:	bf00      	nop
 8005cbc:	e000e3f0 	.word	0xe000e3f0
 8005cc0:	20000f04 	.word	0x20000f04
 8005cc4:	e000ed0c 	.word	0xe000ed0c
 8005cc8:	20000f08 	.word	0x20000f08

08005ccc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 8005ccc:	b580      	push	{r7, lr}
 8005cce:	b08a      	sub	sp, #40	@ 0x28
 8005cd0:	af00      	add	r7, sp, #0
 8005cd2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8005cd4:	2300      	movs	r3, #0
 8005cd6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8005cd8:	f7fe fd74 	bl	80047c4 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 8005cdc:	4b5c      	ldr	r3, [pc, #368]	@ (8005e50 <pvPortMalloc+0x184>)
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	d101      	bne.n	8005ce8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 8005ce4:	f000 f924 	bl	8005f30 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8005ce8:	4b5a      	ldr	r3, [pc, #360]	@ (8005e54 <pvPortMalloc+0x188>)
 8005cea:	681a      	ldr	r2, [r3, #0]
 8005cec:	687b      	ldr	r3, [r7, #4]
 8005cee:	4013      	ands	r3, r2
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	f040 8095 	bne.w	8005e20 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	2b00      	cmp	r3, #0
 8005cfa:	d01e      	beq.n	8005d3a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 8005cfc:	2208      	movs	r2, #8
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	4413      	add	r3, r2
 8005d02:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	f003 0307 	and.w	r3, r3, #7
 8005d0a:	2b00      	cmp	r3, #0
 8005d0c:	d015      	beq.n	8005d3a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 8005d0e:	687b      	ldr	r3, [r7, #4]
 8005d10:	f023 0307 	bic.w	r3, r3, #7
 8005d14:	3308      	adds	r3, #8
 8005d16:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f003 0307 	and.w	r3, r3, #7
 8005d1e:	2b00      	cmp	r3, #0
 8005d20:	d00b      	beq.n	8005d3a <pvPortMalloc+0x6e>
	__asm volatile
 8005d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d26:	f383 8811 	msr	BASEPRI, r3
 8005d2a:	f3bf 8f6f 	isb	sy
 8005d2e:	f3bf 8f4f 	dsb	sy
 8005d32:	617b      	str	r3, [r7, #20]
}
 8005d34:	bf00      	nop
 8005d36:	bf00      	nop
 8005d38:	e7fd      	b.n	8005d36 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2b00      	cmp	r3, #0
 8005d3e:	d06f      	beq.n	8005e20 <pvPortMalloc+0x154>
 8005d40:	4b45      	ldr	r3, [pc, #276]	@ (8005e58 <pvPortMalloc+0x18c>)
 8005d42:	681b      	ldr	r3, [r3, #0]
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	429a      	cmp	r2, r3
 8005d48:	d86a      	bhi.n	8005e20 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 8005d4a:	4b44      	ldr	r3, [pc, #272]	@ (8005e5c <pvPortMalloc+0x190>)
 8005d4c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 8005d4e:	4b43      	ldr	r3, [pc, #268]	@ (8005e5c <pvPortMalloc+0x190>)
 8005d50:	681b      	ldr	r3, [r3, #0]
 8005d52:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005d54:	e004      	b.n	8005d60 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8005d56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d58:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 8005d5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d5c:	681b      	ldr	r3, [r3, #0]
 8005d5e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8005d60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d62:	685b      	ldr	r3, [r3, #4]
 8005d64:	687a      	ldr	r2, [r7, #4]
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d903      	bls.n	8005d72 <pvPortMalloc+0xa6>
 8005d6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d6c:	681b      	ldr	r3, [r3, #0]
 8005d6e:	2b00      	cmp	r3, #0
 8005d70:	d1f1      	bne.n	8005d56 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8005d72:	4b37      	ldr	r3, [pc, #220]	@ (8005e50 <pvPortMalloc+0x184>)
 8005d74:	681b      	ldr	r3, [r3, #0]
 8005d76:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d78:	429a      	cmp	r2, r3
 8005d7a:	d051      	beq.n	8005e20 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8005d7c:	6a3b      	ldr	r3, [r7, #32]
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	2208      	movs	r2, #8
 8005d82:	4413      	add	r3, r2
 8005d84:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8005d86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d88:	681a      	ldr	r2, [r3, #0]
 8005d8a:	6a3b      	ldr	r3, [r7, #32]
 8005d8c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8005d8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d90:	685a      	ldr	r2, [r3, #4]
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	1ad2      	subs	r2, r2, r3
 8005d96:	2308      	movs	r3, #8
 8005d98:	005b      	lsls	r3, r3, #1
 8005d9a:	429a      	cmp	r2, r3
 8005d9c:	d920      	bls.n	8005de0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8005d9e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	4413      	add	r3, r2
 8005da4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8005da6:	69bb      	ldr	r3, [r7, #24]
 8005da8:	f003 0307 	and.w	r3, r3, #7
 8005dac:	2b00      	cmp	r3, #0
 8005dae:	d00b      	beq.n	8005dc8 <pvPortMalloc+0xfc>
	__asm volatile
 8005db0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005db4:	f383 8811 	msr	BASEPRI, r3
 8005db8:	f3bf 8f6f 	isb	sy
 8005dbc:	f3bf 8f4f 	dsb	sy
 8005dc0:	613b      	str	r3, [r7, #16]
}
 8005dc2:	bf00      	nop
 8005dc4:	bf00      	nop
 8005dc6:	e7fd      	b.n	8005dc4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8005dc8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dca:	685a      	ldr	r2, [r3, #4]
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	1ad2      	subs	r2, r2, r3
 8005dd0:	69bb      	ldr	r3, [r7, #24]
 8005dd2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8005dd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005dd6:	687a      	ldr	r2, [r7, #4]
 8005dd8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 8005dda:	69b8      	ldr	r0, [r7, #24]
 8005ddc:	f000 f90a 	bl	8005ff4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 8005de0:	4b1d      	ldr	r3, [pc, #116]	@ (8005e58 <pvPortMalloc+0x18c>)
 8005de2:	681a      	ldr	r2, [r3, #0]
 8005de4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005de6:	685b      	ldr	r3, [r3, #4]
 8005de8:	1ad3      	subs	r3, r2, r3
 8005dea:	4a1b      	ldr	r2, [pc, #108]	@ (8005e58 <pvPortMalloc+0x18c>)
 8005dec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8005dee:	4b1a      	ldr	r3, [pc, #104]	@ (8005e58 <pvPortMalloc+0x18c>)
 8005df0:	681a      	ldr	r2, [r3, #0]
 8005df2:	4b1b      	ldr	r3, [pc, #108]	@ (8005e60 <pvPortMalloc+0x194>)
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	429a      	cmp	r2, r3
 8005df8:	d203      	bcs.n	8005e02 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 8005dfa:	4b17      	ldr	r3, [pc, #92]	@ (8005e58 <pvPortMalloc+0x18c>)
 8005dfc:	681b      	ldr	r3, [r3, #0]
 8005dfe:	4a18      	ldr	r2, [pc, #96]	@ (8005e60 <pvPortMalloc+0x194>)
 8005e00:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8005e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e04:	685a      	ldr	r2, [r3, #4]
 8005e06:	4b13      	ldr	r3, [pc, #76]	@ (8005e54 <pvPortMalloc+0x188>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	431a      	orrs	r2, r3
 8005e0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e0e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8005e10:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005e12:	2200      	movs	r2, #0
 8005e14:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8005e16:	4b13      	ldr	r3, [pc, #76]	@ (8005e64 <pvPortMalloc+0x198>)
 8005e18:	681b      	ldr	r3, [r3, #0]
 8005e1a:	3301      	adds	r3, #1
 8005e1c:	4a11      	ldr	r2, [pc, #68]	@ (8005e64 <pvPortMalloc+0x198>)
 8005e1e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8005e20:	f7fe fcde 	bl	80047e0 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8005e24:	69fb      	ldr	r3, [r7, #28]
 8005e26:	f003 0307 	and.w	r3, r3, #7
 8005e2a:	2b00      	cmp	r3, #0
 8005e2c:	d00b      	beq.n	8005e46 <pvPortMalloc+0x17a>
	__asm volatile
 8005e2e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e32:	f383 8811 	msr	BASEPRI, r3
 8005e36:	f3bf 8f6f 	isb	sy
 8005e3a:	f3bf 8f4f 	dsb	sy
 8005e3e:	60fb      	str	r3, [r7, #12]
}
 8005e40:	bf00      	nop
 8005e42:	bf00      	nop
 8005e44:	e7fd      	b.n	8005e42 <pvPortMalloc+0x176>
	return pvReturn;
 8005e46:	69fb      	ldr	r3, [r7, #28]
}
 8005e48:	4618      	mov	r0, r3
 8005e4a:	3728      	adds	r7, #40	@ 0x28
 8005e4c:	46bd      	mov	sp, r7
 8005e4e:	bd80      	pop	{r7, pc}
 8005e50:	20004b14 	.word	0x20004b14
 8005e54:	20004b28 	.word	0x20004b28
 8005e58:	20004b18 	.word	0x20004b18
 8005e5c:	20004b0c 	.word	0x20004b0c
 8005e60:	20004b1c 	.word	0x20004b1c
 8005e64:	20004b20 	.word	0x20004b20

08005e68 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8005e68:	b580      	push	{r7, lr}
 8005e6a:	b086      	sub	sp, #24
 8005e6c:	af00      	add	r7, sp, #0
 8005e6e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8005e74:	687b      	ldr	r3, [r7, #4]
 8005e76:	2b00      	cmp	r3, #0
 8005e78:	d04f      	beq.n	8005f1a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 8005e7a:	2308      	movs	r3, #8
 8005e7c:	425b      	negs	r3, r3
 8005e7e:	697a      	ldr	r2, [r7, #20]
 8005e80:	4413      	add	r3, r2
 8005e82:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8005e84:	697b      	ldr	r3, [r7, #20]
 8005e86:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8005e88:	693b      	ldr	r3, [r7, #16]
 8005e8a:	685a      	ldr	r2, [r3, #4]
 8005e8c:	4b25      	ldr	r3, [pc, #148]	@ (8005f24 <vPortFree+0xbc>)
 8005e8e:	681b      	ldr	r3, [r3, #0]
 8005e90:	4013      	ands	r3, r2
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d10b      	bne.n	8005eae <vPortFree+0x46>
	__asm volatile
 8005e96:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e9a:	f383 8811 	msr	BASEPRI, r3
 8005e9e:	f3bf 8f6f 	isb	sy
 8005ea2:	f3bf 8f4f 	dsb	sy
 8005ea6:	60fb      	str	r3, [r7, #12]
}
 8005ea8:	bf00      	nop
 8005eaa:	bf00      	nop
 8005eac:	e7fd      	b.n	8005eaa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 8005eae:	693b      	ldr	r3, [r7, #16]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	2b00      	cmp	r3, #0
 8005eb4:	d00b      	beq.n	8005ece <vPortFree+0x66>
	__asm volatile
 8005eb6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005eba:	f383 8811 	msr	BASEPRI, r3
 8005ebe:	f3bf 8f6f 	isb	sy
 8005ec2:	f3bf 8f4f 	dsb	sy
 8005ec6:	60bb      	str	r3, [r7, #8]
}
 8005ec8:	bf00      	nop
 8005eca:	bf00      	nop
 8005ecc:	e7fd      	b.n	8005eca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 8005ece:	693b      	ldr	r3, [r7, #16]
 8005ed0:	685a      	ldr	r2, [r3, #4]
 8005ed2:	4b14      	ldr	r3, [pc, #80]	@ (8005f24 <vPortFree+0xbc>)
 8005ed4:	681b      	ldr	r3, [r3, #0]
 8005ed6:	4013      	ands	r3, r2
 8005ed8:	2b00      	cmp	r3, #0
 8005eda:	d01e      	beq.n	8005f1a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 8005edc:	693b      	ldr	r3, [r7, #16]
 8005ede:	681b      	ldr	r3, [r3, #0]
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d11a      	bne.n	8005f1a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8005ee4:	693b      	ldr	r3, [r7, #16]
 8005ee6:	685a      	ldr	r2, [r3, #4]
 8005ee8:	4b0e      	ldr	r3, [pc, #56]	@ (8005f24 <vPortFree+0xbc>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	43db      	mvns	r3, r3
 8005eee:	401a      	ands	r2, r3
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 8005ef4:	f7fe fc66 	bl	80047c4 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 8005ef8:	693b      	ldr	r3, [r7, #16]
 8005efa:	685a      	ldr	r2, [r3, #4]
 8005efc:	4b0a      	ldr	r3, [pc, #40]	@ (8005f28 <vPortFree+0xc0>)
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	4413      	add	r3, r2
 8005f02:	4a09      	ldr	r2, [pc, #36]	@ (8005f28 <vPortFree+0xc0>)
 8005f04:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8005f06:	6938      	ldr	r0, [r7, #16]
 8005f08:	f000 f874 	bl	8005ff4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 8005f0c:	4b07      	ldr	r3, [pc, #28]	@ (8005f2c <vPortFree+0xc4>)
 8005f0e:	681b      	ldr	r3, [r3, #0]
 8005f10:	3301      	adds	r3, #1
 8005f12:	4a06      	ldr	r2, [pc, #24]	@ (8005f2c <vPortFree+0xc4>)
 8005f14:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8005f16:	f7fe fc63 	bl	80047e0 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 8005f1a:	bf00      	nop
 8005f1c:	3718      	adds	r7, #24
 8005f1e:	46bd      	mov	sp, r7
 8005f20:	bd80      	pop	{r7, pc}
 8005f22:	bf00      	nop
 8005f24:	20004b28 	.word	0x20004b28
 8005f28:	20004b18 	.word	0x20004b18
 8005f2c:	20004b24 	.word	0x20004b24

08005f30 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8005f30:	b480      	push	{r7}
 8005f32:	b085      	sub	sp, #20
 8005f34:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8005f36:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 8005f3a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 8005f3c:	4b27      	ldr	r3, [pc, #156]	@ (8005fdc <prvHeapInit+0xac>)
 8005f3e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8005f40:	68fb      	ldr	r3, [r7, #12]
 8005f42:	f003 0307 	and.w	r3, r3, #7
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	d00c      	beq.n	8005f64 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 8005f4a:	68fb      	ldr	r3, [r7, #12]
 8005f4c:	3307      	adds	r3, #7
 8005f4e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005f50:	68fb      	ldr	r3, [r7, #12]
 8005f52:	f023 0307 	bic.w	r3, r3, #7
 8005f56:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8005f58:	68ba      	ldr	r2, [r7, #8]
 8005f5a:	68fb      	ldr	r3, [r7, #12]
 8005f5c:	1ad3      	subs	r3, r2, r3
 8005f5e:	4a1f      	ldr	r2, [pc, #124]	@ (8005fdc <prvHeapInit+0xac>)
 8005f60:	4413      	add	r3, r2
 8005f62:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8005f64:	68fb      	ldr	r3, [r7, #12]
 8005f66:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8005f68:	4a1d      	ldr	r2, [pc, #116]	@ (8005fe0 <prvHeapInit+0xb0>)
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 8005f6e:	4b1c      	ldr	r3, [pc, #112]	@ (8005fe0 <prvHeapInit+0xb0>)
 8005f70:	2200      	movs	r2, #0
 8005f72:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	68ba      	ldr	r2, [r7, #8]
 8005f78:	4413      	add	r3, r2
 8005f7a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 8005f7c:	2208      	movs	r2, #8
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	1a9b      	subs	r3, r3, r2
 8005f82:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	f023 0307 	bic.w	r3, r3, #7
 8005f8a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 8005f8c:	68fb      	ldr	r3, [r7, #12]
 8005f8e:	4a15      	ldr	r2, [pc, #84]	@ (8005fe4 <prvHeapInit+0xb4>)
 8005f90:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8005f92:	4b14      	ldr	r3, [pc, #80]	@ (8005fe4 <prvHeapInit+0xb4>)
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	2200      	movs	r2, #0
 8005f98:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 8005f9a:	4b12      	ldr	r3, [pc, #72]	@ (8005fe4 <prvHeapInit+0xb4>)
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	68fa      	ldr	r2, [r7, #12]
 8005faa:	1ad2      	subs	r2, r2, r3
 8005fac:	683b      	ldr	r3, [r7, #0]
 8005fae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8005fb0:	4b0c      	ldr	r3, [pc, #48]	@ (8005fe4 <prvHeapInit+0xb4>)
 8005fb2:	681a      	ldr	r2, [r3, #0]
 8005fb4:	683b      	ldr	r3, [r7, #0]
 8005fb6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005fb8:	683b      	ldr	r3, [r7, #0]
 8005fba:	685b      	ldr	r3, [r3, #4]
 8005fbc:	4a0a      	ldr	r2, [pc, #40]	@ (8005fe8 <prvHeapInit+0xb8>)
 8005fbe:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8005fc0:	683b      	ldr	r3, [r7, #0]
 8005fc2:	685b      	ldr	r3, [r3, #4]
 8005fc4:	4a09      	ldr	r2, [pc, #36]	@ (8005fec <prvHeapInit+0xbc>)
 8005fc6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8005fc8:	4b09      	ldr	r3, [pc, #36]	@ (8005ff0 <prvHeapInit+0xc0>)
 8005fca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 8005fce:	601a      	str	r2, [r3, #0]
}
 8005fd0:	bf00      	nop
 8005fd2:	3714      	adds	r7, #20
 8005fd4:	46bd      	mov	sp, r7
 8005fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fda:	4770      	bx	lr
 8005fdc:	20000f0c 	.word	0x20000f0c
 8005fe0:	20004b0c 	.word	0x20004b0c
 8005fe4:	20004b14 	.word	0x20004b14
 8005fe8:	20004b1c 	.word	0x20004b1c
 8005fec:	20004b18 	.word	0x20004b18
 8005ff0:	20004b28 	.word	0x20004b28

08005ff4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b085      	sub	sp, #20
 8005ff8:	af00      	add	r7, sp, #0
 8005ffa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 8005ffc:	4b28      	ldr	r3, [pc, #160]	@ (80060a0 <prvInsertBlockIntoFreeList+0xac>)
 8005ffe:	60fb      	str	r3, [r7, #12]
 8006000:	e002      	b.n	8006008 <prvInsertBlockIntoFreeList+0x14>
 8006002:	68fb      	ldr	r3, [r7, #12]
 8006004:	681b      	ldr	r3, [r3, #0]
 8006006:	60fb      	str	r3, [r7, #12]
 8006008:	68fb      	ldr	r3, [r7, #12]
 800600a:	681b      	ldr	r3, [r3, #0]
 800600c:	687a      	ldr	r2, [r7, #4]
 800600e:	429a      	cmp	r2, r3
 8006010:	d8f7      	bhi.n	8006002 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8006016:	68fb      	ldr	r3, [r7, #12]
 8006018:	685b      	ldr	r3, [r3, #4]
 800601a:	68ba      	ldr	r2, [r7, #8]
 800601c:	4413      	add	r3, r2
 800601e:	687a      	ldr	r2, [r7, #4]
 8006020:	429a      	cmp	r2, r3
 8006022:	d108      	bne.n	8006036 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8006024:	68fb      	ldr	r3, [r7, #12]
 8006026:	685a      	ldr	r2, [r3, #4]
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	685b      	ldr	r3, [r3, #4]
 800602c:	441a      	add	r2, r3
 800602e:	68fb      	ldr	r3, [r7, #12]
 8006030:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8006032:	68fb      	ldr	r3, [r7, #12]
 8006034:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8006036:	687b      	ldr	r3, [r7, #4]
 8006038:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	68ba      	ldr	r2, [r7, #8]
 8006040:	441a      	add	r2, r3
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	681b      	ldr	r3, [r3, #0]
 8006046:	429a      	cmp	r2, r3
 8006048:	d118      	bne.n	800607c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	681a      	ldr	r2, [r3, #0]
 800604e:	4b15      	ldr	r3, [pc, #84]	@ (80060a4 <prvInsertBlockIntoFreeList+0xb0>)
 8006050:	681b      	ldr	r3, [r3, #0]
 8006052:	429a      	cmp	r2, r3
 8006054:	d00d      	beq.n	8006072 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006056:	687b      	ldr	r3, [r7, #4]
 8006058:	685a      	ldr	r2, [r3, #4]
 800605a:	68fb      	ldr	r3, [r7, #12]
 800605c:	681b      	ldr	r3, [r3, #0]
 800605e:	685b      	ldr	r3, [r3, #4]
 8006060:	441a      	add	r2, r3
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006066:	68fb      	ldr	r3, [r7, #12]
 8006068:	681b      	ldr	r3, [r3, #0]
 800606a:	681a      	ldr	r2, [r3, #0]
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	601a      	str	r2, [r3, #0]
 8006070:	e008      	b.n	8006084 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006072:	4b0c      	ldr	r3, [pc, #48]	@ (80060a4 <prvInsertBlockIntoFreeList+0xb0>)
 8006074:	681a      	ldr	r2, [r3, #0]
 8006076:	687b      	ldr	r3, [r7, #4]
 8006078:	601a      	str	r2, [r3, #0]
 800607a:	e003      	b.n	8006084 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800607c:	68fb      	ldr	r3, [r7, #12]
 800607e:	681a      	ldr	r2, [r3, #0]
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006084:	68fa      	ldr	r2, [r7, #12]
 8006086:	687b      	ldr	r3, [r7, #4]
 8006088:	429a      	cmp	r2, r3
 800608a:	d002      	beq.n	8006092 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800608c:	68fb      	ldr	r3, [r7, #12]
 800608e:	687a      	ldr	r2, [r7, #4]
 8006090:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006092:	bf00      	nop
 8006094:	3714      	adds	r7, #20
 8006096:	46bd      	mov	sp, r7
 8006098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609c:	4770      	bx	lr
 800609e:	bf00      	nop
 80060a0:	20004b0c 	.word	0x20004b0c
 80060a4:	20004b14 	.word	0x20004b14

080060a8 <std>:
 80060a8:	2300      	movs	r3, #0
 80060aa:	b510      	push	{r4, lr}
 80060ac:	4604      	mov	r4, r0
 80060ae:	e9c0 3300 	strd	r3, r3, [r0]
 80060b2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80060b6:	6083      	str	r3, [r0, #8]
 80060b8:	8181      	strh	r1, [r0, #12]
 80060ba:	6643      	str	r3, [r0, #100]	@ 0x64
 80060bc:	81c2      	strh	r2, [r0, #14]
 80060be:	6183      	str	r3, [r0, #24]
 80060c0:	4619      	mov	r1, r3
 80060c2:	2208      	movs	r2, #8
 80060c4:	305c      	adds	r0, #92	@ 0x5c
 80060c6:	f000 f928 	bl	800631a <memset>
 80060ca:	4b0d      	ldr	r3, [pc, #52]	@ (8006100 <std+0x58>)
 80060cc:	6263      	str	r3, [r4, #36]	@ 0x24
 80060ce:	4b0d      	ldr	r3, [pc, #52]	@ (8006104 <std+0x5c>)
 80060d0:	62a3      	str	r3, [r4, #40]	@ 0x28
 80060d2:	4b0d      	ldr	r3, [pc, #52]	@ (8006108 <std+0x60>)
 80060d4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 80060d6:	4b0d      	ldr	r3, [pc, #52]	@ (800610c <std+0x64>)
 80060d8:	6323      	str	r3, [r4, #48]	@ 0x30
 80060da:	4b0d      	ldr	r3, [pc, #52]	@ (8006110 <std+0x68>)
 80060dc:	6224      	str	r4, [r4, #32]
 80060de:	429c      	cmp	r4, r3
 80060e0:	d006      	beq.n	80060f0 <std+0x48>
 80060e2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80060e6:	4294      	cmp	r4, r2
 80060e8:	d002      	beq.n	80060f0 <std+0x48>
 80060ea:	33d0      	adds	r3, #208	@ 0xd0
 80060ec:	429c      	cmp	r4, r3
 80060ee:	d105      	bne.n	80060fc <std+0x54>
 80060f0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80060f4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80060f8:	f000 b9e6 	b.w	80064c8 <__retarget_lock_init_recursive>
 80060fc:	bd10      	pop	{r4, pc}
 80060fe:	bf00      	nop
 8006100:	08006295 	.word	0x08006295
 8006104:	080062b7 	.word	0x080062b7
 8006108:	080062ef 	.word	0x080062ef
 800610c:	08006313 	.word	0x08006313
 8006110:	20004b2c 	.word	0x20004b2c

08006114 <stdio_exit_handler>:
 8006114:	4a02      	ldr	r2, [pc, #8]	@ (8006120 <stdio_exit_handler+0xc>)
 8006116:	4903      	ldr	r1, [pc, #12]	@ (8006124 <stdio_exit_handler+0x10>)
 8006118:	4803      	ldr	r0, [pc, #12]	@ (8006128 <stdio_exit_handler+0x14>)
 800611a:	f000 b869 	b.w	80061f0 <_fwalk_sglue>
 800611e:	bf00      	nop
 8006120:	20000010 	.word	0x20000010
 8006124:	08007031 	.word	0x08007031
 8006128:	20000020 	.word	0x20000020

0800612c <cleanup_stdio>:
 800612c:	6841      	ldr	r1, [r0, #4]
 800612e:	4b0c      	ldr	r3, [pc, #48]	@ (8006160 <cleanup_stdio+0x34>)
 8006130:	4299      	cmp	r1, r3
 8006132:	b510      	push	{r4, lr}
 8006134:	4604      	mov	r4, r0
 8006136:	d001      	beq.n	800613c <cleanup_stdio+0x10>
 8006138:	f000 ff7a 	bl	8007030 <_fflush_r>
 800613c:	68a1      	ldr	r1, [r4, #8]
 800613e:	4b09      	ldr	r3, [pc, #36]	@ (8006164 <cleanup_stdio+0x38>)
 8006140:	4299      	cmp	r1, r3
 8006142:	d002      	beq.n	800614a <cleanup_stdio+0x1e>
 8006144:	4620      	mov	r0, r4
 8006146:	f000 ff73 	bl	8007030 <_fflush_r>
 800614a:	68e1      	ldr	r1, [r4, #12]
 800614c:	4b06      	ldr	r3, [pc, #24]	@ (8006168 <cleanup_stdio+0x3c>)
 800614e:	4299      	cmp	r1, r3
 8006150:	d004      	beq.n	800615c <cleanup_stdio+0x30>
 8006152:	4620      	mov	r0, r4
 8006154:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006158:	f000 bf6a 	b.w	8007030 <_fflush_r>
 800615c:	bd10      	pop	{r4, pc}
 800615e:	bf00      	nop
 8006160:	20004b2c 	.word	0x20004b2c
 8006164:	20004b94 	.word	0x20004b94
 8006168:	20004bfc 	.word	0x20004bfc

0800616c <global_stdio_init.part.0>:
 800616c:	b510      	push	{r4, lr}
 800616e:	4b0b      	ldr	r3, [pc, #44]	@ (800619c <global_stdio_init.part.0+0x30>)
 8006170:	4c0b      	ldr	r4, [pc, #44]	@ (80061a0 <global_stdio_init.part.0+0x34>)
 8006172:	4a0c      	ldr	r2, [pc, #48]	@ (80061a4 <global_stdio_init.part.0+0x38>)
 8006174:	601a      	str	r2, [r3, #0]
 8006176:	4620      	mov	r0, r4
 8006178:	2200      	movs	r2, #0
 800617a:	2104      	movs	r1, #4
 800617c:	f7ff ff94 	bl	80060a8 <std>
 8006180:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006184:	2201      	movs	r2, #1
 8006186:	2109      	movs	r1, #9
 8006188:	f7ff ff8e 	bl	80060a8 <std>
 800618c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006190:	2202      	movs	r2, #2
 8006192:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006196:	2112      	movs	r1, #18
 8006198:	f7ff bf86 	b.w	80060a8 <std>
 800619c:	20004c64 	.word	0x20004c64
 80061a0:	20004b2c 	.word	0x20004b2c
 80061a4:	08006115 	.word	0x08006115

080061a8 <__sfp_lock_acquire>:
 80061a8:	4801      	ldr	r0, [pc, #4]	@ (80061b0 <__sfp_lock_acquire+0x8>)
 80061aa:	f000 b98e 	b.w	80064ca <__retarget_lock_acquire_recursive>
 80061ae:	bf00      	nop
 80061b0:	20004c6d 	.word	0x20004c6d

080061b4 <__sfp_lock_release>:
 80061b4:	4801      	ldr	r0, [pc, #4]	@ (80061bc <__sfp_lock_release+0x8>)
 80061b6:	f000 b989 	b.w	80064cc <__retarget_lock_release_recursive>
 80061ba:	bf00      	nop
 80061bc:	20004c6d 	.word	0x20004c6d

080061c0 <__sinit>:
 80061c0:	b510      	push	{r4, lr}
 80061c2:	4604      	mov	r4, r0
 80061c4:	f7ff fff0 	bl	80061a8 <__sfp_lock_acquire>
 80061c8:	6a23      	ldr	r3, [r4, #32]
 80061ca:	b11b      	cbz	r3, 80061d4 <__sinit+0x14>
 80061cc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80061d0:	f7ff bff0 	b.w	80061b4 <__sfp_lock_release>
 80061d4:	4b04      	ldr	r3, [pc, #16]	@ (80061e8 <__sinit+0x28>)
 80061d6:	6223      	str	r3, [r4, #32]
 80061d8:	4b04      	ldr	r3, [pc, #16]	@ (80061ec <__sinit+0x2c>)
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	2b00      	cmp	r3, #0
 80061de:	d1f5      	bne.n	80061cc <__sinit+0xc>
 80061e0:	f7ff ffc4 	bl	800616c <global_stdio_init.part.0>
 80061e4:	e7f2      	b.n	80061cc <__sinit+0xc>
 80061e6:	bf00      	nop
 80061e8:	0800612d 	.word	0x0800612d
 80061ec:	20004c64 	.word	0x20004c64

080061f0 <_fwalk_sglue>:
 80061f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80061f4:	4607      	mov	r7, r0
 80061f6:	4688      	mov	r8, r1
 80061f8:	4614      	mov	r4, r2
 80061fa:	2600      	movs	r6, #0
 80061fc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006200:	f1b9 0901 	subs.w	r9, r9, #1
 8006204:	d505      	bpl.n	8006212 <_fwalk_sglue+0x22>
 8006206:	6824      	ldr	r4, [r4, #0]
 8006208:	2c00      	cmp	r4, #0
 800620a:	d1f7      	bne.n	80061fc <_fwalk_sglue+0xc>
 800620c:	4630      	mov	r0, r6
 800620e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006212:	89ab      	ldrh	r3, [r5, #12]
 8006214:	2b01      	cmp	r3, #1
 8006216:	d907      	bls.n	8006228 <_fwalk_sglue+0x38>
 8006218:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800621c:	3301      	adds	r3, #1
 800621e:	d003      	beq.n	8006228 <_fwalk_sglue+0x38>
 8006220:	4629      	mov	r1, r5
 8006222:	4638      	mov	r0, r7
 8006224:	47c0      	blx	r8
 8006226:	4306      	orrs	r6, r0
 8006228:	3568      	adds	r5, #104	@ 0x68
 800622a:	e7e9      	b.n	8006200 <_fwalk_sglue+0x10>

0800622c <iprintf>:
 800622c:	b40f      	push	{r0, r1, r2, r3}
 800622e:	b507      	push	{r0, r1, r2, lr}
 8006230:	4906      	ldr	r1, [pc, #24]	@ (800624c <iprintf+0x20>)
 8006232:	ab04      	add	r3, sp, #16
 8006234:	6808      	ldr	r0, [r1, #0]
 8006236:	f853 2b04 	ldr.w	r2, [r3], #4
 800623a:	6881      	ldr	r1, [r0, #8]
 800623c:	9301      	str	r3, [sp, #4]
 800623e:	f000 fbcf 	bl	80069e0 <_vfiprintf_r>
 8006242:	b003      	add	sp, #12
 8006244:	f85d eb04 	ldr.w	lr, [sp], #4
 8006248:	b004      	add	sp, #16
 800624a:	4770      	bx	lr
 800624c:	2000001c 	.word	0x2000001c

08006250 <siprintf>:
 8006250:	b40e      	push	{r1, r2, r3}
 8006252:	b510      	push	{r4, lr}
 8006254:	b09d      	sub	sp, #116	@ 0x74
 8006256:	ab1f      	add	r3, sp, #124	@ 0x7c
 8006258:	9002      	str	r0, [sp, #8]
 800625a:	9006      	str	r0, [sp, #24]
 800625c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8006260:	480a      	ldr	r0, [pc, #40]	@ (800628c <siprintf+0x3c>)
 8006262:	9107      	str	r1, [sp, #28]
 8006264:	9104      	str	r1, [sp, #16]
 8006266:	490a      	ldr	r1, [pc, #40]	@ (8006290 <siprintf+0x40>)
 8006268:	f853 2b04 	ldr.w	r2, [r3], #4
 800626c:	9105      	str	r1, [sp, #20]
 800626e:	2400      	movs	r4, #0
 8006270:	a902      	add	r1, sp, #8
 8006272:	6800      	ldr	r0, [r0, #0]
 8006274:	9301      	str	r3, [sp, #4]
 8006276:	941b      	str	r4, [sp, #108]	@ 0x6c
 8006278:	f000 fa8c 	bl	8006794 <_svfiprintf_r>
 800627c:	9b02      	ldr	r3, [sp, #8]
 800627e:	701c      	strb	r4, [r3, #0]
 8006280:	b01d      	add	sp, #116	@ 0x74
 8006282:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006286:	b003      	add	sp, #12
 8006288:	4770      	bx	lr
 800628a:	bf00      	nop
 800628c:	2000001c 	.word	0x2000001c
 8006290:	ffff0208 	.word	0xffff0208

08006294 <__sread>:
 8006294:	b510      	push	{r4, lr}
 8006296:	460c      	mov	r4, r1
 8006298:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800629c:	f000 f8c6 	bl	800642c <_read_r>
 80062a0:	2800      	cmp	r0, #0
 80062a2:	bfab      	itete	ge
 80062a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80062a6:	89a3      	ldrhlt	r3, [r4, #12]
 80062a8:	181b      	addge	r3, r3, r0
 80062aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80062ae:	bfac      	ite	ge
 80062b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80062b2:	81a3      	strhlt	r3, [r4, #12]
 80062b4:	bd10      	pop	{r4, pc}

080062b6 <__swrite>:
 80062b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80062ba:	461f      	mov	r7, r3
 80062bc:	898b      	ldrh	r3, [r1, #12]
 80062be:	05db      	lsls	r3, r3, #23
 80062c0:	4605      	mov	r5, r0
 80062c2:	460c      	mov	r4, r1
 80062c4:	4616      	mov	r6, r2
 80062c6:	d505      	bpl.n	80062d4 <__swrite+0x1e>
 80062c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062cc:	2302      	movs	r3, #2
 80062ce:	2200      	movs	r2, #0
 80062d0:	f000 f89a 	bl	8006408 <_lseek_r>
 80062d4:	89a3      	ldrh	r3, [r4, #12]
 80062d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80062da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80062de:	81a3      	strh	r3, [r4, #12]
 80062e0:	4632      	mov	r2, r6
 80062e2:	463b      	mov	r3, r7
 80062e4:	4628      	mov	r0, r5
 80062e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80062ea:	f000 b8b1 	b.w	8006450 <_write_r>

080062ee <__sseek>:
 80062ee:	b510      	push	{r4, lr}
 80062f0:	460c      	mov	r4, r1
 80062f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80062f6:	f000 f887 	bl	8006408 <_lseek_r>
 80062fa:	1c43      	adds	r3, r0, #1
 80062fc:	89a3      	ldrh	r3, [r4, #12]
 80062fe:	bf15      	itete	ne
 8006300:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006302:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006306:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800630a:	81a3      	strheq	r3, [r4, #12]
 800630c:	bf18      	it	ne
 800630e:	81a3      	strhne	r3, [r4, #12]
 8006310:	bd10      	pop	{r4, pc}

08006312 <__sclose>:
 8006312:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006316:	f000 b809 	b.w	800632c <_close_r>

0800631a <memset>:
 800631a:	4402      	add	r2, r0
 800631c:	4603      	mov	r3, r0
 800631e:	4293      	cmp	r3, r2
 8006320:	d100      	bne.n	8006324 <memset+0xa>
 8006322:	4770      	bx	lr
 8006324:	f803 1b01 	strb.w	r1, [r3], #1
 8006328:	e7f9      	b.n	800631e <memset+0x4>
	...

0800632c <_close_r>:
 800632c:	b538      	push	{r3, r4, r5, lr}
 800632e:	4d06      	ldr	r5, [pc, #24]	@ (8006348 <_close_r+0x1c>)
 8006330:	2300      	movs	r3, #0
 8006332:	4604      	mov	r4, r0
 8006334:	4608      	mov	r0, r1
 8006336:	602b      	str	r3, [r5, #0]
 8006338:	f7fa fcc5 	bl	8000cc6 <_close>
 800633c:	1c43      	adds	r3, r0, #1
 800633e:	d102      	bne.n	8006346 <_close_r+0x1a>
 8006340:	682b      	ldr	r3, [r5, #0]
 8006342:	b103      	cbz	r3, 8006346 <_close_r+0x1a>
 8006344:	6023      	str	r3, [r4, #0]
 8006346:	bd38      	pop	{r3, r4, r5, pc}
 8006348:	20004c68 	.word	0x20004c68

0800634c <_reclaim_reent>:
 800634c:	4b2d      	ldr	r3, [pc, #180]	@ (8006404 <_reclaim_reent+0xb8>)
 800634e:	681b      	ldr	r3, [r3, #0]
 8006350:	4283      	cmp	r3, r0
 8006352:	b570      	push	{r4, r5, r6, lr}
 8006354:	4604      	mov	r4, r0
 8006356:	d053      	beq.n	8006400 <_reclaim_reent+0xb4>
 8006358:	69c3      	ldr	r3, [r0, #28]
 800635a:	b31b      	cbz	r3, 80063a4 <_reclaim_reent+0x58>
 800635c:	68db      	ldr	r3, [r3, #12]
 800635e:	b163      	cbz	r3, 800637a <_reclaim_reent+0x2e>
 8006360:	2500      	movs	r5, #0
 8006362:	69e3      	ldr	r3, [r4, #28]
 8006364:	68db      	ldr	r3, [r3, #12]
 8006366:	5959      	ldr	r1, [r3, r5]
 8006368:	b9b1      	cbnz	r1, 8006398 <_reclaim_reent+0x4c>
 800636a:	3504      	adds	r5, #4
 800636c:	2d80      	cmp	r5, #128	@ 0x80
 800636e:	d1f8      	bne.n	8006362 <_reclaim_reent+0x16>
 8006370:	69e3      	ldr	r3, [r4, #28]
 8006372:	4620      	mov	r0, r4
 8006374:	68d9      	ldr	r1, [r3, #12]
 8006376:	f000 f8b9 	bl	80064ec <_free_r>
 800637a:	69e3      	ldr	r3, [r4, #28]
 800637c:	6819      	ldr	r1, [r3, #0]
 800637e:	b111      	cbz	r1, 8006386 <_reclaim_reent+0x3a>
 8006380:	4620      	mov	r0, r4
 8006382:	f000 f8b3 	bl	80064ec <_free_r>
 8006386:	69e3      	ldr	r3, [r4, #28]
 8006388:	689d      	ldr	r5, [r3, #8]
 800638a:	b15d      	cbz	r5, 80063a4 <_reclaim_reent+0x58>
 800638c:	4629      	mov	r1, r5
 800638e:	4620      	mov	r0, r4
 8006390:	682d      	ldr	r5, [r5, #0]
 8006392:	f000 f8ab 	bl	80064ec <_free_r>
 8006396:	e7f8      	b.n	800638a <_reclaim_reent+0x3e>
 8006398:	680e      	ldr	r6, [r1, #0]
 800639a:	4620      	mov	r0, r4
 800639c:	f000 f8a6 	bl	80064ec <_free_r>
 80063a0:	4631      	mov	r1, r6
 80063a2:	e7e1      	b.n	8006368 <_reclaim_reent+0x1c>
 80063a4:	6961      	ldr	r1, [r4, #20]
 80063a6:	b111      	cbz	r1, 80063ae <_reclaim_reent+0x62>
 80063a8:	4620      	mov	r0, r4
 80063aa:	f000 f89f 	bl	80064ec <_free_r>
 80063ae:	69e1      	ldr	r1, [r4, #28]
 80063b0:	b111      	cbz	r1, 80063b8 <_reclaim_reent+0x6c>
 80063b2:	4620      	mov	r0, r4
 80063b4:	f000 f89a 	bl	80064ec <_free_r>
 80063b8:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 80063ba:	b111      	cbz	r1, 80063c2 <_reclaim_reent+0x76>
 80063bc:	4620      	mov	r0, r4
 80063be:	f000 f895 	bl	80064ec <_free_r>
 80063c2:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80063c4:	b111      	cbz	r1, 80063cc <_reclaim_reent+0x80>
 80063c6:	4620      	mov	r0, r4
 80063c8:	f000 f890 	bl	80064ec <_free_r>
 80063cc:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 80063ce:	b111      	cbz	r1, 80063d6 <_reclaim_reent+0x8a>
 80063d0:	4620      	mov	r0, r4
 80063d2:	f000 f88b 	bl	80064ec <_free_r>
 80063d6:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 80063d8:	b111      	cbz	r1, 80063e0 <_reclaim_reent+0x94>
 80063da:	4620      	mov	r0, r4
 80063dc:	f000 f886 	bl	80064ec <_free_r>
 80063e0:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 80063e2:	b111      	cbz	r1, 80063ea <_reclaim_reent+0x9e>
 80063e4:	4620      	mov	r0, r4
 80063e6:	f000 f881 	bl	80064ec <_free_r>
 80063ea:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 80063ec:	b111      	cbz	r1, 80063f4 <_reclaim_reent+0xa8>
 80063ee:	4620      	mov	r0, r4
 80063f0:	f000 f87c 	bl	80064ec <_free_r>
 80063f4:	6a23      	ldr	r3, [r4, #32]
 80063f6:	b11b      	cbz	r3, 8006400 <_reclaim_reent+0xb4>
 80063f8:	4620      	mov	r0, r4
 80063fa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80063fe:	4718      	bx	r3
 8006400:	bd70      	pop	{r4, r5, r6, pc}
 8006402:	bf00      	nop
 8006404:	2000001c 	.word	0x2000001c

08006408 <_lseek_r>:
 8006408:	b538      	push	{r3, r4, r5, lr}
 800640a:	4d07      	ldr	r5, [pc, #28]	@ (8006428 <_lseek_r+0x20>)
 800640c:	4604      	mov	r4, r0
 800640e:	4608      	mov	r0, r1
 8006410:	4611      	mov	r1, r2
 8006412:	2200      	movs	r2, #0
 8006414:	602a      	str	r2, [r5, #0]
 8006416:	461a      	mov	r2, r3
 8006418:	f7fa fc7c 	bl	8000d14 <_lseek>
 800641c:	1c43      	adds	r3, r0, #1
 800641e:	d102      	bne.n	8006426 <_lseek_r+0x1e>
 8006420:	682b      	ldr	r3, [r5, #0]
 8006422:	b103      	cbz	r3, 8006426 <_lseek_r+0x1e>
 8006424:	6023      	str	r3, [r4, #0]
 8006426:	bd38      	pop	{r3, r4, r5, pc}
 8006428:	20004c68 	.word	0x20004c68

0800642c <_read_r>:
 800642c:	b538      	push	{r3, r4, r5, lr}
 800642e:	4d07      	ldr	r5, [pc, #28]	@ (800644c <_read_r+0x20>)
 8006430:	4604      	mov	r4, r0
 8006432:	4608      	mov	r0, r1
 8006434:	4611      	mov	r1, r2
 8006436:	2200      	movs	r2, #0
 8006438:	602a      	str	r2, [r5, #0]
 800643a:	461a      	mov	r2, r3
 800643c:	f7fa fc0a 	bl	8000c54 <_read>
 8006440:	1c43      	adds	r3, r0, #1
 8006442:	d102      	bne.n	800644a <_read_r+0x1e>
 8006444:	682b      	ldr	r3, [r5, #0]
 8006446:	b103      	cbz	r3, 800644a <_read_r+0x1e>
 8006448:	6023      	str	r3, [r4, #0]
 800644a:	bd38      	pop	{r3, r4, r5, pc}
 800644c:	20004c68 	.word	0x20004c68

08006450 <_write_r>:
 8006450:	b538      	push	{r3, r4, r5, lr}
 8006452:	4d07      	ldr	r5, [pc, #28]	@ (8006470 <_write_r+0x20>)
 8006454:	4604      	mov	r4, r0
 8006456:	4608      	mov	r0, r1
 8006458:	4611      	mov	r1, r2
 800645a:	2200      	movs	r2, #0
 800645c:	602a      	str	r2, [r5, #0]
 800645e:	461a      	mov	r2, r3
 8006460:	f7fa fc15 	bl	8000c8e <_write>
 8006464:	1c43      	adds	r3, r0, #1
 8006466:	d102      	bne.n	800646e <_write_r+0x1e>
 8006468:	682b      	ldr	r3, [r5, #0]
 800646a:	b103      	cbz	r3, 800646e <_write_r+0x1e>
 800646c:	6023      	str	r3, [r4, #0]
 800646e:	bd38      	pop	{r3, r4, r5, pc}
 8006470:	20004c68 	.word	0x20004c68

08006474 <__errno>:
 8006474:	4b01      	ldr	r3, [pc, #4]	@ (800647c <__errno+0x8>)
 8006476:	6818      	ldr	r0, [r3, #0]
 8006478:	4770      	bx	lr
 800647a:	bf00      	nop
 800647c:	2000001c 	.word	0x2000001c

08006480 <__libc_init_array>:
 8006480:	b570      	push	{r4, r5, r6, lr}
 8006482:	4d0d      	ldr	r5, [pc, #52]	@ (80064b8 <__libc_init_array+0x38>)
 8006484:	4c0d      	ldr	r4, [pc, #52]	@ (80064bc <__libc_init_array+0x3c>)
 8006486:	1b64      	subs	r4, r4, r5
 8006488:	10a4      	asrs	r4, r4, #2
 800648a:	2600      	movs	r6, #0
 800648c:	42a6      	cmp	r6, r4
 800648e:	d109      	bne.n	80064a4 <__libc_init_array+0x24>
 8006490:	4d0b      	ldr	r5, [pc, #44]	@ (80064c0 <__libc_init_array+0x40>)
 8006492:	4c0c      	ldr	r4, [pc, #48]	@ (80064c4 <__libc_init_array+0x44>)
 8006494:	f000 ff6c 	bl	8007370 <_init>
 8006498:	1b64      	subs	r4, r4, r5
 800649a:	10a4      	asrs	r4, r4, #2
 800649c:	2600      	movs	r6, #0
 800649e:	42a6      	cmp	r6, r4
 80064a0:	d105      	bne.n	80064ae <__libc_init_array+0x2e>
 80064a2:	bd70      	pop	{r4, r5, r6, pc}
 80064a4:	f855 3b04 	ldr.w	r3, [r5], #4
 80064a8:	4798      	blx	r3
 80064aa:	3601      	adds	r6, #1
 80064ac:	e7ee      	b.n	800648c <__libc_init_array+0xc>
 80064ae:	f855 3b04 	ldr.w	r3, [r5], #4
 80064b2:	4798      	blx	r3
 80064b4:	3601      	adds	r6, #1
 80064b6:	e7f2      	b.n	800649e <__libc_init_array+0x1e>
 80064b8:	08007504 	.word	0x08007504
 80064bc:	08007504 	.word	0x08007504
 80064c0:	08007504 	.word	0x08007504
 80064c4:	08007508 	.word	0x08007508

080064c8 <__retarget_lock_init_recursive>:
 80064c8:	4770      	bx	lr

080064ca <__retarget_lock_acquire_recursive>:
 80064ca:	4770      	bx	lr

080064cc <__retarget_lock_release_recursive>:
 80064cc:	4770      	bx	lr

080064ce <memcpy>:
 80064ce:	440a      	add	r2, r1
 80064d0:	4291      	cmp	r1, r2
 80064d2:	f100 33ff 	add.w	r3, r0, #4294967295
 80064d6:	d100      	bne.n	80064da <memcpy+0xc>
 80064d8:	4770      	bx	lr
 80064da:	b510      	push	{r4, lr}
 80064dc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80064e0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80064e4:	4291      	cmp	r1, r2
 80064e6:	d1f9      	bne.n	80064dc <memcpy+0xe>
 80064e8:	bd10      	pop	{r4, pc}
	...

080064ec <_free_r>:
 80064ec:	b538      	push	{r3, r4, r5, lr}
 80064ee:	4605      	mov	r5, r0
 80064f0:	2900      	cmp	r1, #0
 80064f2:	d041      	beq.n	8006578 <_free_r+0x8c>
 80064f4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80064f8:	1f0c      	subs	r4, r1, #4
 80064fa:	2b00      	cmp	r3, #0
 80064fc:	bfb8      	it	lt
 80064fe:	18e4      	addlt	r4, r4, r3
 8006500:	f000 f8e0 	bl	80066c4 <__malloc_lock>
 8006504:	4a1d      	ldr	r2, [pc, #116]	@ (800657c <_free_r+0x90>)
 8006506:	6813      	ldr	r3, [r2, #0]
 8006508:	b933      	cbnz	r3, 8006518 <_free_r+0x2c>
 800650a:	6063      	str	r3, [r4, #4]
 800650c:	6014      	str	r4, [r2, #0]
 800650e:	4628      	mov	r0, r5
 8006510:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006514:	f000 b8dc 	b.w	80066d0 <__malloc_unlock>
 8006518:	42a3      	cmp	r3, r4
 800651a:	d908      	bls.n	800652e <_free_r+0x42>
 800651c:	6820      	ldr	r0, [r4, #0]
 800651e:	1821      	adds	r1, r4, r0
 8006520:	428b      	cmp	r3, r1
 8006522:	bf01      	itttt	eq
 8006524:	6819      	ldreq	r1, [r3, #0]
 8006526:	685b      	ldreq	r3, [r3, #4]
 8006528:	1809      	addeq	r1, r1, r0
 800652a:	6021      	streq	r1, [r4, #0]
 800652c:	e7ed      	b.n	800650a <_free_r+0x1e>
 800652e:	461a      	mov	r2, r3
 8006530:	685b      	ldr	r3, [r3, #4]
 8006532:	b10b      	cbz	r3, 8006538 <_free_r+0x4c>
 8006534:	42a3      	cmp	r3, r4
 8006536:	d9fa      	bls.n	800652e <_free_r+0x42>
 8006538:	6811      	ldr	r1, [r2, #0]
 800653a:	1850      	adds	r0, r2, r1
 800653c:	42a0      	cmp	r0, r4
 800653e:	d10b      	bne.n	8006558 <_free_r+0x6c>
 8006540:	6820      	ldr	r0, [r4, #0]
 8006542:	4401      	add	r1, r0
 8006544:	1850      	adds	r0, r2, r1
 8006546:	4283      	cmp	r3, r0
 8006548:	6011      	str	r1, [r2, #0]
 800654a:	d1e0      	bne.n	800650e <_free_r+0x22>
 800654c:	6818      	ldr	r0, [r3, #0]
 800654e:	685b      	ldr	r3, [r3, #4]
 8006550:	6053      	str	r3, [r2, #4]
 8006552:	4408      	add	r0, r1
 8006554:	6010      	str	r0, [r2, #0]
 8006556:	e7da      	b.n	800650e <_free_r+0x22>
 8006558:	d902      	bls.n	8006560 <_free_r+0x74>
 800655a:	230c      	movs	r3, #12
 800655c:	602b      	str	r3, [r5, #0]
 800655e:	e7d6      	b.n	800650e <_free_r+0x22>
 8006560:	6820      	ldr	r0, [r4, #0]
 8006562:	1821      	adds	r1, r4, r0
 8006564:	428b      	cmp	r3, r1
 8006566:	bf04      	itt	eq
 8006568:	6819      	ldreq	r1, [r3, #0]
 800656a:	685b      	ldreq	r3, [r3, #4]
 800656c:	6063      	str	r3, [r4, #4]
 800656e:	bf04      	itt	eq
 8006570:	1809      	addeq	r1, r1, r0
 8006572:	6021      	streq	r1, [r4, #0]
 8006574:	6054      	str	r4, [r2, #4]
 8006576:	e7ca      	b.n	800650e <_free_r+0x22>
 8006578:	bd38      	pop	{r3, r4, r5, pc}
 800657a:	bf00      	nop
 800657c:	20004c74 	.word	0x20004c74

08006580 <sbrk_aligned>:
 8006580:	b570      	push	{r4, r5, r6, lr}
 8006582:	4e0f      	ldr	r6, [pc, #60]	@ (80065c0 <sbrk_aligned+0x40>)
 8006584:	460c      	mov	r4, r1
 8006586:	6831      	ldr	r1, [r6, #0]
 8006588:	4605      	mov	r5, r0
 800658a:	b911      	cbnz	r1, 8006592 <sbrk_aligned+0x12>
 800658c:	f000 fe26 	bl	80071dc <_sbrk_r>
 8006590:	6030      	str	r0, [r6, #0]
 8006592:	4621      	mov	r1, r4
 8006594:	4628      	mov	r0, r5
 8006596:	f000 fe21 	bl	80071dc <_sbrk_r>
 800659a:	1c43      	adds	r3, r0, #1
 800659c:	d103      	bne.n	80065a6 <sbrk_aligned+0x26>
 800659e:	f04f 34ff 	mov.w	r4, #4294967295
 80065a2:	4620      	mov	r0, r4
 80065a4:	bd70      	pop	{r4, r5, r6, pc}
 80065a6:	1cc4      	adds	r4, r0, #3
 80065a8:	f024 0403 	bic.w	r4, r4, #3
 80065ac:	42a0      	cmp	r0, r4
 80065ae:	d0f8      	beq.n	80065a2 <sbrk_aligned+0x22>
 80065b0:	1a21      	subs	r1, r4, r0
 80065b2:	4628      	mov	r0, r5
 80065b4:	f000 fe12 	bl	80071dc <_sbrk_r>
 80065b8:	3001      	adds	r0, #1
 80065ba:	d1f2      	bne.n	80065a2 <sbrk_aligned+0x22>
 80065bc:	e7ef      	b.n	800659e <sbrk_aligned+0x1e>
 80065be:	bf00      	nop
 80065c0:	20004c70 	.word	0x20004c70

080065c4 <_malloc_r>:
 80065c4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80065c8:	1ccd      	adds	r5, r1, #3
 80065ca:	f025 0503 	bic.w	r5, r5, #3
 80065ce:	3508      	adds	r5, #8
 80065d0:	2d0c      	cmp	r5, #12
 80065d2:	bf38      	it	cc
 80065d4:	250c      	movcc	r5, #12
 80065d6:	2d00      	cmp	r5, #0
 80065d8:	4606      	mov	r6, r0
 80065da:	db01      	blt.n	80065e0 <_malloc_r+0x1c>
 80065dc:	42a9      	cmp	r1, r5
 80065de:	d904      	bls.n	80065ea <_malloc_r+0x26>
 80065e0:	230c      	movs	r3, #12
 80065e2:	6033      	str	r3, [r6, #0]
 80065e4:	2000      	movs	r0, #0
 80065e6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80065ea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80066c0 <_malloc_r+0xfc>
 80065ee:	f000 f869 	bl	80066c4 <__malloc_lock>
 80065f2:	f8d8 3000 	ldr.w	r3, [r8]
 80065f6:	461c      	mov	r4, r3
 80065f8:	bb44      	cbnz	r4, 800664c <_malloc_r+0x88>
 80065fa:	4629      	mov	r1, r5
 80065fc:	4630      	mov	r0, r6
 80065fe:	f7ff ffbf 	bl	8006580 <sbrk_aligned>
 8006602:	1c43      	adds	r3, r0, #1
 8006604:	4604      	mov	r4, r0
 8006606:	d158      	bne.n	80066ba <_malloc_r+0xf6>
 8006608:	f8d8 4000 	ldr.w	r4, [r8]
 800660c:	4627      	mov	r7, r4
 800660e:	2f00      	cmp	r7, #0
 8006610:	d143      	bne.n	800669a <_malloc_r+0xd6>
 8006612:	2c00      	cmp	r4, #0
 8006614:	d04b      	beq.n	80066ae <_malloc_r+0xea>
 8006616:	6823      	ldr	r3, [r4, #0]
 8006618:	4639      	mov	r1, r7
 800661a:	4630      	mov	r0, r6
 800661c:	eb04 0903 	add.w	r9, r4, r3
 8006620:	f000 fddc 	bl	80071dc <_sbrk_r>
 8006624:	4581      	cmp	r9, r0
 8006626:	d142      	bne.n	80066ae <_malloc_r+0xea>
 8006628:	6821      	ldr	r1, [r4, #0]
 800662a:	1a6d      	subs	r5, r5, r1
 800662c:	4629      	mov	r1, r5
 800662e:	4630      	mov	r0, r6
 8006630:	f7ff ffa6 	bl	8006580 <sbrk_aligned>
 8006634:	3001      	adds	r0, #1
 8006636:	d03a      	beq.n	80066ae <_malloc_r+0xea>
 8006638:	6823      	ldr	r3, [r4, #0]
 800663a:	442b      	add	r3, r5
 800663c:	6023      	str	r3, [r4, #0]
 800663e:	f8d8 3000 	ldr.w	r3, [r8]
 8006642:	685a      	ldr	r2, [r3, #4]
 8006644:	bb62      	cbnz	r2, 80066a0 <_malloc_r+0xdc>
 8006646:	f8c8 7000 	str.w	r7, [r8]
 800664a:	e00f      	b.n	800666c <_malloc_r+0xa8>
 800664c:	6822      	ldr	r2, [r4, #0]
 800664e:	1b52      	subs	r2, r2, r5
 8006650:	d420      	bmi.n	8006694 <_malloc_r+0xd0>
 8006652:	2a0b      	cmp	r2, #11
 8006654:	d917      	bls.n	8006686 <_malloc_r+0xc2>
 8006656:	1961      	adds	r1, r4, r5
 8006658:	42a3      	cmp	r3, r4
 800665a:	6025      	str	r5, [r4, #0]
 800665c:	bf18      	it	ne
 800665e:	6059      	strne	r1, [r3, #4]
 8006660:	6863      	ldr	r3, [r4, #4]
 8006662:	bf08      	it	eq
 8006664:	f8c8 1000 	streq.w	r1, [r8]
 8006668:	5162      	str	r2, [r4, r5]
 800666a:	604b      	str	r3, [r1, #4]
 800666c:	4630      	mov	r0, r6
 800666e:	f000 f82f 	bl	80066d0 <__malloc_unlock>
 8006672:	f104 000b 	add.w	r0, r4, #11
 8006676:	1d23      	adds	r3, r4, #4
 8006678:	f020 0007 	bic.w	r0, r0, #7
 800667c:	1ac2      	subs	r2, r0, r3
 800667e:	bf1c      	itt	ne
 8006680:	1a1b      	subne	r3, r3, r0
 8006682:	50a3      	strne	r3, [r4, r2]
 8006684:	e7af      	b.n	80065e6 <_malloc_r+0x22>
 8006686:	6862      	ldr	r2, [r4, #4]
 8006688:	42a3      	cmp	r3, r4
 800668a:	bf0c      	ite	eq
 800668c:	f8c8 2000 	streq.w	r2, [r8]
 8006690:	605a      	strne	r2, [r3, #4]
 8006692:	e7eb      	b.n	800666c <_malloc_r+0xa8>
 8006694:	4623      	mov	r3, r4
 8006696:	6864      	ldr	r4, [r4, #4]
 8006698:	e7ae      	b.n	80065f8 <_malloc_r+0x34>
 800669a:	463c      	mov	r4, r7
 800669c:	687f      	ldr	r7, [r7, #4]
 800669e:	e7b6      	b.n	800660e <_malloc_r+0x4a>
 80066a0:	461a      	mov	r2, r3
 80066a2:	685b      	ldr	r3, [r3, #4]
 80066a4:	42a3      	cmp	r3, r4
 80066a6:	d1fb      	bne.n	80066a0 <_malloc_r+0xdc>
 80066a8:	2300      	movs	r3, #0
 80066aa:	6053      	str	r3, [r2, #4]
 80066ac:	e7de      	b.n	800666c <_malloc_r+0xa8>
 80066ae:	230c      	movs	r3, #12
 80066b0:	6033      	str	r3, [r6, #0]
 80066b2:	4630      	mov	r0, r6
 80066b4:	f000 f80c 	bl	80066d0 <__malloc_unlock>
 80066b8:	e794      	b.n	80065e4 <_malloc_r+0x20>
 80066ba:	6005      	str	r5, [r0, #0]
 80066bc:	e7d6      	b.n	800666c <_malloc_r+0xa8>
 80066be:	bf00      	nop
 80066c0:	20004c74 	.word	0x20004c74

080066c4 <__malloc_lock>:
 80066c4:	4801      	ldr	r0, [pc, #4]	@ (80066cc <__malloc_lock+0x8>)
 80066c6:	f7ff bf00 	b.w	80064ca <__retarget_lock_acquire_recursive>
 80066ca:	bf00      	nop
 80066cc:	20004c6c 	.word	0x20004c6c

080066d0 <__malloc_unlock>:
 80066d0:	4801      	ldr	r0, [pc, #4]	@ (80066d8 <__malloc_unlock+0x8>)
 80066d2:	f7ff befb 	b.w	80064cc <__retarget_lock_release_recursive>
 80066d6:	bf00      	nop
 80066d8:	20004c6c 	.word	0x20004c6c

080066dc <__ssputs_r>:
 80066dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80066e0:	688e      	ldr	r6, [r1, #8]
 80066e2:	461f      	mov	r7, r3
 80066e4:	42be      	cmp	r6, r7
 80066e6:	680b      	ldr	r3, [r1, #0]
 80066e8:	4682      	mov	sl, r0
 80066ea:	460c      	mov	r4, r1
 80066ec:	4690      	mov	r8, r2
 80066ee:	d82d      	bhi.n	800674c <__ssputs_r+0x70>
 80066f0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80066f4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80066f8:	d026      	beq.n	8006748 <__ssputs_r+0x6c>
 80066fa:	6965      	ldr	r5, [r4, #20]
 80066fc:	6909      	ldr	r1, [r1, #16]
 80066fe:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006702:	eba3 0901 	sub.w	r9, r3, r1
 8006706:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800670a:	1c7b      	adds	r3, r7, #1
 800670c:	444b      	add	r3, r9
 800670e:	106d      	asrs	r5, r5, #1
 8006710:	429d      	cmp	r5, r3
 8006712:	bf38      	it	cc
 8006714:	461d      	movcc	r5, r3
 8006716:	0553      	lsls	r3, r2, #21
 8006718:	d527      	bpl.n	800676a <__ssputs_r+0x8e>
 800671a:	4629      	mov	r1, r5
 800671c:	f7ff ff52 	bl	80065c4 <_malloc_r>
 8006720:	4606      	mov	r6, r0
 8006722:	b360      	cbz	r0, 800677e <__ssputs_r+0xa2>
 8006724:	6921      	ldr	r1, [r4, #16]
 8006726:	464a      	mov	r2, r9
 8006728:	f7ff fed1 	bl	80064ce <memcpy>
 800672c:	89a3      	ldrh	r3, [r4, #12]
 800672e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8006732:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006736:	81a3      	strh	r3, [r4, #12]
 8006738:	6126      	str	r6, [r4, #16]
 800673a:	6165      	str	r5, [r4, #20]
 800673c:	444e      	add	r6, r9
 800673e:	eba5 0509 	sub.w	r5, r5, r9
 8006742:	6026      	str	r6, [r4, #0]
 8006744:	60a5      	str	r5, [r4, #8]
 8006746:	463e      	mov	r6, r7
 8006748:	42be      	cmp	r6, r7
 800674a:	d900      	bls.n	800674e <__ssputs_r+0x72>
 800674c:	463e      	mov	r6, r7
 800674e:	6820      	ldr	r0, [r4, #0]
 8006750:	4632      	mov	r2, r6
 8006752:	4641      	mov	r1, r8
 8006754:	f000 fd28 	bl	80071a8 <memmove>
 8006758:	68a3      	ldr	r3, [r4, #8]
 800675a:	1b9b      	subs	r3, r3, r6
 800675c:	60a3      	str	r3, [r4, #8]
 800675e:	6823      	ldr	r3, [r4, #0]
 8006760:	4433      	add	r3, r6
 8006762:	6023      	str	r3, [r4, #0]
 8006764:	2000      	movs	r0, #0
 8006766:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800676a:	462a      	mov	r2, r5
 800676c:	f000 fd46 	bl	80071fc <_realloc_r>
 8006770:	4606      	mov	r6, r0
 8006772:	2800      	cmp	r0, #0
 8006774:	d1e0      	bne.n	8006738 <__ssputs_r+0x5c>
 8006776:	6921      	ldr	r1, [r4, #16]
 8006778:	4650      	mov	r0, sl
 800677a:	f7ff feb7 	bl	80064ec <_free_r>
 800677e:	230c      	movs	r3, #12
 8006780:	f8ca 3000 	str.w	r3, [sl]
 8006784:	89a3      	ldrh	r3, [r4, #12]
 8006786:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800678a:	81a3      	strh	r3, [r4, #12]
 800678c:	f04f 30ff 	mov.w	r0, #4294967295
 8006790:	e7e9      	b.n	8006766 <__ssputs_r+0x8a>
	...

08006794 <_svfiprintf_r>:
 8006794:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006798:	4698      	mov	r8, r3
 800679a:	898b      	ldrh	r3, [r1, #12]
 800679c:	061b      	lsls	r3, r3, #24
 800679e:	b09d      	sub	sp, #116	@ 0x74
 80067a0:	4607      	mov	r7, r0
 80067a2:	460d      	mov	r5, r1
 80067a4:	4614      	mov	r4, r2
 80067a6:	d510      	bpl.n	80067ca <_svfiprintf_r+0x36>
 80067a8:	690b      	ldr	r3, [r1, #16]
 80067aa:	b973      	cbnz	r3, 80067ca <_svfiprintf_r+0x36>
 80067ac:	2140      	movs	r1, #64	@ 0x40
 80067ae:	f7ff ff09 	bl	80065c4 <_malloc_r>
 80067b2:	6028      	str	r0, [r5, #0]
 80067b4:	6128      	str	r0, [r5, #16]
 80067b6:	b930      	cbnz	r0, 80067c6 <_svfiprintf_r+0x32>
 80067b8:	230c      	movs	r3, #12
 80067ba:	603b      	str	r3, [r7, #0]
 80067bc:	f04f 30ff 	mov.w	r0, #4294967295
 80067c0:	b01d      	add	sp, #116	@ 0x74
 80067c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80067c6:	2340      	movs	r3, #64	@ 0x40
 80067c8:	616b      	str	r3, [r5, #20]
 80067ca:	2300      	movs	r3, #0
 80067cc:	9309      	str	r3, [sp, #36]	@ 0x24
 80067ce:	2320      	movs	r3, #32
 80067d0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80067d4:	f8cd 800c 	str.w	r8, [sp, #12]
 80067d8:	2330      	movs	r3, #48	@ 0x30
 80067da:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8006978 <_svfiprintf_r+0x1e4>
 80067de:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80067e2:	f04f 0901 	mov.w	r9, #1
 80067e6:	4623      	mov	r3, r4
 80067e8:	469a      	mov	sl, r3
 80067ea:	f813 2b01 	ldrb.w	r2, [r3], #1
 80067ee:	b10a      	cbz	r2, 80067f4 <_svfiprintf_r+0x60>
 80067f0:	2a25      	cmp	r2, #37	@ 0x25
 80067f2:	d1f9      	bne.n	80067e8 <_svfiprintf_r+0x54>
 80067f4:	ebba 0b04 	subs.w	fp, sl, r4
 80067f8:	d00b      	beq.n	8006812 <_svfiprintf_r+0x7e>
 80067fa:	465b      	mov	r3, fp
 80067fc:	4622      	mov	r2, r4
 80067fe:	4629      	mov	r1, r5
 8006800:	4638      	mov	r0, r7
 8006802:	f7ff ff6b 	bl	80066dc <__ssputs_r>
 8006806:	3001      	adds	r0, #1
 8006808:	f000 80a7 	beq.w	800695a <_svfiprintf_r+0x1c6>
 800680c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800680e:	445a      	add	r2, fp
 8006810:	9209      	str	r2, [sp, #36]	@ 0x24
 8006812:	f89a 3000 	ldrb.w	r3, [sl]
 8006816:	2b00      	cmp	r3, #0
 8006818:	f000 809f 	beq.w	800695a <_svfiprintf_r+0x1c6>
 800681c:	2300      	movs	r3, #0
 800681e:	f04f 32ff 	mov.w	r2, #4294967295
 8006822:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006826:	f10a 0a01 	add.w	sl, sl, #1
 800682a:	9304      	str	r3, [sp, #16]
 800682c:	9307      	str	r3, [sp, #28]
 800682e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006832:	931a      	str	r3, [sp, #104]	@ 0x68
 8006834:	4654      	mov	r4, sl
 8006836:	2205      	movs	r2, #5
 8006838:	f814 1b01 	ldrb.w	r1, [r4], #1
 800683c:	484e      	ldr	r0, [pc, #312]	@ (8006978 <_svfiprintf_r+0x1e4>)
 800683e:	f7f9 fcc7 	bl	80001d0 <memchr>
 8006842:	9a04      	ldr	r2, [sp, #16]
 8006844:	b9d8      	cbnz	r0, 800687e <_svfiprintf_r+0xea>
 8006846:	06d0      	lsls	r0, r2, #27
 8006848:	bf44      	itt	mi
 800684a:	2320      	movmi	r3, #32
 800684c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006850:	0711      	lsls	r1, r2, #28
 8006852:	bf44      	itt	mi
 8006854:	232b      	movmi	r3, #43	@ 0x2b
 8006856:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800685a:	f89a 3000 	ldrb.w	r3, [sl]
 800685e:	2b2a      	cmp	r3, #42	@ 0x2a
 8006860:	d015      	beq.n	800688e <_svfiprintf_r+0xfa>
 8006862:	9a07      	ldr	r2, [sp, #28]
 8006864:	4654      	mov	r4, sl
 8006866:	2000      	movs	r0, #0
 8006868:	f04f 0c0a 	mov.w	ip, #10
 800686c:	4621      	mov	r1, r4
 800686e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006872:	3b30      	subs	r3, #48	@ 0x30
 8006874:	2b09      	cmp	r3, #9
 8006876:	d94b      	bls.n	8006910 <_svfiprintf_r+0x17c>
 8006878:	b1b0      	cbz	r0, 80068a8 <_svfiprintf_r+0x114>
 800687a:	9207      	str	r2, [sp, #28]
 800687c:	e014      	b.n	80068a8 <_svfiprintf_r+0x114>
 800687e:	eba0 0308 	sub.w	r3, r0, r8
 8006882:	fa09 f303 	lsl.w	r3, r9, r3
 8006886:	4313      	orrs	r3, r2
 8006888:	9304      	str	r3, [sp, #16]
 800688a:	46a2      	mov	sl, r4
 800688c:	e7d2      	b.n	8006834 <_svfiprintf_r+0xa0>
 800688e:	9b03      	ldr	r3, [sp, #12]
 8006890:	1d19      	adds	r1, r3, #4
 8006892:	681b      	ldr	r3, [r3, #0]
 8006894:	9103      	str	r1, [sp, #12]
 8006896:	2b00      	cmp	r3, #0
 8006898:	bfbb      	ittet	lt
 800689a:	425b      	neglt	r3, r3
 800689c:	f042 0202 	orrlt.w	r2, r2, #2
 80068a0:	9307      	strge	r3, [sp, #28]
 80068a2:	9307      	strlt	r3, [sp, #28]
 80068a4:	bfb8      	it	lt
 80068a6:	9204      	strlt	r2, [sp, #16]
 80068a8:	7823      	ldrb	r3, [r4, #0]
 80068aa:	2b2e      	cmp	r3, #46	@ 0x2e
 80068ac:	d10a      	bne.n	80068c4 <_svfiprintf_r+0x130>
 80068ae:	7863      	ldrb	r3, [r4, #1]
 80068b0:	2b2a      	cmp	r3, #42	@ 0x2a
 80068b2:	d132      	bne.n	800691a <_svfiprintf_r+0x186>
 80068b4:	9b03      	ldr	r3, [sp, #12]
 80068b6:	1d1a      	adds	r2, r3, #4
 80068b8:	681b      	ldr	r3, [r3, #0]
 80068ba:	9203      	str	r2, [sp, #12]
 80068bc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80068c0:	3402      	adds	r4, #2
 80068c2:	9305      	str	r3, [sp, #20]
 80068c4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8006988 <_svfiprintf_r+0x1f4>
 80068c8:	7821      	ldrb	r1, [r4, #0]
 80068ca:	2203      	movs	r2, #3
 80068cc:	4650      	mov	r0, sl
 80068ce:	f7f9 fc7f 	bl	80001d0 <memchr>
 80068d2:	b138      	cbz	r0, 80068e4 <_svfiprintf_r+0x150>
 80068d4:	9b04      	ldr	r3, [sp, #16]
 80068d6:	eba0 000a 	sub.w	r0, r0, sl
 80068da:	2240      	movs	r2, #64	@ 0x40
 80068dc:	4082      	lsls	r2, r0
 80068de:	4313      	orrs	r3, r2
 80068e0:	3401      	adds	r4, #1
 80068e2:	9304      	str	r3, [sp, #16]
 80068e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80068e8:	4824      	ldr	r0, [pc, #144]	@ (800697c <_svfiprintf_r+0x1e8>)
 80068ea:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80068ee:	2206      	movs	r2, #6
 80068f0:	f7f9 fc6e 	bl	80001d0 <memchr>
 80068f4:	2800      	cmp	r0, #0
 80068f6:	d036      	beq.n	8006966 <_svfiprintf_r+0x1d2>
 80068f8:	4b21      	ldr	r3, [pc, #132]	@ (8006980 <_svfiprintf_r+0x1ec>)
 80068fa:	bb1b      	cbnz	r3, 8006944 <_svfiprintf_r+0x1b0>
 80068fc:	9b03      	ldr	r3, [sp, #12]
 80068fe:	3307      	adds	r3, #7
 8006900:	f023 0307 	bic.w	r3, r3, #7
 8006904:	3308      	adds	r3, #8
 8006906:	9303      	str	r3, [sp, #12]
 8006908:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800690a:	4433      	add	r3, r6
 800690c:	9309      	str	r3, [sp, #36]	@ 0x24
 800690e:	e76a      	b.n	80067e6 <_svfiprintf_r+0x52>
 8006910:	fb0c 3202 	mla	r2, ip, r2, r3
 8006914:	460c      	mov	r4, r1
 8006916:	2001      	movs	r0, #1
 8006918:	e7a8      	b.n	800686c <_svfiprintf_r+0xd8>
 800691a:	2300      	movs	r3, #0
 800691c:	3401      	adds	r4, #1
 800691e:	9305      	str	r3, [sp, #20]
 8006920:	4619      	mov	r1, r3
 8006922:	f04f 0c0a 	mov.w	ip, #10
 8006926:	4620      	mov	r0, r4
 8006928:	f810 2b01 	ldrb.w	r2, [r0], #1
 800692c:	3a30      	subs	r2, #48	@ 0x30
 800692e:	2a09      	cmp	r2, #9
 8006930:	d903      	bls.n	800693a <_svfiprintf_r+0x1a6>
 8006932:	2b00      	cmp	r3, #0
 8006934:	d0c6      	beq.n	80068c4 <_svfiprintf_r+0x130>
 8006936:	9105      	str	r1, [sp, #20]
 8006938:	e7c4      	b.n	80068c4 <_svfiprintf_r+0x130>
 800693a:	fb0c 2101 	mla	r1, ip, r1, r2
 800693e:	4604      	mov	r4, r0
 8006940:	2301      	movs	r3, #1
 8006942:	e7f0      	b.n	8006926 <_svfiprintf_r+0x192>
 8006944:	ab03      	add	r3, sp, #12
 8006946:	9300      	str	r3, [sp, #0]
 8006948:	462a      	mov	r2, r5
 800694a:	4b0e      	ldr	r3, [pc, #56]	@ (8006984 <_svfiprintf_r+0x1f0>)
 800694c:	a904      	add	r1, sp, #16
 800694e:	4638      	mov	r0, r7
 8006950:	f3af 8000 	nop.w
 8006954:	1c42      	adds	r2, r0, #1
 8006956:	4606      	mov	r6, r0
 8006958:	d1d6      	bne.n	8006908 <_svfiprintf_r+0x174>
 800695a:	89ab      	ldrh	r3, [r5, #12]
 800695c:	065b      	lsls	r3, r3, #25
 800695e:	f53f af2d 	bmi.w	80067bc <_svfiprintf_r+0x28>
 8006962:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006964:	e72c      	b.n	80067c0 <_svfiprintf_r+0x2c>
 8006966:	ab03      	add	r3, sp, #12
 8006968:	9300      	str	r3, [sp, #0]
 800696a:	462a      	mov	r2, r5
 800696c:	4b05      	ldr	r3, [pc, #20]	@ (8006984 <_svfiprintf_r+0x1f0>)
 800696e:	a904      	add	r1, sp, #16
 8006970:	4638      	mov	r0, r7
 8006972:	f000 f9bb 	bl	8006cec <_printf_i>
 8006976:	e7ed      	b.n	8006954 <_svfiprintf_r+0x1c0>
 8006978:	080074c8 	.word	0x080074c8
 800697c:	080074d2 	.word	0x080074d2
 8006980:	00000000 	.word	0x00000000
 8006984:	080066dd 	.word	0x080066dd
 8006988:	080074ce 	.word	0x080074ce

0800698c <__sfputc_r>:
 800698c:	6893      	ldr	r3, [r2, #8]
 800698e:	3b01      	subs	r3, #1
 8006990:	2b00      	cmp	r3, #0
 8006992:	b410      	push	{r4}
 8006994:	6093      	str	r3, [r2, #8]
 8006996:	da08      	bge.n	80069aa <__sfputc_r+0x1e>
 8006998:	6994      	ldr	r4, [r2, #24]
 800699a:	42a3      	cmp	r3, r4
 800699c:	db01      	blt.n	80069a2 <__sfputc_r+0x16>
 800699e:	290a      	cmp	r1, #10
 80069a0:	d103      	bne.n	80069aa <__sfputc_r+0x1e>
 80069a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069a6:	f000 bb6b 	b.w	8007080 <__swbuf_r>
 80069aa:	6813      	ldr	r3, [r2, #0]
 80069ac:	1c58      	adds	r0, r3, #1
 80069ae:	6010      	str	r0, [r2, #0]
 80069b0:	7019      	strb	r1, [r3, #0]
 80069b2:	4608      	mov	r0, r1
 80069b4:	f85d 4b04 	ldr.w	r4, [sp], #4
 80069b8:	4770      	bx	lr

080069ba <__sfputs_r>:
 80069ba:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80069bc:	4606      	mov	r6, r0
 80069be:	460f      	mov	r7, r1
 80069c0:	4614      	mov	r4, r2
 80069c2:	18d5      	adds	r5, r2, r3
 80069c4:	42ac      	cmp	r4, r5
 80069c6:	d101      	bne.n	80069cc <__sfputs_r+0x12>
 80069c8:	2000      	movs	r0, #0
 80069ca:	e007      	b.n	80069dc <__sfputs_r+0x22>
 80069cc:	f814 1b01 	ldrb.w	r1, [r4], #1
 80069d0:	463a      	mov	r2, r7
 80069d2:	4630      	mov	r0, r6
 80069d4:	f7ff ffda 	bl	800698c <__sfputc_r>
 80069d8:	1c43      	adds	r3, r0, #1
 80069da:	d1f3      	bne.n	80069c4 <__sfputs_r+0xa>
 80069dc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080069e0 <_vfiprintf_r>:
 80069e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80069e4:	460d      	mov	r5, r1
 80069e6:	b09d      	sub	sp, #116	@ 0x74
 80069e8:	4614      	mov	r4, r2
 80069ea:	4698      	mov	r8, r3
 80069ec:	4606      	mov	r6, r0
 80069ee:	b118      	cbz	r0, 80069f8 <_vfiprintf_r+0x18>
 80069f0:	6a03      	ldr	r3, [r0, #32]
 80069f2:	b90b      	cbnz	r3, 80069f8 <_vfiprintf_r+0x18>
 80069f4:	f7ff fbe4 	bl	80061c0 <__sinit>
 80069f8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80069fa:	07d9      	lsls	r1, r3, #31
 80069fc:	d405      	bmi.n	8006a0a <_vfiprintf_r+0x2a>
 80069fe:	89ab      	ldrh	r3, [r5, #12]
 8006a00:	059a      	lsls	r2, r3, #22
 8006a02:	d402      	bmi.n	8006a0a <_vfiprintf_r+0x2a>
 8006a04:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a06:	f7ff fd60 	bl	80064ca <__retarget_lock_acquire_recursive>
 8006a0a:	89ab      	ldrh	r3, [r5, #12]
 8006a0c:	071b      	lsls	r3, r3, #28
 8006a0e:	d501      	bpl.n	8006a14 <_vfiprintf_r+0x34>
 8006a10:	692b      	ldr	r3, [r5, #16]
 8006a12:	b99b      	cbnz	r3, 8006a3c <_vfiprintf_r+0x5c>
 8006a14:	4629      	mov	r1, r5
 8006a16:	4630      	mov	r0, r6
 8006a18:	f000 fb70 	bl	80070fc <__swsetup_r>
 8006a1c:	b170      	cbz	r0, 8006a3c <_vfiprintf_r+0x5c>
 8006a1e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006a20:	07dc      	lsls	r4, r3, #31
 8006a22:	d504      	bpl.n	8006a2e <_vfiprintf_r+0x4e>
 8006a24:	f04f 30ff 	mov.w	r0, #4294967295
 8006a28:	b01d      	add	sp, #116	@ 0x74
 8006a2a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006a2e:	89ab      	ldrh	r3, [r5, #12]
 8006a30:	0598      	lsls	r0, r3, #22
 8006a32:	d4f7      	bmi.n	8006a24 <_vfiprintf_r+0x44>
 8006a34:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006a36:	f7ff fd49 	bl	80064cc <__retarget_lock_release_recursive>
 8006a3a:	e7f3      	b.n	8006a24 <_vfiprintf_r+0x44>
 8006a3c:	2300      	movs	r3, #0
 8006a3e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006a40:	2320      	movs	r3, #32
 8006a42:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006a46:	f8cd 800c 	str.w	r8, [sp, #12]
 8006a4a:	2330      	movs	r3, #48	@ 0x30
 8006a4c:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8006bfc <_vfiprintf_r+0x21c>
 8006a50:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8006a54:	f04f 0901 	mov.w	r9, #1
 8006a58:	4623      	mov	r3, r4
 8006a5a:	469a      	mov	sl, r3
 8006a5c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006a60:	b10a      	cbz	r2, 8006a66 <_vfiprintf_r+0x86>
 8006a62:	2a25      	cmp	r2, #37	@ 0x25
 8006a64:	d1f9      	bne.n	8006a5a <_vfiprintf_r+0x7a>
 8006a66:	ebba 0b04 	subs.w	fp, sl, r4
 8006a6a:	d00b      	beq.n	8006a84 <_vfiprintf_r+0xa4>
 8006a6c:	465b      	mov	r3, fp
 8006a6e:	4622      	mov	r2, r4
 8006a70:	4629      	mov	r1, r5
 8006a72:	4630      	mov	r0, r6
 8006a74:	f7ff ffa1 	bl	80069ba <__sfputs_r>
 8006a78:	3001      	adds	r0, #1
 8006a7a:	f000 80a7 	beq.w	8006bcc <_vfiprintf_r+0x1ec>
 8006a7e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006a80:	445a      	add	r2, fp
 8006a82:	9209      	str	r2, [sp, #36]	@ 0x24
 8006a84:	f89a 3000 	ldrb.w	r3, [sl]
 8006a88:	2b00      	cmp	r3, #0
 8006a8a:	f000 809f 	beq.w	8006bcc <_vfiprintf_r+0x1ec>
 8006a8e:	2300      	movs	r3, #0
 8006a90:	f04f 32ff 	mov.w	r2, #4294967295
 8006a94:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006a98:	f10a 0a01 	add.w	sl, sl, #1
 8006a9c:	9304      	str	r3, [sp, #16]
 8006a9e:	9307      	str	r3, [sp, #28]
 8006aa0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8006aa4:	931a      	str	r3, [sp, #104]	@ 0x68
 8006aa6:	4654      	mov	r4, sl
 8006aa8:	2205      	movs	r2, #5
 8006aaa:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006aae:	4853      	ldr	r0, [pc, #332]	@ (8006bfc <_vfiprintf_r+0x21c>)
 8006ab0:	f7f9 fb8e 	bl	80001d0 <memchr>
 8006ab4:	9a04      	ldr	r2, [sp, #16]
 8006ab6:	b9d8      	cbnz	r0, 8006af0 <_vfiprintf_r+0x110>
 8006ab8:	06d1      	lsls	r1, r2, #27
 8006aba:	bf44      	itt	mi
 8006abc:	2320      	movmi	r3, #32
 8006abe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006ac2:	0713      	lsls	r3, r2, #28
 8006ac4:	bf44      	itt	mi
 8006ac6:	232b      	movmi	r3, #43	@ 0x2b
 8006ac8:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8006acc:	f89a 3000 	ldrb.w	r3, [sl]
 8006ad0:	2b2a      	cmp	r3, #42	@ 0x2a
 8006ad2:	d015      	beq.n	8006b00 <_vfiprintf_r+0x120>
 8006ad4:	9a07      	ldr	r2, [sp, #28]
 8006ad6:	4654      	mov	r4, sl
 8006ad8:	2000      	movs	r0, #0
 8006ada:	f04f 0c0a 	mov.w	ip, #10
 8006ade:	4621      	mov	r1, r4
 8006ae0:	f811 3b01 	ldrb.w	r3, [r1], #1
 8006ae4:	3b30      	subs	r3, #48	@ 0x30
 8006ae6:	2b09      	cmp	r3, #9
 8006ae8:	d94b      	bls.n	8006b82 <_vfiprintf_r+0x1a2>
 8006aea:	b1b0      	cbz	r0, 8006b1a <_vfiprintf_r+0x13a>
 8006aec:	9207      	str	r2, [sp, #28]
 8006aee:	e014      	b.n	8006b1a <_vfiprintf_r+0x13a>
 8006af0:	eba0 0308 	sub.w	r3, r0, r8
 8006af4:	fa09 f303 	lsl.w	r3, r9, r3
 8006af8:	4313      	orrs	r3, r2
 8006afa:	9304      	str	r3, [sp, #16]
 8006afc:	46a2      	mov	sl, r4
 8006afe:	e7d2      	b.n	8006aa6 <_vfiprintf_r+0xc6>
 8006b00:	9b03      	ldr	r3, [sp, #12]
 8006b02:	1d19      	adds	r1, r3, #4
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	9103      	str	r1, [sp, #12]
 8006b08:	2b00      	cmp	r3, #0
 8006b0a:	bfbb      	ittet	lt
 8006b0c:	425b      	neglt	r3, r3
 8006b0e:	f042 0202 	orrlt.w	r2, r2, #2
 8006b12:	9307      	strge	r3, [sp, #28]
 8006b14:	9307      	strlt	r3, [sp, #28]
 8006b16:	bfb8      	it	lt
 8006b18:	9204      	strlt	r2, [sp, #16]
 8006b1a:	7823      	ldrb	r3, [r4, #0]
 8006b1c:	2b2e      	cmp	r3, #46	@ 0x2e
 8006b1e:	d10a      	bne.n	8006b36 <_vfiprintf_r+0x156>
 8006b20:	7863      	ldrb	r3, [r4, #1]
 8006b22:	2b2a      	cmp	r3, #42	@ 0x2a
 8006b24:	d132      	bne.n	8006b8c <_vfiprintf_r+0x1ac>
 8006b26:	9b03      	ldr	r3, [sp, #12]
 8006b28:	1d1a      	adds	r2, r3, #4
 8006b2a:	681b      	ldr	r3, [r3, #0]
 8006b2c:	9203      	str	r2, [sp, #12]
 8006b2e:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8006b32:	3402      	adds	r4, #2
 8006b34:	9305      	str	r3, [sp, #20]
 8006b36:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8006c0c <_vfiprintf_r+0x22c>
 8006b3a:	7821      	ldrb	r1, [r4, #0]
 8006b3c:	2203      	movs	r2, #3
 8006b3e:	4650      	mov	r0, sl
 8006b40:	f7f9 fb46 	bl	80001d0 <memchr>
 8006b44:	b138      	cbz	r0, 8006b56 <_vfiprintf_r+0x176>
 8006b46:	9b04      	ldr	r3, [sp, #16]
 8006b48:	eba0 000a 	sub.w	r0, r0, sl
 8006b4c:	2240      	movs	r2, #64	@ 0x40
 8006b4e:	4082      	lsls	r2, r0
 8006b50:	4313      	orrs	r3, r2
 8006b52:	3401      	adds	r4, #1
 8006b54:	9304      	str	r3, [sp, #16]
 8006b56:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006b5a:	4829      	ldr	r0, [pc, #164]	@ (8006c00 <_vfiprintf_r+0x220>)
 8006b5c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8006b60:	2206      	movs	r2, #6
 8006b62:	f7f9 fb35 	bl	80001d0 <memchr>
 8006b66:	2800      	cmp	r0, #0
 8006b68:	d03f      	beq.n	8006bea <_vfiprintf_r+0x20a>
 8006b6a:	4b26      	ldr	r3, [pc, #152]	@ (8006c04 <_vfiprintf_r+0x224>)
 8006b6c:	bb1b      	cbnz	r3, 8006bb6 <_vfiprintf_r+0x1d6>
 8006b6e:	9b03      	ldr	r3, [sp, #12]
 8006b70:	3307      	adds	r3, #7
 8006b72:	f023 0307 	bic.w	r3, r3, #7
 8006b76:	3308      	adds	r3, #8
 8006b78:	9303      	str	r3, [sp, #12]
 8006b7a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006b7c:	443b      	add	r3, r7
 8006b7e:	9309      	str	r3, [sp, #36]	@ 0x24
 8006b80:	e76a      	b.n	8006a58 <_vfiprintf_r+0x78>
 8006b82:	fb0c 3202 	mla	r2, ip, r2, r3
 8006b86:	460c      	mov	r4, r1
 8006b88:	2001      	movs	r0, #1
 8006b8a:	e7a8      	b.n	8006ade <_vfiprintf_r+0xfe>
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	3401      	adds	r4, #1
 8006b90:	9305      	str	r3, [sp, #20]
 8006b92:	4619      	mov	r1, r3
 8006b94:	f04f 0c0a 	mov.w	ip, #10
 8006b98:	4620      	mov	r0, r4
 8006b9a:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006b9e:	3a30      	subs	r2, #48	@ 0x30
 8006ba0:	2a09      	cmp	r2, #9
 8006ba2:	d903      	bls.n	8006bac <_vfiprintf_r+0x1cc>
 8006ba4:	2b00      	cmp	r3, #0
 8006ba6:	d0c6      	beq.n	8006b36 <_vfiprintf_r+0x156>
 8006ba8:	9105      	str	r1, [sp, #20]
 8006baa:	e7c4      	b.n	8006b36 <_vfiprintf_r+0x156>
 8006bac:	fb0c 2101 	mla	r1, ip, r1, r2
 8006bb0:	4604      	mov	r4, r0
 8006bb2:	2301      	movs	r3, #1
 8006bb4:	e7f0      	b.n	8006b98 <_vfiprintf_r+0x1b8>
 8006bb6:	ab03      	add	r3, sp, #12
 8006bb8:	9300      	str	r3, [sp, #0]
 8006bba:	462a      	mov	r2, r5
 8006bbc:	4b12      	ldr	r3, [pc, #72]	@ (8006c08 <_vfiprintf_r+0x228>)
 8006bbe:	a904      	add	r1, sp, #16
 8006bc0:	4630      	mov	r0, r6
 8006bc2:	f3af 8000 	nop.w
 8006bc6:	4607      	mov	r7, r0
 8006bc8:	1c78      	adds	r0, r7, #1
 8006bca:	d1d6      	bne.n	8006b7a <_vfiprintf_r+0x19a>
 8006bcc:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006bce:	07d9      	lsls	r1, r3, #31
 8006bd0:	d405      	bmi.n	8006bde <_vfiprintf_r+0x1fe>
 8006bd2:	89ab      	ldrh	r3, [r5, #12]
 8006bd4:	059a      	lsls	r2, r3, #22
 8006bd6:	d402      	bmi.n	8006bde <_vfiprintf_r+0x1fe>
 8006bd8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006bda:	f7ff fc77 	bl	80064cc <__retarget_lock_release_recursive>
 8006bde:	89ab      	ldrh	r3, [r5, #12]
 8006be0:	065b      	lsls	r3, r3, #25
 8006be2:	f53f af1f 	bmi.w	8006a24 <_vfiprintf_r+0x44>
 8006be6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006be8:	e71e      	b.n	8006a28 <_vfiprintf_r+0x48>
 8006bea:	ab03      	add	r3, sp, #12
 8006bec:	9300      	str	r3, [sp, #0]
 8006bee:	462a      	mov	r2, r5
 8006bf0:	4b05      	ldr	r3, [pc, #20]	@ (8006c08 <_vfiprintf_r+0x228>)
 8006bf2:	a904      	add	r1, sp, #16
 8006bf4:	4630      	mov	r0, r6
 8006bf6:	f000 f879 	bl	8006cec <_printf_i>
 8006bfa:	e7e4      	b.n	8006bc6 <_vfiprintf_r+0x1e6>
 8006bfc:	080074c8 	.word	0x080074c8
 8006c00:	080074d2 	.word	0x080074d2
 8006c04:	00000000 	.word	0x00000000
 8006c08:	080069bb 	.word	0x080069bb
 8006c0c:	080074ce 	.word	0x080074ce

08006c10 <_printf_common>:
 8006c10:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006c14:	4616      	mov	r6, r2
 8006c16:	4698      	mov	r8, r3
 8006c18:	688a      	ldr	r2, [r1, #8]
 8006c1a:	690b      	ldr	r3, [r1, #16]
 8006c1c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006c20:	4293      	cmp	r3, r2
 8006c22:	bfb8      	it	lt
 8006c24:	4613      	movlt	r3, r2
 8006c26:	6033      	str	r3, [r6, #0]
 8006c28:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006c2c:	4607      	mov	r7, r0
 8006c2e:	460c      	mov	r4, r1
 8006c30:	b10a      	cbz	r2, 8006c36 <_printf_common+0x26>
 8006c32:	3301      	adds	r3, #1
 8006c34:	6033      	str	r3, [r6, #0]
 8006c36:	6823      	ldr	r3, [r4, #0]
 8006c38:	0699      	lsls	r1, r3, #26
 8006c3a:	bf42      	ittt	mi
 8006c3c:	6833      	ldrmi	r3, [r6, #0]
 8006c3e:	3302      	addmi	r3, #2
 8006c40:	6033      	strmi	r3, [r6, #0]
 8006c42:	6825      	ldr	r5, [r4, #0]
 8006c44:	f015 0506 	ands.w	r5, r5, #6
 8006c48:	d106      	bne.n	8006c58 <_printf_common+0x48>
 8006c4a:	f104 0a19 	add.w	sl, r4, #25
 8006c4e:	68e3      	ldr	r3, [r4, #12]
 8006c50:	6832      	ldr	r2, [r6, #0]
 8006c52:	1a9b      	subs	r3, r3, r2
 8006c54:	42ab      	cmp	r3, r5
 8006c56:	dc26      	bgt.n	8006ca6 <_printf_common+0x96>
 8006c58:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006c5c:	6822      	ldr	r2, [r4, #0]
 8006c5e:	3b00      	subs	r3, #0
 8006c60:	bf18      	it	ne
 8006c62:	2301      	movne	r3, #1
 8006c64:	0692      	lsls	r2, r2, #26
 8006c66:	d42b      	bmi.n	8006cc0 <_printf_common+0xb0>
 8006c68:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006c6c:	4641      	mov	r1, r8
 8006c6e:	4638      	mov	r0, r7
 8006c70:	47c8      	blx	r9
 8006c72:	3001      	adds	r0, #1
 8006c74:	d01e      	beq.n	8006cb4 <_printf_common+0xa4>
 8006c76:	6823      	ldr	r3, [r4, #0]
 8006c78:	6922      	ldr	r2, [r4, #16]
 8006c7a:	f003 0306 	and.w	r3, r3, #6
 8006c7e:	2b04      	cmp	r3, #4
 8006c80:	bf02      	ittt	eq
 8006c82:	68e5      	ldreq	r5, [r4, #12]
 8006c84:	6833      	ldreq	r3, [r6, #0]
 8006c86:	1aed      	subeq	r5, r5, r3
 8006c88:	68a3      	ldr	r3, [r4, #8]
 8006c8a:	bf0c      	ite	eq
 8006c8c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006c90:	2500      	movne	r5, #0
 8006c92:	4293      	cmp	r3, r2
 8006c94:	bfc4      	itt	gt
 8006c96:	1a9b      	subgt	r3, r3, r2
 8006c98:	18ed      	addgt	r5, r5, r3
 8006c9a:	2600      	movs	r6, #0
 8006c9c:	341a      	adds	r4, #26
 8006c9e:	42b5      	cmp	r5, r6
 8006ca0:	d11a      	bne.n	8006cd8 <_printf_common+0xc8>
 8006ca2:	2000      	movs	r0, #0
 8006ca4:	e008      	b.n	8006cb8 <_printf_common+0xa8>
 8006ca6:	2301      	movs	r3, #1
 8006ca8:	4652      	mov	r2, sl
 8006caa:	4641      	mov	r1, r8
 8006cac:	4638      	mov	r0, r7
 8006cae:	47c8      	blx	r9
 8006cb0:	3001      	adds	r0, #1
 8006cb2:	d103      	bne.n	8006cbc <_printf_common+0xac>
 8006cb4:	f04f 30ff 	mov.w	r0, #4294967295
 8006cb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006cbc:	3501      	adds	r5, #1
 8006cbe:	e7c6      	b.n	8006c4e <_printf_common+0x3e>
 8006cc0:	18e1      	adds	r1, r4, r3
 8006cc2:	1c5a      	adds	r2, r3, #1
 8006cc4:	2030      	movs	r0, #48	@ 0x30
 8006cc6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006cca:	4422      	add	r2, r4
 8006ccc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006cd0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006cd4:	3302      	adds	r3, #2
 8006cd6:	e7c7      	b.n	8006c68 <_printf_common+0x58>
 8006cd8:	2301      	movs	r3, #1
 8006cda:	4622      	mov	r2, r4
 8006cdc:	4641      	mov	r1, r8
 8006cde:	4638      	mov	r0, r7
 8006ce0:	47c8      	blx	r9
 8006ce2:	3001      	adds	r0, #1
 8006ce4:	d0e6      	beq.n	8006cb4 <_printf_common+0xa4>
 8006ce6:	3601      	adds	r6, #1
 8006ce8:	e7d9      	b.n	8006c9e <_printf_common+0x8e>
	...

08006cec <_printf_i>:
 8006cec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006cf0:	7e0f      	ldrb	r7, [r1, #24]
 8006cf2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006cf4:	2f78      	cmp	r7, #120	@ 0x78
 8006cf6:	4691      	mov	r9, r2
 8006cf8:	4680      	mov	r8, r0
 8006cfa:	460c      	mov	r4, r1
 8006cfc:	469a      	mov	sl, r3
 8006cfe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006d02:	d807      	bhi.n	8006d14 <_printf_i+0x28>
 8006d04:	2f62      	cmp	r7, #98	@ 0x62
 8006d06:	d80a      	bhi.n	8006d1e <_printf_i+0x32>
 8006d08:	2f00      	cmp	r7, #0
 8006d0a:	f000 80d1 	beq.w	8006eb0 <_printf_i+0x1c4>
 8006d0e:	2f58      	cmp	r7, #88	@ 0x58
 8006d10:	f000 80b8 	beq.w	8006e84 <_printf_i+0x198>
 8006d14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d18:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006d1c:	e03a      	b.n	8006d94 <_printf_i+0xa8>
 8006d1e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006d22:	2b15      	cmp	r3, #21
 8006d24:	d8f6      	bhi.n	8006d14 <_printf_i+0x28>
 8006d26:	a101      	add	r1, pc, #4	@ (adr r1, 8006d2c <_printf_i+0x40>)
 8006d28:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006d2c:	08006d85 	.word	0x08006d85
 8006d30:	08006d99 	.word	0x08006d99
 8006d34:	08006d15 	.word	0x08006d15
 8006d38:	08006d15 	.word	0x08006d15
 8006d3c:	08006d15 	.word	0x08006d15
 8006d40:	08006d15 	.word	0x08006d15
 8006d44:	08006d99 	.word	0x08006d99
 8006d48:	08006d15 	.word	0x08006d15
 8006d4c:	08006d15 	.word	0x08006d15
 8006d50:	08006d15 	.word	0x08006d15
 8006d54:	08006d15 	.word	0x08006d15
 8006d58:	08006e97 	.word	0x08006e97
 8006d5c:	08006dc3 	.word	0x08006dc3
 8006d60:	08006e51 	.word	0x08006e51
 8006d64:	08006d15 	.word	0x08006d15
 8006d68:	08006d15 	.word	0x08006d15
 8006d6c:	08006eb9 	.word	0x08006eb9
 8006d70:	08006d15 	.word	0x08006d15
 8006d74:	08006dc3 	.word	0x08006dc3
 8006d78:	08006d15 	.word	0x08006d15
 8006d7c:	08006d15 	.word	0x08006d15
 8006d80:	08006e59 	.word	0x08006e59
 8006d84:	6833      	ldr	r3, [r6, #0]
 8006d86:	1d1a      	adds	r2, r3, #4
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	6032      	str	r2, [r6, #0]
 8006d8c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006d90:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006d94:	2301      	movs	r3, #1
 8006d96:	e09c      	b.n	8006ed2 <_printf_i+0x1e6>
 8006d98:	6833      	ldr	r3, [r6, #0]
 8006d9a:	6820      	ldr	r0, [r4, #0]
 8006d9c:	1d19      	adds	r1, r3, #4
 8006d9e:	6031      	str	r1, [r6, #0]
 8006da0:	0606      	lsls	r6, r0, #24
 8006da2:	d501      	bpl.n	8006da8 <_printf_i+0xbc>
 8006da4:	681d      	ldr	r5, [r3, #0]
 8006da6:	e003      	b.n	8006db0 <_printf_i+0xc4>
 8006da8:	0645      	lsls	r5, r0, #25
 8006daa:	d5fb      	bpl.n	8006da4 <_printf_i+0xb8>
 8006dac:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006db0:	2d00      	cmp	r5, #0
 8006db2:	da03      	bge.n	8006dbc <_printf_i+0xd0>
 8006db4:	232d      	movs	r3, #45	@ 0x2d
 8006db6:	426d      	negs	r5, r5
 8006db8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dbc:	4858      	ldr	r0, [pc, #352]	@ (8006f20 <_printf_i+0x234>)
 8006dbe:	230a      	movs	r3, #10
 8006dc0:	e011      	b.n	8006de6 <_printf_i+0xfa>
 8006dc2:	6821      	ldr	r1, [r4, #0]
 8006dc4:	6833      	ldr	r3, [r6, #0]
 8006dc6:	0608      	lsls	r0, r1, #24
 8006dc8:	f853 5b04 	ldr.w	r5, [r3], #4
 8006dcc:	d402      	bmi.n	8006dd4 <_printf_i+0xe8>
 8006dce:	0649      	lsls	r1, r1, #25
 8006dd0:	bf48      	it	mi
 8006dd2:	b2ad      	uxthmi	r5, r5
 8006dd4:	2f6f      	cmp	r7, #111	@ 0x6f
 8006dd6:	4852      	ldr	r0, [pc, #328]	@ (8006f20 <_printf_i+0x234>)
 8006dd8:	6033      	str	r3, [r6, #0]
 8006dda:	bf14      	ite	ne
 8006ddc:	230a      	movne	r3, #10
 8006dde:	2308      	moveq	r3, #8
 8006de0:	2100      	movs	r1, #0
 8006de2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006de6:	6866      	ldr	r6, [r4, #4]
 8006de8:	60a6      	str	r6, [r4, #8]
 8006dea:	2e00      	cmp	r6, #0
 8006dec:	db05      	blt.n	8006dfa <_printf_i+0x10e>
 8006dee:	6821      	ldr	r1, [r4, #0]
 8006df0:	432e      	orrs	r6, r5
 8006df2:	f021 0104 	bic.w	r1, r1, #4
 8006df6:	6021      	str	r1, [r4, #0]
 8006df8:	d04b      	beq.n	8006e92 <_printf_i+0x1a6>
 8006dfa:	4616      	mov	r6, r2
 8006dfc:	fbb5 f1f3 	udiv	r1, r5, r3
 8006e00:	fb03 5711 	mls	r7, r3, r1, r5
 8006e04:	5dc7      	ldrb	r7, [r0, r7]
 8006e06:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006e0a:	462f      	mov	r7, r5
 8006e0c:	42bb      	cmp	r3, r7
 8006e0e:	460d      	mov	r5, r1
 8006e10:	d9f4      	bls.n	8006dfc <_printf_i+0x110>
 8006e12:	2b08      	cmp	r3, #8
 8006e14:	d10b      	bne.n	8006e2e <_printf_i+0x142>
 8006e16:	6823      	ldr	r3, [r4, #0]
 8006e18:	07df      	lsls	r7, r3, #31
 8006e1a:	d508      	bpl.n	8006e2e <_printf_i+0x142>
 8006e1c:	6923      	ldr	r3, [r4, #16]
 8006e1e:	6861      	ldr	r1, [r4, #4]
 8006e20:	4299      	cmp	r1, r3
 8006e22:	bfde      	ittt	le
 8006e24:	2330      	movle	r3, #48	@ 0x30
 8006e26:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006e2a:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006e2e:	1b92      	subs	r2, r2, r6
 8006e30:	6122      	str	r2, [r4, #16]
 8006e32:	f8cd a000 	str.w	sl, [sp]
 8006e36:	464b      	mov	r3, r9
 8006e38:	aa03      	add	r2, sp, #12
 8006e3a:	4621      	mov	r1, r4
 8006e3c:	4640      	mov	r0, r8
 8006e3e:	f7ff fee7 	bl	8006c10 <_printf_common>
 8006e42:	3001      	adds	r0, #1
 8006e44:	d14a      	bne.n	8006edc <_printf_i+0x1f0>
 8006e46:	f04f 30ff 	mov.w	r0, #4294967295
 8006e4a:	b004      	add	sp, #16
 8006e4c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006e50:	6823      	ldr	r3, [r4, #0]
 8006e52:	f043 0320 	orr.w	r3, r3, #32
 8006e56:	6023      	str	r3, [r4, #0]
 8006e58:	4832      	ldr	r0, [pc, #200]	@ (8006f24 <_printf_i+0x238>)
 8006e5a:	2778      	movs	r7, #120	@ 0x78
 8006e5c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006e60:	6823      	ldr	r3, [r4, #0]
 8006e62:	6831      	ldr	r1, [r6, #0]
 8006e64:	061f      	lsls	r7, r3, #24
 8006e66:	f851 5b04 	ldr.w	r5, [r1], #4
 8006e6a:	d402      	bmi.n	8006e72 <_printf_i+0x186>
 8006e6c:	065f      	lsls	r7, r3, #25
 8006e6e:	bf48      	it	mi
 8006e70:	b2ad      	uxthmi	r5, r5
 8006e72:	6031      	str	r1, [r6, #0]
 8006e74:	07d9      	lsls	r1, r3, #31
 8006e76:	bf44      	itt	mi
 8006e78:	f043 0320 	orrmi.w	r3, r3, #32
 8006e7c:	6023      	strmi	r3, [r4, #0]
 8006e7e:	b11d      	cbz	r5, 8006e88 <_printf_i+0x19c>
 8006e80:	2310      	movs	r3, #16
 8006e82:	e7ad      	b.n	8006de0 <_printf_i+0xf4>
 8006e84:	4826      	ldr	r0, [pc, #152]	@ (8006f20 <_printf_i+0x234>)
 8006e86:	e7e9      	b.n	8006e5c <_printf_i+0x170>
 8006e88:	6823      	ldr	r3, [r4, #0]
 8006e8a:	f023 0320 	bic.w	r3, r3, #32
 8006e8e:	6023      	str	r3, [r4, #0]
 8006e90:	e7f6      	b.n	8006e80 <_printf_i+0x194>
 8006e92:	4616      	mov	r6, r2
 8006e94:	e7bd      	b.n	8006e12 <_printf_i+0x126>
 8006e96:	6833      	ldr	r3, [r6, #0]
 8006e98:	6825      	ldr	r5, [r4, #0]
 8006e9a:	6961      	ldr	r1, [r4, #20]
 8006e9c:	1d18      	adds	r0, r3, #4
 8006e9e:	6030      	str	r0, [r6, #0]
 8006ea0:	062e      	lsls	r6, r5, #24
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	d501      	bpl.n	8006eaa <_printf_i+0x1be>
 8006ea6:	6019      	str	r1, [r3, #0]
 8006ea8:	e002      	b.n	8006eb0 <_printf_i+0x1c4>
 8006eaa:	0668      	lsls	r0, r5, #25
 8006eac:	d5fb      	bpl.n	8006ea6 <_printf_i+0x1ba>
 8006eae:	8019      	strh	r1, [r3, #0]
 8006eb0:	2300      	movs	r3, #0
 8006eb2:	6123      	str	r3, [r4, #16]
 8006eb4:	4616      	mov	r6, r2
 8006eb6:	e7bc      	b.n	8006e32 <_printf_i+0x146>
 8006eb8:	6833      	ldr	r3, [r6, #0]
 8006eba:	1d1a      	adds	r2, r3, #4
 8006ebc:	6032      	str	r2, [r6, #0]
 8006ebe:	681e      	ldr	r6, [r3, #0]
 8006ec0:	6862      	ldr	r2, [r4, #4]
 8006ec2:	2100      	movs	r1, #0
 8006ec4:	4630      	mov	r0, r6
 8006ec6:	f7f9 f983 	bl	80001d0 <memchr>
 8006eca:	b108      	cbz	r0, 8006ed0 <_printf_i+0x1e4>
 8006ecc:	1b80      	subs	r0, r0, r6
 8006ece:	6060      	str	r0, [r4, #4]
 8006ed0:	6863      	ldr	r3, [r4, #4]
 8006ed2:	6123      	str	r3, [r4, #16]
 8006ed4:	2300      	movs	r3, #0
 8006ed6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006eda:	e7aa      	b.n	8006e32 <_printf_i+0x146>
 8006edc:	6923      	ldr	r3, [r4, #16]
 8006ede:	4632      	mov	r2, r6
 8006ee0:	4649      	mov	r1, r9
 8006ee2:	4640      	mov	r0, r8
 8006ee4:	47d0      	blx	sl
 8006ee6:	3001      	adds	r0, #1
 8006ee8:	d0ad      	beq.n	8006e46 <_printf_i+0x15a>
 8006eea:	6823      	ldr	r3, [r4, #0]
 8006eec:	079b      	lsls	r3, r3, #30
 8006eee:	d413      	bmi.n	8006f18 <_printf_i+0x22c>
 8006ef0:	68e0      	ldr	r0, [r4, #12]
 8006ef2:	9b03      	ldr	r3, [sp, #12]
 8006ef4:	4298      	cmp	r0, r3
 8006ef6:	bfb8      	it	lt
 8006ef8:	4618      	movlt	r0, r3
 8006efa:	e7a6      	b.n	8006e4a <_printf_i+0x15e>
 8006efc:	2301      	movs	r3, #1
 8006efe:	4632      	mov	r2, r6
 8006f00:	4649      	mov	r1, r9
 8006f02:	4640      	mov	r0, r8
 8006f04:	47d0      	blx	sl
 8006f06:	3001      	adds	r0, #1
 8006f08:	d09d      	beq.n	8006e46 <_printf_i+0x15a>
 8006f0a:	3501      	adds	r5, #1
 8006f0c:	68e3      	ldr	r3, [r4, #12]
 8006f0e:	9903      	ldr	r1, [sp, #12]
 8006f10:	1a5b      	subs	r3, r3, r1
 8006f12:	42ab      	cmp	r3, r5
 8006f14:	dcf2      	bgt.n	8006efc <_printf_i+0x210>
 8006f16:	e7eb      	b.n	8006ef0 <_printf_i+0x204>
 8006f18:	2500      	movs	r5, #0
 8006f1a:	f104 0619 	add.w	r6, r4, #25
 8006f1e:	e7f5      	b.n	8006f0c <_printf_i+0x220>
 8006f20:	080074d9 	.word	0x080074d9
 8006f24:	080074ea 	.word	0x080074ea

08006f28 <__sflush_r>:
 8006f28:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8006f2c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006f30:	0716      	lsls	r6, r2, #28
 8006f32:	4605      	mov	r5, r0
 8006f34:	460c      	mov	r4, r1
 8006f36:	d454      	bmi.n	8006fe2 <__sflush_r+0xba>
 8006f38:	684b      	ldr	r3, [r1, #4]
 8006f3a:	2b00      	cmp	r3, #0
 8006f3c:	dc02      	bgt.n	8006f44 <__sflush_r+0x1c>
 8006f3e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	dd48      	ble.n	8006fd6 <__sflush_r+0xae>
 8006f44:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f46:	2e00      	cmp	r6, #0
 8006f48:	d045      	beq.n	8006fd6 <__sflush_r+0xae>
 8006f4a:	2300      	movs	r3, #0
 8006f4c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8006f50:	682f      	ldr	r7, [r5, #0]
 8006f52:	6a21      	ldr	r1, [r4, #32]
 8006f54:	602b      	str	r3, [r5, #0]
 8006f56:	d030      	beq.n	8006fba <__sflush_r+0x92>
 8006f58:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8006f5a:	89a3      	ldrh	r3, [r4, #12]
 8006f5c:	0759      	lsls	r1, r3, #29
 8006f5e:	d505      	bpl.n	8006f6c <__sflush_r+0x44>
 8006f60:	6863      	ldr	r3, [r4, #4]
 8006f62:	1ad2      	subs	r2, r2, r3
 8006f64:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8006f66:	b10b      	cbz	r3, 8006f6c <__sflush_r+0x44>
 8006f68:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8006f6a:	1ad2      	subs	r2, r2, r3
 8006f6c:	2300      	movs	r3, #0
 8006f6e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8006f70:	6a21      	ldr	r1, [r4, #32]
 8006f72:	4628      	mov	r0, r5
 8006f74:	47b0      	blx	r6
 8006f76:	1c43      	adds	r3, r0, #1
 8006f78:	89a3      	ldrh	r3, [r4, #12]
 8006f7a:	d106      	bne.n	8006f8a <__sflush_r+0x62>
 8006f7c:	6829      	ldr	r1, [r5, #0]
 8006f7e:	291d      	cmp	r1, #29
 8006f80:	d82b      	bhi.n	8006fda <__sflush_r+0xb2>
 8006f82:	4a2a      	ldr	r2, [pc, #168]	@ (800702c <__sflush_r+0x104>)
 8006f84:	40ca      	lsrs	r2, r1
 8006f86:	07d6      	lsls	r6, r2, #31
 8006f88:	d527      	bpl.n	8006fda <__sflush_r+0xb2>
 8006f8a:	2200      	movs	r2, #0
 8006f8c:	6062      	str	r2, [r4, #4]
 8006f8e:	04d9      	lsls	r1, r3, #19
 8006f90:	6922      	ldr	r2, [r4, #16]
 8006f92:	6022      	str	r2, [r4, #0]
 8006f94:	d504      	bpl.n	8006fa0 <__sflush_r+0x78>
 8006f96:	1c42      	adds	r2, r0, #1
 8006f98:	d101      	bne.n	8006f9e <__sflush_r+0x76>
 8006f9a:	682b      	ldr	r3, [r5, #0]
 8006f9c:	b903      	cbnz	r3, 8006fa0 <__sflush_r+0x78>
 8006f9e:	6560      	str	r0, [r4, #84]	@ 0x54
 8006fa0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006fa2:	602f      	str	r7, [r5, #0]
 8006fa4:	b1b9      	cbz	r1, 8006fd6 <__sflush_r+0xae>
 8006fa6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006faa:	4299      	cmp	r1, r3
 8006fac:	d002      	beq.n	8006fb4 <__sflush_r+0x8c>
 8006fae:	4628      	mov	r0, r5
 8006fb0:	f7ff fa9c 	bl	80064ec <_free_r>
 8006fb4:	2300      	movs	r3, #0
 8006fb6:	6363      	str	r3, [r4, #52]	@ 0x34
 8006fb8:	e00d      	b.n	8006fd6 <__sflush_r+0xae>
 8006fba:	2301      	movs	r3, #1
 8006fbc:	4628      	mov	r0, r5
 8006fbe:	47b0      	blx	r6
 8006fc0:	4602      	mov	r2, r0
 8006fc2:	1c50      	adds	r0, r2, #1
 8006fc4:	d1c9      	bne.n	8006f5a <__sflush_r+0x32>
 8006fc6:	682b      	ldr	r3, [r5, #0]
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d0c6      	beq.n	8006f5a <__sflush_r+0x32>
 8006fcc:	2b1d      	cmp	r3, #29
 8006fce:	d001      	beq.n	8006fd4 <__sflush_r+0xac>
 8006fd0:	2b16      	cmp	r3, #22
 8006fd2:	d11e      	bne.n	8007012 <__sflush_r+0xea>
 8006fd4:	602f      	str	r7, [r5, #0]
 8006fd6:	2000      	movs	r0, #0
 8006fd8:	e022      	b.n	8007020 <__sflush_r+0xf8>
 8006fda:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006fde:	b21b      	sxth	r3, r3
 8006fe0:	e01b      	b.n	800701a <__sflush_r+0xf2>
 8006fe2:	690f      	ldr	r7, [r1, #16]
 8006fe4:	2f00      	cmp	r7, #0
 8006fe6:	d0f6      	beq.n	8006fd6 <__sflush_r+0xae>
 8006fe8:	0793      	lsls	r3, r2, #30
 8006fea:	680e      	ldr	r6, [r1, #0]
 8006fec:	bf08      	it	eq
 8006fee:	694b      	ldreq	r3, [r1, #20]
 8006ff0:	600f      	str	r7, [r1, #0]
 8006ff2:	bf18      	it	ne
 8006ff4:	2300      	movne	r3, #0
 8006ff6:	eba6 0807 	sub.w	r8, r6, r7
 8006ffa:	608b      	str	r3, [r1, #8]
 8006ffc:	f1b8 0f00 	cmp.w	r8, #0
 8007000:	dde9      	ble.n	8006fd6 <__sflush_r+0xae>
 8007002:	6a21      	ldr	r1, [r4, #32]
 8007004:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8007006:	4643      	mov	r3, r8
 8007008:	463a      	mov	r2, r7
 800700a:	4628      	mov	r0, r5
 800700c:	47b0      	blx	r6
 800700e:	2800      	cmp	r0, #0
 8007010:	dc08      	bgt.n	8007024 <__sflush_r+0xfc>
 8007012:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007016:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800701a:	81a3      	strh	r3, [r4, #12]
 800701c:	f04f 30ff 	mov.w	r0, #4294967295
 8007020:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007024:	4407      	add	r7, r0
 8007026:	eba8 0800 	sub.w	r8, r8, r0
 800702a:	e7e7      	b.n	8006ffc <__sflush_r+0xd4>
 800702c:	20400001 	.word	0x20400001

08007030 <_fflush_r>:
 8007030:	b538      	push	{r3, r4, r5, lr}
 8007032:	690b      	ldr	r3, [r1, #16]
 8007034:	4605      	mov	r5, r0
 8007036:	460c      	mov	r4, r1
 8007038:	b913      	cbnz	r3, 8007040 <_fflush_r+0x10>
 800703a:	2500      	movs	r5, #0
 800703c:	4628      	mov	r0, r5
 800703e:	bd38      	pop	{r3, r4, r5, pc}
 8007040:	b118      	cbz	r0, 800704a <_fflush_r+0x1a>
 8007042:	6a03      	ldr	r3, [r0, #32]
 8007044:	b90b      	cbnz	r3, 800704a <_fflush_r+0x1a>
 8007046:	f7ff f8bb 	bl	80061c0 <__sinit>
 800704a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800704e:	2b00      	cmp	r3, #0
 8007050:	d0f3      	beq.n	800703a <_fflush_r+0xa>
 8007052:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007054:	07d0      	lsls	r0, r2, #31
 8007056:	d404      	bmi.n	8007062 <_fflush_r+0x32>
 8007058:	0599      	lsls	r1, r3, #22
 800705a:	d402      	bmi.n	8007062 <_fflush_r+0x32>
 800705c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800705e:	f7ff fa34 	bl	80064ca <__retarget_lock_acquire_recursive>
 8007062:	4628      	mov	r0, r5
 8007064:	4621      	mov	r1, r4
 8007066:	f7ff ff5f 	bl	8006f28 <__sflush_r>
 800706a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800706c:	07da      	lsls	r2, r3, #31
 800706e:	4605      	mov	r5, r0
 8007070:	d4e4      	bmi.n	800703c <_fflush_r+0xc>
 8007072:	89a3      	ldrh	r3, [r4, #12]
 8007074:	059b      	lsls	r3, r3, #22
 8007076:	d4e1      	bmi.n	800703c <_fflush_r+0xc>
 8007078:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800707a:	f7ff fa27 	bl	80064cc <__retarget_lock_release_recursive>
 800707e:	e7dd      	b.n	800703c <_fflush_r+0xc>

08007080 <__swbuf_r>:
 8007080:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007082:	460e      	mov	r6, r1
 8007084:	4614      	mov	r4, r2
 8007086:	4605      	mov	r5, r0
 8007088:	b118      	cbz	r0, 8007092 <__swbuf_r+0x12>
 800708a:	6a03      	ldr	r3, [r0, #32]
 800708c:	b90b      	cbnz	r3, 8007092 <__swbuf_r+0x12>
 800708e:	f7ff f897 	bl	80061c0 <__sinit>
 8007092:	69a3      	ldr	r3, [r4, #24]
 8007094:	60a3      	str	r3, [r4, #8]
 8007096:	89a3      	ldrh	r3, [r4, #12]
 8007098:	071a      	lsls	r2, r3, #28
 800709a:	d501      	bpl.n	80070a0 <__swbuf_r+0x20>
 800709c:	6923      	ldr	r3, [r4, #16]
 800709e:	b943      	cbnz	r3, 80070b2 <__swbuf_r+0x32>
 80070a0:	4621      	mov	r1, r4
 80070a2:	4628      	mov	r0, r5
 80070a4:	f000 f82a 	bl	80070fc <__swsetup_r>
 80070a8:	b118      	cbz	r0, 80070b2 <__swbuf_r+0x32>
 80070aa:	f04f 37ff 	mov.w	r7, #4294967295
 80070ae:	4638      	mov	r0, r7
 80070b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80070b2:	6823      	ldr	r3, [r4, #0]
 80070b4:	6922      	ldr	r2, [r4, #16]
 80070b6:	1a98      	subs	r0, r3, r2
 80070b8:	6963      	ldr	r3, [r4, #20]
 80070ba:	b2f6      	uxtb	r6, r6
 80070bc:	4283      	cmp	r3, r0
 80070be:	4637      	mov	r7, r6
 80070c0:	dc05      	bgt.n	80070ce <__swbuf_r+0x4e>
 80070c2:	4621      	mov	r1, r4
 80070c4:	4628      	mov	r0, r5
 80070c6:	f7ff ffb3 	bl	8007030 <_fflush_r>
 80070ca:	2800      	cmp	r0, #0
 80070cc:	d1ed      	bne.n	80070aa <__swbuf_r+0x2a>
 80070ce:	68a3      	ldr	r3, [r4, #8]
 80070d0:	3b01      	subs	r3, #1
 80070d2:	60a3      	str	r3, [r4, #8]
 80070d4:	6823      	ldr	r3, [r4, #0]
 80070d6:	1c5a      	adds	r2, r3, #1
 80070d8:	6022      	str	r2, [r4, #0]
 80070da:	701e      	strb	r6, [r3, #0]
 80070dc:	6962      	ldr	r2, [r4, #20]
 80070de:	1c43      	adds	r3, r0, #1
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d004      	beq.n	80070ee <__swbuf_r+0x6e>
 80070e4:	89a3      	ldrh	r3, [r4, #12]
 80070e6:	07db      	lsls	r3, r3, #31
 80070e8:	d5e1      	bpl.n	80070ae <__swbuf_r+0x2e>
 80070ea:	2e0a      	cmp	r6, #10
 80070ec:	d1df      	bne.n	80070ae <__swbuf_r+0x2e>
 80070ee:	4621      	mov	r1, r4
 80070f0:	4628      	mov	r0, r5
 80070f2:	f7ff ff9d 	bl	8007030 <_fflush_r>
 80070f6:	2800      	cmp	r0, #0
 80070f8:	d0d9      	beq.n	80070ae <__swbuf_r+0x2e>
 80070fa:	e7d6      	b.n	80070aa <__swbuf_r+0x2a>

080070fc <__swsetup_r>:
 80070fc:	b538      	push	{r3, r4, r5, lr}
 80070fe:	4b29      	ldr	r3, [pc, #164]	@ (80071a4 <__swsetup_r+0xa8>)
 8007100:	4605      	mov	r5, r0
 8007102:	6818      	ldr	r0, [r3, #0]
 8007104:	460c      	mov	r4, r1
 8007106:	b118      	cbz	r0, 8007110 <__swsetup_r+0x14>
 8007108:	6a03      	ldr	r3, [r0, #32]
 800710a:	b90b      	cbnz	r3, 8007110 <__swsetup_r+0x14>
 800710c:	f7ff f858 	bl	80061c0 <__sinit>
 8007110:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007114:	0719      	lsls	r1, r3, #28
 8007116:	d422      	bmi.n	800715e <__swsetup_r+0x62>
 8007118:	06da      	lsls	r2, r3, #27
 800711a:	d407      	bmi.n	800712c <__swsetup_r+0x30>
 800711c:	2209      	movs	r2, #9
 800711e:	602a      	str	r2, [r5, #0]
 8007120:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007124:	81a3      	strh	r3, [r4, #12]
 8007126:	f04f 30ff 	mov.w	r0, #4294967295
 800712a:	e033      	b.n	8007194 <__swsetup_r+0x98>
 800712c:	0758      	lsls	r0, r3, #29
 800712e:	d512      	bpl.n	8007156 <__swsetup_r+0x5a>
 8007130:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007132:	b141      	cbz	r1, 8007146 <__swsetup_r+0x4a>
 8007134:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007138:	4299      	cmp	r1, r3
 800713a:	d002      	beq.n	8007142 <__swsetup_r+0x46>
 800713c:	4628      	mov	r0, r5
 800713e:	f7ff f9d5 	bl	80064ec <_free_r>
 8007142:	2300      	movs	r3, #0
 8007144:	6363      	str	r3, [r4, #52]	@ 0x34
 8007146:	89a3      	ldrh	r3, [r4, #12]
 8007148:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800714c:	81a3      	strh	r3, [r4, #12]
 800714e:	2300      	movs	r3, #0
 8007150:	6063      	str	r3, [r4, #4]
 8007152:	6923      	ldr	r3, [r4, #16]
 8007154:	6023      	str	r3, [r4, #0]
 8007156:	89a3      	ldrh	r3, [r4, #12]
 8007158:	f043 0308 	orr.w	r3, r3, #8
 800715c:	81a3      	strh	r3, [r4, #12]
 800715e:	6923      	ldr	r3, [r4, #16]
 8007160:	b94b      	cbnz	r3, 8007176 <__swsetup_r+0x7a>
 8007162:	89a3      	ldrh	r3, [r4, #12]
 8007164:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007168:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800716c:	d003      	beq.n	8007176 <__swsetup_r+0x7a>
 800716e:	4621      	mov	r1, r4
 8007170:	4628      	mov	r0, r5
 8007172:	f000 f897 	bl	80072a4 <__smakebuf_r>
 8007176:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800717a:	f013 0201 	ands.w	r2, r3, #1
 800717e:	d00a      	beq.n	8007196 <__swsetup_r+0x9a>
 8007180:	2200      	movs	r2, #0
 8007182:	60a2      	str	r2, [r4, #8]
 8007184:	6962      	ldr	r2, [r4, #20]
 8007186:	4252      	negs	r2, r2
 8007188:	61a2      	str	r2, [r4, #24]
 800718a:	6922      	ldr	r2, [r4, #16]
 800718c:	b942      	cbnz	r2, 80071a0 <__swsetup_r+0xa4>
 800718e:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8007192:	d1c5      	bne.n	8007120 <__swsetup_r+0x24>
 8007194:	bd38      	pop	{r3, r4, r5, pc}
 8007196:	0799      	lsls	r1, r3, #30
 8007198:	bf58      	it	pl
 800719a:	6962      	ldrpl	r2, [r4, #20]
 800719c:	60a2      	str	r2, [r4, #8]
 800719e:	e7f4      	b.n	800718a <__swsetup_r+0x8e>
 80071a0:	2000      	movs	r0, #0
 80071a2:	e7f7      	b.n	8007194 <__swsetup_r+0x98>
 80071a4:	2000001c 	.word	0x2000001c

080071a8 <memmove>:
 80071a8:	4288      	cmp	r0, r1
 80071aa:	b510      	push	{r4, lr}
 80071ac:	eb01 0402 	add.w	r4, r1, r2
 80071b0:	d902      	bls.n	80071b8 <memmove+0x10>
 80071b2:	4284      	cmp	r4, r0
 80071b4:	4623      	mov	r3, r4
 80071b6:	d807      	bhi.n	80071c8 <memmove+0x20>
 80071b8:	1e43      	subs	r3, r0, #1
 80071ba:	42a1      	cmp	r1, r4
 80071bc:	d008      	beq.n	80071d0 <memmove+0x28>
 80071be:	f811 2b01 	ldrb.w	r2, [r1], #1
 80071c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 80071c6:	e7f8      	b.n	80071ba <memmove+0x12>
 80071c8:	4402      	add	r2, r0
 80071ca:	4601      	mov	r1, r0
 80071cc:	428a      	cmp	r2, r1
 80071ce:	d100      	bne.n	80071d2 <memmove+0x2a>
 80071d0:	bd10      	pop	{r4, pc}
 80071d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80071d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80071da:	e7f7      	b.n	80071cc <memmove+0x24>

080071dc <_sbrk_r>:
 80071dc:	b538      	push	{r3, r4, r5, lr}
 80071de:	4d06      	ldr	r5, [pc, #24]	@ (80071f8 <_sbrk_r+0x1c>)
 80071e0:	2300      	movs	r3, #0
 80071e2:	4604      	mov	r4, r0
 80071e4:	4608      	mov	r0, r1
 80071e6:	602b      	str	r3, [r5, #0]
 80071e8:	f7f9 fda2 	bl	8000d30 <_sbrk>
 80071ec:	1c43      	adds	r3, r0, #1
 80071ee:	d102      	bne.n	80071f6 <_sbrk_r+0x1a>
 80071f0:	682b      	ldr	r3, [r5, #0]
 80071f2:	b103      	cbz	r3, 80071f6 <_sbrk_r+0x1a>
 80071f4:	6023      	str	r3, [r4, #0]
 80071f6:	bd38      	pop	{r3, r4, r5, pc}
 80071f8:	20004c68 	.word	0x20004c68

080071fc <_realloc_r>:
 80071fc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007200:	4607      	mov	r7, r0
 8007202:	4614      	mov	r4, r2
 8007204:	460d      	mov	r5, r1
 8007206:	b921      	cbnz	r1, 8007212 <_realloc_r+0x16>
 8007208:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800720c:	4611      	mov	r1, r2
 800720e:	f7ff b9d9 	b.w	80065c4 <_malloc_r>
 8007212:	b92a      	cbnz	r2, 8007220 <_realloc_r+0x24>
 8007214:	f7ff f96a 	bl	80064ec <_free_r>
 8007218:	4625      	mov	r5, r4
 800721a:	4628      	mov	r0, r5
 800721c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007220:	f000 f89e 	bl	8007360 <_malloc_usable_size_r>
 8007224:	4284      	cmp	r4, r0
 8007226:	4606      	mov	r6, r0
 8007228:	d802      	bhi.n	8007230 <_realloc_r+0x34>
 800722a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800722e:	d8f4      	bhi.n	800721a <_realloc_r+0x1e>
 8007230:	4621      	mov	r1, r4
 8007232:	4638      	mov	r0, r7
 8007234:	f7ff f9c6 	bl	80065c4 <_malloc_r>
 8007238:	4680      	mov	r8, r0
 800723a:	b908      	cbnz	r0, 8007240 <_realloc_r+0x44>
 800723c:	4645      	mov	r5, r8
 800723e:	e7ec      	b.n	800721a <_realloc_r+0x1e>
 8007240:	42b4      	cmp	r4, r6
 8007242:	4622      	mov	r2, r4
 8007244:	4629      	mov	r1, r5
 8007246:	bf28      	it	cs
 8007248:	4632      	movcs	r2, r6
 800724a:	f7ff f940 	bl	80064ce <memcpy>
 800724e:	4629      	mov	r1, r5
 8007250:	4638      	mov	r0, r7
 8007252:	f7ff f94b 	bl	80064ec <_free_r>
 8007256:	e7f1      	b.n	800723c <_realloc_r+0x40>

08007258 <__swhatbuf_r>:
 8007258:	b570      	push	{r4, r5, r6, lr}
 800725a:	460c      	mov	r4, r1
 800725c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007260:	2900      	cmp	r1, #0
 8007262:	b096      	sub	sp, #88	@ 0x58
 8007264:	4615      	mov	r5, r2
 8007266:	461e      	mov	r6, r3
 8007268:	da0d      	bge.n	8007286 <__swhatbuf_r+0x2e>
 800726a:	89a3      	ldrh	r3, [r4, #12]
 800726c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007270:	f04f 0100 	mov.w	r1, #0
 8007274:	bf14      	ite	ne
 8007276:	2340      	movne	r3, #64	@ 0x40
 8007278:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800727c:	2000      	movs	r0, #0
 800727e:	6031      	str	r1, [r6, #0]
 8007280:	602b      	str	r3, [r5, #0]
 8007282:	b016      	add	sp, #88	@ 0x58
 8007284:	bd70      	pop	{r4, r5, r6, pc}
 8007286:	466a      	mov	r2, sp
 8007288:	f000 f848 	bl	800731c <_fstat_r>
 800728c:	2800      	cmp	r0, #0
 800728e:	dbec      	blt.n	800726a <__swhatbuf_r+0x12>
 8007290:	9901      	ldr	r1, [sp, #4]
 8007292:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007296:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800729a:	4259      	negs	r1, r3
 800729c:	4159      	adcs	r1, r3
 800729e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80072a2:	e7eb      	b.n	800727c <__swhatbuf_r+0x24>

080072a4 <__smakebuf_r>:
 80072a4:	898b      	ldrh	r3, [r1, #12]
 80072a6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80072a8:	079d      	lsls	r5, r3, #30
 80072aa:	4606      	mov	r6, r0
 80072ac:	460c      	mov	r4, r1
 80072ae:	d507      	bpl.n	80072c0 <__smakebuf_r+0x1c>
 80072b0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 80072b4:	6023      	str	r3, [r4, #0]
 80072b6:	6123      	str	r3, [r4, #16]
 80072b8:	2301      	movs	r3, #1
 80072ba:	6163      	str	r3, [r4, #20]
 80072bc:	b003      	add	sp, #12
 80072be:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80072c0:	ab01      	add	r3, sp, #4
 80072c2:	466a      	mov	r2, sp
 80072c4:	f7ff ffc8 	bl	8007258 <__swhatbuf_r>
 80072c8:	9f00      	ldr	r7, [sp, #0]
 80072ca:	4605      	mov	r5, r0
 80072cc:	4639      	mov	r1, r7
 80072ce:	4630      	mov	r0, r6
 80072d0:	f7ff f978 	bl	80065c4 <_malloc_r>
 80072d4:	b948      	cbnz	r0, 80072ea <__smakebuf_r+0x46>
 80072d6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80072da:	059a      	lsls	r2, r3, #22
 80072dc:	d4ee      	bmi.n	80072bc <__smakebuf_r+0x18>
 80072de:	f023 0303 	bic.w	r3, r3, #3
 80072e2:	f043 0302 	orr.w	r3, r3, #2
 80072e6:	81a3      	strh	r3, [r4, #12]
 80072e8:	e7e2      	b.n	80072b0 <__smakebuf_r+0xc>
 80072ea:	89a3      	ldrh	r3, [r4, #12]
 80072ec:	6020      	str	r0, [r4, #0]
 80072ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80072f2:	81a3      	strh	r3, [r4, #12]
 80072f4:	9b01      	ldr	r3, [sp, #4]
 80072f6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80072fa:	b15b      	cbz	r3, 8007314 <__smakebuf_r+0x70>
 80072fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007300:	4630      	mov	r0, r6
 8007302:	f000 f81d 	bl	8007340 <_isatty_r>
 8007306:	b128      	cbz	r0, 8007314 <__smakebuf_r+0x70>
 8007308:	89a3      	ldrh	r3, [r4, #12]
 800730a:	f023 0303 	bic.w	r3, r3, #3
 800730e:	f043 0301 	orr.w	r3, r3, #1
 8007312:	81a3      	strh	r3, [r4, #12]
 8007314:	89a3      	ldrh	r3, [r4, #12]
 8007316:	431d      	orrs	r5, r3
 8007318:	81a5      	strh	r5, [r4, #12]
 800731a:	e7cf      	b.n	80072bc <__smakebuf_r+0x18>

0800731c <_fstat_r>:
 800731c:	b538      	push	{r3, r4, r5, lr}
 800731e:	4d07      	ldr	r5, [pc, #28]	@ (800733c <_fstat_r+0x20>)
 8007320:	2300      	movs	r3, #0
 8007322:	4604      	mov	r4, r0
 8007324:	4608      	mov	r0, r1
 8007326:	4611      	mov	r1, r2
 8007328:	602b      	str	r3, [r5, #0]
 800732a:	f7f9 fcd8 	bl	8000cde <_fstat>
 800732e:	1c43      	adds	r3, r0, #1
 8007330:	d102      	bne.n	8007338 <_fstat_r+0x1c>
 8007332:	682b      	ldr	r3, [r5, #0]
 8007334:	b103      	cbz	r3, 8007338 <_fstat_r+0x1c>
 8007336:	6023      	str	r3, [r4, #0]
 8007338:	bd38      	pop	{r3, r4, r5, pc}
 800733a:	bf00      	nop
 800733c:	20004c68 	.word	0x20004c68

08007340 <_isatty_r>:
 8007340:	b538      	push	{r3, r4, r5, lr}
 8007342:	4d06      	ldr	r5, [pc, #24]	@ (800735c <_isatty_r+0x1c>)
 8007344:	2300      	movs	r3, #0
 8007346:	4604      	mov	r4, r0
 8007348:	4608      	mov	r0, r1
 800734a:	602b      	str	r3, [r5, #0]
 800734c:	f7f9 fcd7 	bl	8000cfe <_isatty>
 8007350:	1c43      	adds	r3, r0, #1
 8007352:	d102      	bne.n	800735a <_isatty_r+0x1a>
 8007354:	682b      	ldr	r3, [r5, #0]
 8007356:	b103      	cbz	r3, 800735a <_isatty_r+0x1a>
 8007358:	6023      	str	r3, [r4, #0]
 800735a:	bd38      	pop	{r3, r4, r5, pc}
 800735c:	20004c68 	.word	0x20004c68

08007360 <_malloc_usable_size_r>:
 8007360:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007364:	1f18      	subs	r0, r3, #4
 8007366:	2b00      	cmp	r3, #0
 8007368:	bfbc      	itt	lt
 800736a:	580b      	ldrlt	r3, [r1, r0]
 800736c:	18c0      	addlt	r0, r0, r3
 800736e:	4770      	bx	lr

08007370 <_init>:
 8007370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007372:	bf00      	nop
 8007374:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007376:	bc08      	pop	{r3}
 8007378:	469e      	mov	lr, r3
 800737a:	4770      	bx	lr

0800737c <_fini>:
 800737c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800737e:	bf00      	nop
 8007380:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007382:	bc08      	pop	{r3}
 8007384:	469e      	mov	lr, r3
 8007386:	4770      	bx	lr
