INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/4 bit parallel adder/4 bit parallel adder.srcs/sources_1/new/parallel_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module parallel_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/4 bit parallel adder/4 bit parallel adder.srcs/sim_1/new/tb_pa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_pa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Atharva/Documents/RTL_coding/4 bit parallel adder/4 bit parallel adder.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
