// Seed: 3972529151
module module_0 (
    input uwire id_0,
    input tri id_1,
    output tri id_2,
    input uwire id_3,
    output wire id_4,
    input supply1 id_5,
    input supply1 id_6,
    input supply0 id_7
);
  wire id_9, id_10;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    output tri id_2,
    input supply0 id_3,
    input supply0 id_4,
    input supply1 id_5,
    output supply1 id_6,
    output wor id_7,
    input uwire id_8,
    output supply0 id_9,
    output tri1 id_10,
    input supply0 id_11,
    output uwire id_12,
    input supply0 id_13,
    input tri1 id_14,
    input wor id_15,
    input uwire id_16,
    input tri0 id_17
);
  wire id_19, id_20;
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6,
      id_4,
      id_6,
      id_17,
      id_13,
      id_11
  );
  assign modCall_1.id_2 = 0;
endmodule
