<stg><name>writeToRAM</name>


<trans_list>

<trans id="1442" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1443" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1445" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1446" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1447" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1448" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1449" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1451" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1464" from="8" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1453" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1454" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1455" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1456" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1457" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1458" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1467" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1468" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="1466" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="1463" from="17" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="32" op_0_bw="32">
<![CDATA[
.lr.ph10:0 %idx = alloca i32 1

]]></Node>
<StgValue><ssdm name="idx"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.lr.ph10:1 %n_periods_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %n_periods

]]></Node>
<StgValue><ssdm name="n_periods_read"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="8">
<![CDATA[
.lr.ph10:2 %n_periods_cast = zext i8 %n_periods_read

]]></Node>
<StgValue><ssdm name="n_periods_cast"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
.lr.ph10:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %buffer_out, i64 666, i64 207, i64 4294967295

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
.lr.ph10:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %buffer_out, void @empty_4, i32 0, i32 0, void @empty_13, i32 4294967295, i32 0, void @empty_13, void @empty_13, void @empty_13, i32 0, i32 0, i32 0, i32 0, void @empty_13, void @empty_13

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:5 %sample_period_samples_0_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:6 %sample_period_samples_1_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:7 %sample_period_samples_2_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:8 %sample_period_samples_3_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="259" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:9 %sample_period_samples_4_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:10 %sample_period_samples_5_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:11 %sample_period_samples_6_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="262" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:12 %sample_period_samples_7_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:13 %sample_period_samples_8_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:14 %sample_period_samples_9_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:15 %sample_period_samples_10_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:16 %sample_period_samples_11_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:17 %sample_period_samples_0_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:18 %sample_period_samples_1_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:19 %sample_period_samples_2_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:20 %sample_period_samples_3_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:21 %sample_period_samples_4_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:22 %sample_period_samples_5_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:23 %sample_period_samples_6_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="274" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:24 %sample_period_samples_7_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="275" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:25 %sample_period_samples_8_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="276" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:26 %sample_period_samples_9_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="277" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:27 %sample_period_samples_10_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="278" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:28 %sample_period_samples_11_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="279" bw="12" op_0_bw="64">
<![CDATA[
.lr.ph10:29 %sample_sample_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_sample_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="280" bw="20" op_0_bw="64">
<![CDATA[
.lr.ph10:30 %sample_timestamp_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="sample_timestamp_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="281" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:31 %sample_period_samples_0_sample_V_addr_1 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_1"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:32 %sample_period_samples_1_sample_V_addr_1 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_1"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="283" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:33 %sample_period_samples_2_sample_V_addr_1 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="284" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:34 %sample_period_samples_3_sample_V_addr_1 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_1"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="285" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:35 %sample_period_samples_4_sample_V_addr_1 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_1"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="286" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:36 %sample_period_samples_5_sample_V_addr_1 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_1"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="287" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:37 %sample_period_samples_6_sample_V_addr_1 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_1"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="288" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:38 %sample_period_samples_7_sample_V_addr_1 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_1"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="289" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:39 %sample_period_samples_8_sample_V_addr_1 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_1"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="290" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:40 %sample_period_samples_9_sample_V_addr_1 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_1"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:41 %sample_period_samples_10_sample_V_addr_1 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:42 %sample_period_samples_11_sample_V_addr_1 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_1"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="293" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:43 %sample_period_samples_0_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="294" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:44 %sample_period_samples_1_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="295" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:45 %sample_period_samples_2_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="296" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:46 %sample_period_samples_3_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="297" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:47 %sample_period_samples_4_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="298" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:48 %sample_period_samples_5_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="299" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:49 %sample_period_samples_6_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="300" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:50 %sample_period_samples_7_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="301" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:51 %sample_period_samples_8_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="302" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:52 %sample_period_samples_9_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="303" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:53 %sample_period_samples_10_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="304" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:54 %sample_period_samples_11_timestamp_V_addr_1 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="305" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:55 %sample_period_samples_0_sample_V_addr_2 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_2"/></StgValue>
</operation>

<operation id="74" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="306" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:56 %sample_period_samples_1_sample_V_addr_2 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_2"/></StgValue>
</operation>

<operation id="75" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="307" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:57 %sample_period_samples_2_sample_V_addr_2 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_2"/></StgValue>
</operation>

<operation id="76" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="308" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:58 %sample_period_samples_3_sample_V_addr_2 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_2"/></StgValue>
</operation>

<operation id="77" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="309" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:59 %sample_period_samples_4_sample_V_addr_2 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_2"/></StgValue>
</operation>

<operation id="78" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="310" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:60 %sample_period_samples_5_sample_V_addr_2 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_2"/></StgValue>
</operation>

<operation id="79" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="311" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:61 %sample_period_samples_6_sample_V_addr_2 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_2"/></StgValue>
</operation>

<operation id="80" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="312" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:62 %sample_period_samples_7_sample_V_addr_2 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_2"/></StgValue>
</operation>

<operation id="81" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="313" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:63 %sample_period_samples_8_sample_V_addr_2 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_2"/></StgValue>
</operation>

<operation id="82" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="314" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:64 %sample_period_samples_9_sample_V_addr_2 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_2"/></StgValue>
</operation>

<operation id="83" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="315" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:65 %sample_period_samples_10_sample_V_addr_2 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_2"/></StgValue>
</operation>

<operation id="84" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="316" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:66 %sample_period_samples_11_sample_V_addr_2 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_2"/></StgValue>
</operation>

<operation id="85" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:67 %sample_period_samples_0_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="86" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="318" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:68 %sample_period_samples_1_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="87" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="319" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:69 %sample_period_samples_2_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="88" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="320" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:70 %sample_period_samples_3_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="89" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="321" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:71 %sample_period_samples_4_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="90" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="322" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:72 %sample_period_samples_5_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="91" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="323" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:73 %sample_period_samples_6_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="92" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="324" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:74 %sample_period_samples_7_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="93" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:75 %sample_period_samples_8_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="94" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:76 %sample_period_samples_9_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="95" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:77 %sample_period_samples_10_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="96" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:78 %sample_period_samples_11_timestamp_V_addr_2 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="97" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="329" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:79 %sample_period_samples_0_sample_V_addr_3 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_3"/></StgValue>
</operation>

<operation id="98" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:80 %sample_period_samples_1_sample_V_addr_3 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_3"/></StgValue>
</operation>

<operation id="99" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:81 %sample_period_samples_2_sample_V_addr_3 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_3"/></StgValue>
</operation>

<operation id="100" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="332" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:82 %sample_period_samples_3_sample_V_addr_3 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_3"/></StgValue>
</operation>

<operation id="101" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="333" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:83 %sample_period_samples_4_sample_V_addr_3 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_3"/></StgValue>
</operation>

<operation id="102" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="334" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:84 %sample_period_samples_5_sample_V_addr_3 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_3"/></StgValue>
</operation>

<operation id="103" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="335" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:85 %sample_period_samples_6_sample_V_addr_3 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_3"/></StgValue>
</operation>

<operation id="104" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="336" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:86 %sample_period_samples_7_sample_V_addr_3 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_3"/></StgValue>
</operation>

<operation id="105" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:87 %sample_period_samples_8_sample_V_addr_3 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_3"/></StgValue>
</operation>

<operation id="106" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:88 %sample_period_samples_9_sample_V_addr_3 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_3"/></StgValue>
</operation>

<operation id="107" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:89 %sample_period_samples_10_sample_V_addr_3 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_3"/></StgValue>
</operation>

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:90 %sample_period_samples_11_sample_V_addr_3 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_3"/></StgValue>
</operation>

<operation id="109" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:91 %sample_period_samples_0_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="110" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:92 %sample_period_samples_1_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="111" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:93 %sample_period_samples_2_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="112" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:94 %sample_period_samples_3_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="113" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:95 %sample_period_samples_4_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="114" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:96 %sample_period_samples_5_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="115" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:97 %sample_period_samples_6_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="116" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="348" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:98 %sample_period_samples_7_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="117" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="349" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:99 %sample_period_samples_8_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="118" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:100 %sample_period_samples_9_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="119" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:101 %sample_period_samples_10_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="120" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="352" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:102 %sample_period_samples_11_timestamp_V_addr_3 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="353" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:103 %sample_period_samples_0_sample_V_addr_4 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_4"/></StgValue>
</operation>

<operation id="122" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="354" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:104 %sample_period_samples_1_sample_V_addr_4 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_4"/></StgValue>
</operation>

<operation id="123" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:105 %sample_period_samples_2_sample_V_addr_4 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_4"/></StgValue>
</operation>

<operation id="124" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:106 %sample_period_samples_3_sample_V_addr_4 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_4"/></StgValue>
</operation>

<operation id="125" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="357" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:107 %sample_period_samples_4_sample_V_addr_4 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_4"/></StgValue>
</operation>

<operation id="126" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="358" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:108 %sample_period_samples_5_sample_V_addr_4 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_4"/></StgValue>
</operation>

<operation id="127" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="359" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:109 %sample_period_samples_6_sample_V_addr_4 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_4"/></StgValue>
</operation>

<operation id="128" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="360" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:110 %sample_period_samples_7_sample_V_addr_4 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_4"/></StgValue>
</operation>

<operation id="129" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="361" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:111 %sample_period_samples_8_sample_V_addr_4 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_4"/></StgValue>
</operation>

<operation id="130" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="362" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:112 %sample_period_samples_9_sample_V_addr_4 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_4"/></StgValue>
</operation>

<operation id="131" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="363" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:113 %sample_period_samples_10_sample_V_addr_4 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_4"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:114 %sample_period_samples_11_sample_V_addr_4 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_4"/></StgValue>
</operation>

<operation id="133" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:115 %sample_period_samples_0_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="134" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:116 %sample_period_samples_1_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="135" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="367" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:117 %sample_period_samples_2_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="136" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="368" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:118 %sample_period_samples_3_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="137" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="369" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:119 %sample_period_samples_4_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="138" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="370" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:120 %sample_period_samples_5_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="139" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="371" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:121 %sample_period_samples_6_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="140" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="372" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:122 %sample_period_samples_7_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="141" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:123 %sample_period_samples_8_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="142" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="374" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:124 %sample_period_samples_9_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="143" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="375" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:125 %sample_period_samples_10_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="144" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="376" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:126 %sample_period_samples_11_timestamp_V_addr_4 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="145" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:127 %sample_period_samples_0_sample_V_addr_5 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_5"/></StgValue>
</operation>

<operation id="146" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:128 %sample_period_samples_1_sample_V_addr_5 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_5"/></StgValue>
</operation>

<operation id="147" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:129 %sample_period_samples_2_sample_V_addr_5 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_5"/></StgValue>
</operation>

<operation id="148" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:130 %sample_period_samples_3_sample_V_addr_5 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_5"/></StgValue>
</operation>

<operation id="149" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:131 %sample_period_samples_4_sample_V_addr_5 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_5"/></StgValue>
</operation>

<operation id="150" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:132 %sample_period_samples_5_sample_V_addr_5 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_5"/></StgValue>
</operation>

<operation id="151" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:133 %sample_period_samples_6_sample_V_addr_5 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_5"/></StgValue>
</operation>

<operation id="152" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:134 %sample_period_samples_7_sample_V_addr_5 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_5"/></StgValue>
</operation>

<operation id="153" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="385" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:135 %sample_period_samples_8_sample_V_addr_5 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_5"/></StgValue>
</operation>

<operation id="154" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:136 %sample_period_samples_9_sample_V_addr_5 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_5"/></StgValue>
</operation>

<operation id="155" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:137 %sample_period_samples_10_sample_V_addr_5 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_5"/></StgValue>
</operation>

<operation id="156" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:138 %sample_period_samples_11_sample_V_addr_5 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_5"/></StgValue>
</operation>

<operation id="157" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:139 %sample_period_samples_0_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="158" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:140 %sample_period_samples_1_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="159" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:141 %sample_period_samples_2_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="160" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="392" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:142 %sample_period_samples_3_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="161" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="393" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:143 %sample_period_samples_4_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="162" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="394" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:144 %sample_period_samples_5_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="163" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:145 %sample_period_samples_6_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="164" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:146 %sample_period_samples_7_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="165" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="397" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:147 %sample_period_samples_8_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="166" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="398" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:148 %sample_period_samples_9_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="167" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:149 %sample_period_samples_10_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="168" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:150 %sample_period_samples_11_timestamp_V_addr_5 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="169" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="401" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:151 %sample_period_samples_0_sample_V_addr_6 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_6"/></StgValue>
</operation>

<operation id="170" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:152 %sample_period_samples_1_sample_V_addr_6 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_6"/></StgValue>
</operation>

<operation id="171" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="403" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:153 %sample_period_samples_2_sample_V_addr_6 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_6"/></StgValue>
</operation>

<operation id="172" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:154 %sample_period_samples_3_sample_V_addr_6 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_6"/></StgValue>
</operation>

<operation id="173" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="405" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:155 %sample_period_samples_4_sample_V_addr_6 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_6"/></StgValue>
</operation>

<operation id="174" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="406" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:156 %sample_period_samples_5_sample_V_addr_6 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_6"/></StgValue>
</operation>

<operation id="175" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="407" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:157 %sample_period_samples_6_sample_V_addr_6 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_6"/></StgValue>
</operation>

<operation id="176" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="408" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:158 %sample_period_samples_7_sample_V_addr_6 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_6"/></StgValue>
</operation>

<operation id="177" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:159 %sample_period_samples_8_sample_V_addr_6 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_6"/></StgValue>
</operation>

<operation id="178" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:160 %sample_period_samples_9_sample_V_addr_6 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_6"/></StgValue>
</operation>

<operation id="179" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:161 %sample_period_samples_10_sample_V_addr_6 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_6"/></StgValue>
</operation>

<operation id="180" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:162 %sample_period_samples_11_sample_V_addr_6 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_6"/></StgValue>
</operation>

<operation id="181" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:163 %sample_period_samples_0_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="182" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:164 %sample_period_samples_1_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="183" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:165 %sample_period_samples_2_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="184" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:166 %sample_period_samples_3_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="185" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:167 %sample_period_samples_4_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="186" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:168 %sample_period_samples_5_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="187" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:169 %sample_period_samples_6_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="188" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:170 %sample_period_samples_7_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="189" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:171 %sample_period_samples_8_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="190" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:172 %sample_period_samples_9_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="191" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:173 %sample_period_samples_10_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="192" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:174 %sample_period_samples_11_timestamp_V_addr_6 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="193" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:175 %sample_period_samples_0_sample_V_addr_7 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_7"/></StgValue>
</operation>

<operation id="194" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:176 %sample_period_samples_1_sample_V_addr_7 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_7"/></StgValue>
</operation>

<operation id="195" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:177 %sample_period_samples_2_sample_V_addr_7 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_7"/></StgValue>
</operation>

<operation id="196" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:178 %sample_period_samples_3_sample_V_addr_7 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_7"/></StgValue>
</operation>

<operation id="197" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:179 %sample_period_samples_4_sample_V_addr_7 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_7"/></StgValue>
</operation>

<operation id="198" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:180 %sample_period_samples_5_sample_V_addr_7 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_7"/></StgValue>
</operation>

<operation id="199" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:181 %sample_period_samples_6_sample_V_addr_7 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_7"/></StgValue>
</operation>

<operation id="200" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:182 %sample_period_samples_7_sample_V_addr_7 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_7"/></StgValue>
</operation>

<operation id="201" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:183 %sample_period_samples_8_sample_V_addr_7 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_7"/></StgValue>
</operation>

<operation id="202" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:184 %sample_period_samples_9_sample_V_addr_7 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_7"/></StgValue>
</operation>

<operation id="203" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:185 %sample_period_samples_10_sample_V_addr_7 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_7"/></StgValue>
</operation>

<operation id="204" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:186 %sample_period_samples_11_sample_V_addr_7 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_7"/></StgValue>
</operation>

<operation id="205" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:187 %sample_period_samples_0_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="206" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:188 %sample_period_samples_1_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="207" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:189 %sample_period_samples_2_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="208" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:190 %sample_period_samples_3_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="209" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:191 %sample_period_samples_4_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="210" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:192 %sample_period_samples_5_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="211" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:193 %sample_period_samples_6_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="212" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:194 %sample_period_samples_7_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="213" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:195 %sample_period_samples_8_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="214" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:196 %sample_period_samples_9_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="215" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:197 %sample_period_samples_10_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="216" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:198 %sample_period_samples_11_timestamp_V_addr_7 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="217" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:199 %sample_period_samples_0_sample_V_addr_8 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_8"/></StgValue>
</operation>

<operation id="218" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:200 %sample_period_samples_1_sample_V_addr_8 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_8"/></StgValue>
</operation>

<operation id="219" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:201 %sample_period_samples_2_sample_V_addr_8 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_8"/></StgValue>
</operation>

<operation id="220" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:202 %sample_period_samples_3_sample_V_addr_8 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_8"/></StgValue>
</operation>

<operation id="221" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:203 %sample_period_samples_4_sample_V_addr_8 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_8"/></StgValue>
</operation>

<operation id="222" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:204 %sample_period_samples_5_sample_V_addr_8 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_8"/></StgValue>
</operation>

<operation id="223" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:205 %sample_period_samples_6_sample_V_addr_8 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_8"/></StgValue>
</operation>

<operation id="224" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:206 %sample_period_samples_7_sample_V_addr_8 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_8"/></StgValue>
</operation>

<operation id="225" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:207 %sample_period_samples_8_sample_V_addr_8 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_8"/></StgValue>
</operation>

<operation id="226" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:208 %sample_period_samples_9_sample_V_addr_8 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_8"/></StgValue>
</operation>

<operation id="227" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:209 %sample_period_samples_10_sample_V_addr_8 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_8"/></StgValue>
</operation>

<operation id="228" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:210 %sample_period_samples_11_sample_V_addr_8 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_8"/></StgValue>
</operation>

<operation id="229" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:211 %sample_period_samples_0_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="230" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:212 %sample_period_samples_1_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="231" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:213 %sample_period_samples_2_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="232" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:214 %sample_period_samples_3_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="233" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:215 %sample_period_samples_4_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="234" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:216 %sample_period_samples_5_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="235" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:217 %sample_period_samples_6_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="236" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:218 %sample_period_samples_7_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="237" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:219 %sample_period_samples_8_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="238" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:220 %sample_period_samples_9_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="239" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:221 %sample_period_samples_10_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="240" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:222 %sample_period_samples_11_timestamp_V_addr_8 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="241" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:223 %sample_period_samples_0_sample_V_addr_9 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_9"/></StgValue>
</operation>

<operation id="242" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:224 %sample_period_samples_1_sample_V_addr_9 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_9"/></StgValue>
</operation>

<operation id="243" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:225 %sample_period_samples_2_sample_V_addr_9 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_9"/></StgValue>
</operation>

<operation id="244" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:226 %sample_period_samples_3_sample_V_addr_9 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_9"/></StgValue>
</operation>

<operation id="245" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:227 %sample_period_samples_4_sample_V_addr_9 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_9"/></StgValue>
</operation>

<operation id="246" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:228 %sample_period_samples_5_sample_V_addr_9 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_9"/></StgValue>
</operation>

<operation id="247" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:229 %sample_period_samples_6_sample_V_addr_9 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_9"/></StgValue>
</operation>

<operation id="248" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:230 %sample_period_samples_7_sample_V_addr_9 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_9"/></StgValue>
</operation>

<operation id="249" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:231 %sample_period_samples_8_sample_V_addr_9 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_9"/></StgValue>
</operation>

<operation id="250" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:232 %sample_period_samples_9_sample_V_addr_9 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_9"/></StgValue>
</operation>

<operation id="251" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:233 %sample_period_samples_10_sample_V_addr_9 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_9"/></StgValue>
</operation>

<operation id="252" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:234 %sample_period_samples_11_sample_V_addr_9 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_9"/></StgValue>
</operation>

<operation id="253" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:235 %sample_period_samples_0_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="254" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:236 %sample_period_samples_1_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="255" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:237 %sample_period_samples_2_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="256" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:238 %sample_period_samples_3_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="257" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:239 %sample_period_samples_4_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="258" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:240 %sample_period_samples_5_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="259" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:241 %sample_period_samples_6_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="260" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:242 %sample_period_samples_7_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="261" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:243 %sample_period_samples_8_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="262" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:244 %sample_period_samples_9_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="263" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:245 %sample_period_samples_10_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="264" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:246 %sample_period_samples_11_timestamp_V_addr_9 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="265" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:247 %sample_period_samples_0_sample_V_addr_10 = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr_10"/></StgValue>
</operation>

<operation id="266" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:248 %sample_period_samples_1_sample_V_addr_10 = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr_10"/></StgValue>
</operation>

<operation id="267" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:249 %sample_period_samples_2_sample_V_addr_10 = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr_10"/></StgValue>
</operation>

<operation id="268" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:250 %sample_period_samples_3_sample_V_addr_10 = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr_10"/></StgValue>
</operation>

<operation id="269" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:251 %sample_period_samples_4_sample_V_addr_10 = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr_10"/></StgValue>
</operation>

<operation id="270" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:252 %sample_period_samples_5_sample_V_addr_10 = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr_10"/></StgValue>
</operation>

<operation id="271" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:253 %sample_period_samples_6_sample_V_addr_10 = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr_10"/></StgValue>
</operation>

<operation id="272" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:254 %sample_period_samples_7_sample_V_addr_10 = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr_10"/></StgValue>
</operation>

<operation id="273" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:255 %sample_period_samples_8_sample_V_addr_10 = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr_10"/></StgValue>
</operation>

<operation id="274" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:256 %sample_period_samples_9_sample_V_addr_10 = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr_10"/></StgValue>
</operation>

<operation id="275" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:257 %sample_period_samples_10_sample_V_addr_10 = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr_10"/></StgValue>
</operation>

<operation id="276" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:258 %sample_period_samples_11_sample_V_addr_10 = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr_10"/></StgValue>
</operation>

<operation id="277" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:259 %sample_period_samples_0_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="278" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:260 %sample_period_samples_1_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="279" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:261 %sample_period_samples_2_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="280" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:262 %sample_period_samples_3_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="281" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:263 %sample_period_samples_4_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="282" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:264 %sample_period_samples_5_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="283" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:265 %sample_period_samples_6_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="284" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:266 %sample_period_samples_7_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="285" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:267 %sample_period_samples_8_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="286" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:268 %sample_period_samples_9_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="287" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:269 %sample_period_samples_10_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="288" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:270 %sample_period_samples_11_timestamp_V_addr_10 = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="289" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:271 %sample_sample_V_addr_1 = getelementptr i12 %sample_sample_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_1"/></StgValue>
</operation>

<operation id="290" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:272 %sample_sample_V_addr_2 = getelementptr i12 %sample_sample_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_2"/></StgValue>
</operation>

<operation id="291" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:273 %sample_sample_V_addr_3 = getelementptr i12 %sample_sample_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_3"/></StgValue>
</operation>

<operation id="292" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:274 %sample_sample_V_addr_4 = getelementptr i12 %sample_sample_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_4"/></StgValue>
</operation>

<operation id="293" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:275 %sample_sample_V_addr_5 = getelementptr i12 %sample_sample_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_5"/></StgValue>
</operation>

<operation id="294" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:276 %sample_sample_V_addr_6 = getelementptr i12 %sample_sample_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_6"/></StgValue>
</operation>

<operation id="295" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:277 %sample_sample_V_addr_7 = getelementptr i12 %sample_sample_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_7"/></StgValue>
</operation>

<operation id="296" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:278 %sample_sample_V_addr_8 = getelementptr i12 %sample_sample_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_8"/></StgValue>
</operation>

<operation id="297" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:279 %sample_sample_V_addr_9 = getelementptr i12 %sample_sample_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_9"/></StgValue>
</operation>

<operation id="298" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:280 %sample_sample_V_addr_10 = getelementptr i12 %sample_sample_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_10"/></StgValue>
</operation>

<operation id="299" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:281 %sample_sample_V_addr_11 = getelementptr i12 %sample_sample_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_11"/></StgValue>
</operation>

<operation id="300" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:282 %sample_sample_V_addr_12 = getelementptr i12 %sample_sample_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr_12"/></StgValue>
</operation>

<operation id="301" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:283 %sample_timestamp_V_addr_1 = getelementptr i20 %sample_timestamp_V, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_1"/></StgValue>
</operation>

<operation id="302" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:284 %sample_timestamp_V_addr_2 = getelementptr i20 %sample_timestamp_V, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_2"/></StgValue>
</operation>

<operation id="303" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:285 %sample_timestamp_V_addr_3 = getelementptr i20 %sample_timestamp_V, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_3"/></StgValue>
</operation>

<operation id="304" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:286 %sample_timestamp_V_addr_4 = getelementptr i20 %sample_timestamp_V, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_4"/></StgValue>
</operation>

<operation id="305" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:287 %sample_timestamp_V_addr_5 = getelementptr i20 %sample_timestamp_V, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_5"/></StgValue>
</operation>

<operation id="306" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:288 %sample_timestamp_V_addr_6 = getelementptr i20 %sample_timestamp_V, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_6"/></StgValue>
</operation>

<operation id="307" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:289 %sample_timestamp_V_addr_7 = getelementptr i20 %sample_timestamp_V, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_7"/></StgValue>
</operation>

<operation id="308" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:290 %sample_timestamp_V_addr_8 = getelementptr i20 %sample_timestamp_V, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_8"/></StgValue>
</operation>

<operation id="309" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:291 %sample_timestamp_V_addr_9 = getelementptr i20 %sample_timestamp_V, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_9"/></StgValue>
</operation>

<operation id="310" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:292 %sample_timestamp_V_addr_10 = getelementptr i20 %sample_timestamp_V, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_10"/></StgValue>
</operation>

<operation id="311" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:293 %sample_timestamp_V_addr_11 = getelementptr i20 %sample_timestamp_V, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_11"/></StgValue>
</operation>

<operation id="312" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph10:294 %sample_timestamp_V_addr_12 = getelementptr i20 %sample_timestamp_V, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr_12"/></StgValue>
</operation>

<operation id="313" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="6" op_0_bw="6">
<![CDATA[
.lr.ph10:295 %sliding_window_front_ptr_load = load i6 %sliding_window_front_ptr_s

]]></Node>
<StgValue><ssdm name="sliding_window_front_ptr_load"/></StgValue>
</operation>

<operation id="314" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="32" op_0_bw="6">
<![CDATA[
.lr.ph10:296 %sext_ln34 = sext i6 %sliding_window_front_ptr_load

]]></Node>
<StgValue><ssdm name="sext_ln34"/></StgValue>
</operation>

<operation id="315" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="6" op_0_bw="6">
<![CDATA[
.lr.ph10:297 %buffer_idx_1 = load i6 %sliding_window_back_ptr_s

]]></Node>
<StgValue><ssdm name="buffer_idx_1"/></StgValue>
</operation>

<operation id="316" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="5" op_0_bw="6">
<![CDATA[
.lr.ph10:298 %trunc_ln22 = trunc i6 %buffer_idx_1

]]></Node>
<StgValue><ssdm name="trunc_ln22"/></StgValue>
</operation>

<operation id="317" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
.lr.ph10:299 %store_ln153 = store i32 0, i32 %idx

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="318" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph10:300 %br_ln153 = br void

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="319" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %i_08_in = phi i32 %n_periods_cast, void %.lr.ph10, i32 %i, void %._crit_edge

]]></Node>
<StgValue><ssdm name="i_08_in"/></StgValue>
</operation>

<operation id="320" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1 %idx_1 = load i32 %idx

]]></Node>
<StgValue><ssdm name="idx_1"/></StgValue>
</operation>

<operation id="321" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2 %i = add i32 %i_08_in, i32 4294967295

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="322" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3 %icmp_ln153 = icmp_sgt  i32 %i_08_in, i32 0

]]></Node>
<StgValue><ssdm name="icmp_ln153"/></StgValue>
</operation>

<operation id="323" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4 %br_ln153 = br i1 %icmp_ln153, void %._crit_edge11.loopexit, void %.split5_ifconv

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="324" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="560" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5_ifconv:2 %buffer_idx = sub i32 %sext_ln34, i32 %i

]]></Node>
<StgValue><ssdm name="buffer_idx"/></StgValue>
</operation>

<operation id="325" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="561" bw="5" op_0_bw="32">
<![CDATA[
.split5_ifconv:3 %buffer_idx_2 = trunc i32 %buffer_idx

]]></Node>
<StgValue><ssdm name="buffer_idx_2"/></StgValue>
</operation>

<operation id="326" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="562" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split5_ifconv:4 %icmp_ln32 = icmp_slt  i32 %buffer_idx, i32 4294967264

]]></Node>
<StgValue><ssdm name="icmp_ln32"/></StgValue>
</operation>

<operation id="327" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="563" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.split5_ifconv:5 %buffer_idx_3 = select i1 %icmp_ln32, i5 %trunc_ln22, i5 %buffer_idx_2

]]></Node>
<StgValue><ssdm name="buffer_idx_3"/></StgValue>
</operation>

<operation id="328" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="564" bw="64" op_0_bw="5">
<![CDATA[
.split5_ifconv:6 %zext_ln46 = zext i5 %buffer_idx_3

]]></Node>
<StgValue><ssdm name="zext_ln46"/></StgValue>
</operation>

<operation id="329" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="951" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:393 %sliding_window_buffer_samples_timestamp_V_1_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11_addr"/></StgValue>
</operation>

<operation id="330" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="952" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:394 %sliding_window_buffer_samples_timestamp_V_1_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11_load"/></StgValue>
</operation>

<operation id="331" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="953" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:395 %sliding_window_buffer_samples_timestamp_V_1_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10_addr"/></StgValue>
</operation>

<operation id="332" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="954" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:396 %sliding_window_buffer_samples_timestamp_V_1_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10_load"/></StgValue>
</operation>

<operation id="333" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="955" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:397 %sliding_window_buffer_samples_timestamp_V_1_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9_addr"/></StgValue>
</operation>

<operation id="334" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="956" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:398 %sliding_window_buffer_samples_timestamp_V_1_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9_load"/></StgValue>
</operation>

<operation id="335" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="957" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:399 %sliding_window_buffer_samples_timestamp_V_1_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8_addr"/></StgValue>
</operation>

<operation id="336" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="958" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:400 %sliding_window_buffer_samples_timestamp_V_1_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8_load"/></StgValue>
</operation>

<operation id="337" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="959" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:401 %sliding_window_buffer_samples_timestamp_V_1_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7_addr"/></StgValue>
</operation>

<operation id="338" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="960" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:402 %sliding_window_buffer_samples_timestamp_V_1_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7_load"/></StgValue>
</operation>

<operation id="339" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="961" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:403 %sliding_window_buffer_samples_timestamp_V_1_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6_addr"/></StgValue>
</operation>

<operation id="340" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="962" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:404 %sliding_window_buffer_samples_timestamp_V_1_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6_load"/></StgValue>
</operation>

<operation id="341" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="963" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:405 %sliding_window_buffer_samples_timestamp_V_1_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5_addr"/></StgValue>
</operation>

<operation id="342" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="964" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:406 %sliding_window_buffer_samples_timestamp_V_1_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5_load"/></StgValue>
</operation>

<operation id="343" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="965" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:407 %sliding_window_buffer_samples_timestamp_V_1_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4_addr"/></StgValue>
</operation>

<operation id="344" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="966" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:408 %sliding_window_buffer_samples_timestamp_V_1_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4_load"/></StgValue>
</operation>

<operation id="345" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="967" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:409 %sliding_window_buffer_samples_timestamp_V_1_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3_addr"/></StgValue>
</operation>

<operation id="346" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="968" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:410 %sliding_window_buffer_samples_timestamp_V_1_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3_load"/></StgValue>
</operation>

<operation id="347" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="969" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:411 %sliding_window_buffer_samples_timestamp_V_1_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2_addr"/></StgValue>
</operation>

<operation id="348" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="970" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:412 %sliding_window_buffer_samples_timestamp_V_1_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2_load"/></StgValue>
</operation>

<operation id="349" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="971" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:413 %sliding_window_buffer_samples_timestamp_V_1_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1_addr"/></StgValue>
</operation>

<operation id="350" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="972" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:414 %sliding_window_buffer_samples_timestamp_V_1_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1_load"/></StgValue>
</operation>

<operation id="351" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="973" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:415 %sliding_window_buffer_samples_timestamp_V_1_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_1_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0_addr"/></StgValue>
</operation>

<operation id="352" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="974" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:416 %sliding_window_buffer_samples_timestamp_V_1_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0_load"/></StgValue>
</operation>

<operation id="353" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="975" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:417 %sliding_window_buffer_samples_sample_V_1_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_addr"/></StgValue>
</operation>

<operation id="354" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:418 %sliding_window_buffer_samples_sample_V_1_11_load = load i5 %sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_load"/></StgValue>
</operation>

<operation id="355" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="977" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:419 %sliding_window_buffer_samples_sample_V_1_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_addr"/></StgValue>
</operation>

<operation id="356" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="978" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:420 %sliding_window_buffer_samples_sample_V_1_10_load = load i5 %sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_load"/></StgValue>
</operation>

<operation id="357" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="979" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:421 %sliding_window_buffer_samples_sample_V_1_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_addr"/></StgValue>
</operation>

<operation id="358" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="980" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:422 %sliding_window_buffer_samples_sample_V_1_9_load = load i5 %sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_load"/></StgValue>
</operation>

<operation id="359" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="981" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:423 %sliding_window_buffer_samples_sample_V_1_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_addr"/></StgValue>
</operation>

<operation id="360" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:424 %sliding_window_buffer_samples_sample_V_1_8_load = load i5 %sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_load"/></StgValue>
</operation>

<operation id="361" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="983" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:425 %sliding_window_buffer_samples_sample_V_1_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_addr"/></StgValue>
</operation>

<operation id="362" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:426 %sliding_window_buffer_samples_sample_V_1_7_load = load i5 %sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_load"/></StgValue>
</operation>

<operation id="363" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="985" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:427 %sliding_window_buffer_samples_sample_V_1_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_addr"/></StgValue>
</operation>

<operation id="364" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:428 %sliding_window_buffer_samples_sample_V_1_6_load = load i5 %sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_load"/></StgValue>
</operation>

<operation id="365" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="987" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:429 %sliding_window_buffer_samples_sample_V_1_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_addr"/></StgValue>
</operation>

<operation id="366" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="988" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:430 %sliding_window_buffer_samples_sample_V_1_5_load = load i5 %sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_load"/></StgValue>
</operation>

<operation id="367" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="989" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:431 %sliding_window_buffer_samples_sample_V_1_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_addr"/></StgValue>
</operation>

<operation id="368" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="990" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:432 %sliding_window_buffer_samples_sample_V_1_4_load = load i5 %sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_load"/></StgValue>
</operation>

<operation id="369" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="991" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:433 %sliding_window_buffer_samples_sample_V_1_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_addr"/></StgValue>
</operation>

<operation id="370" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:434 %sliding_window_buffer_samples_sample_V_1_3_load = load i5 %sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_load"/></StgValue>
</operation>

<operation id="371" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="993" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:435 %sliding_window_buffer_samples_sample_V_1_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_addr"/></StgValue>
</operation>

<operation id="372" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:436 %sliding_window_buffer_samples_sample_V_1_2_load = load i5 %sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_load"/></StgValue>
</operation>

<operation id="373" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="995" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:437 %sliding_window_buffer_samples_sample_V_1_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_addr"/></StgValue>
</operation>

<operation id="374" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:438 %sliding_window_buffer_samples_sample_V_1_1_load = load i5 %sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_load"/></StgValue>
</operation>

<operation id="375" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="997" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:439 %sliding_window_buffer_samples_sample_V_1_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_1_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_addr"/></StgValue>
</operation>

<operation id="376" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="998" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:440 %sliding_window_buffer_samples_sample_V_1_0_load = load i5 %sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_load"/></StgValue>
</operation>

<operation id="377" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="999" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:441 %sliding_window_buffer_samples_timestamp_V_0_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11_addr"/></StgValue>
</operation>

<operation id="378" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1000" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:442 %sliding_window_buffer_samples_timestamp_V_0_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11_load"/></StgValue>
</operation>

<operation id="379" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1001" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:443 %sliding_window_buffer_samples_timestamp_V_0_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10_addr"/></StgValue>
</operation>

<operation id="380" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1002" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:444 %sliding_window_buffer_samples_timestamp_V_0_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10_load"/></StgValue>
</operation>

<operation id="381" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1003" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:445 %sliding_window_buffer_samples_timestamp_V_0_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9_addr"/></StgValue>
</operation>

<operation id="382" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1004" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:446 %sliding_window_buffer_samples_timestamp_V_0_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9_load"/></StgValue>
</operation>

<operation id="383" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1005" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:447 %sliding_window_buffer_samples_timestamp_V_0_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8_addr"/></StgValue>
</operation>

<operation id="384" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1006" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:448 %sliding_window_buffer_samples_timestamp_V_0_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8_load"/></StgValue>
</operation>

<operation id="385" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1007" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:449 %sliding_window_buffer_samples_timestamp_V_0_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7_addr"/></StgValue>
</operation>

<operation id="386" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1008" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:450 %sliding_window_buffer_samples_timestamp_V_0_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7_load"/></StgValue>
</operation>

<operation id="387" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1009" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:451 %sliding_window_buffer_samples_timestamp_V_0_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6_addr"/></StgValue>
</operation>

<operation id="388" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1010" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:452 %sliding_window_buffer_samples_timestamp_V_0_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6_load"/></StgValue>
</operation>

<operation id="389" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1011" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:453 %sliding_window_buffer_samples_timestamp_V_0_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5_addr"/></StgValue>
</operation>

<operation id="390" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1012" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:454 %sliding_window_buffer_samples_timestamp_V_0_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5_load"/></StgValue>
</operation>

<operation id="391" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1013" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:455 %sliding_window_buffer_samples_timestamp_V_0_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4_addr"/></StgValue>
</operation>

<operation id="392" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1014" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:456 %sliding_window_buffer_samples_timestamp_V_0_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4_load"/></StgValue>
</operation>

<operation id="393" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1015" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:457 %sliding_window_buffer_samples_timestamp_V_0_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3_addr"/></StgValue>
</operation>

<operation id="394" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1016" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:458 %sliding_window_buffer_samples_timestamp_V_0_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3_load"/></StgValue>
</operation>

<operation id="395" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1017" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:459 %sliding_window_buffer_samples_timestamp_V_0_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2_addr"/></StgValue>
</operation>

<operation id="396" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1018" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:460 %sliding_window_buffer_samples_timestamp_V_0_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2_load"/></StgValue>
</operation>

<operation id="397" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1019" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:461 %sliding_window_buffer_samples_timestamp_V_0_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1_addr"/></StgValue>
</operation>

<operation id="398" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1020" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:462 %sliding_window_buffer_samples_timestamp_V_0_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1_load"/></StgValue>
</operation>

<operation id="399" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1021" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:463 %sliding_window_buffer_samples_timestamp_V_0_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_0_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0_addr"/></StgValue>
</operation>

<operation id="400" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1022" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:464 %sliding_window_buffer_samples_timestamp_V_0_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0_load"/></StgValue>
</operation>

<operation id="401" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1023" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:465 %sliding_window_buffer_samples_sample_V_0_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_addr"/></StgValue>
</operation>

<operation id="402" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1024" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:466 %sliding_window_buffer_samples_sample_V_0_11_load = load i5 %sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_load"/></StgValue>
</operation>

<operation id="403" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1025" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:467 %sliding_window_buffer_samples_sample_V_0_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_addr"/></StgValue>
</operation>

<operation id="404" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1026" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:468 %sliding_window_buffer_samples_sample_V_0_10_load = load i5 %sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_load"/></StgValue>
</operation>

<operation id="405" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1027" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:469 %sliding_window_buffer_samples_sample_V_0_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_addr"/></StgValue>
</operation>

<operation id="406" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:470 %sliding_window_buffer_samples_sample_V_0_9_load = load i5 %sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_load"/></StgValue>
</operation>

<operation id="407" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1029" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:471 %sliding_window_buffer_samples_sample_V_0_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_addr"/></StgValue>
</operation>

<operation id="408" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1030" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:472 %sliding_window_buffer_samples_sample_V_0_8_load = load i5 %sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_load"/></StgValue>
</operation>

<operation id="409" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1031" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:473 %sliding_window_buffer_samples_sample_V_0_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_addr"/></StgValue>
</operation>

<operation id="410" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1032" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:474 %sliding_window_buffer_samples_sample_V_0_7_load = load i5 %sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_load"/></StgValue>
</operation>

<operation id="411" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1033" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:475 %sliding_window_buffer_samples_sample_V_0_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_addr"/></StgValue>
</operation>

<operation id="412" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1034" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:476 %sliding_window_buffer_samples_sample_V_0_6_load = load i5 %sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_load"/></StgValue>
</operation>

<operation id="413" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1035" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:477 %sliding_window_buffer_samples_sample_V_0_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_addr"/></StgValue>
</operation>

<operation id="414" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:478 %sliding_window_buffer_samples_sample_V_0_5_load = load i5 %sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_load"/></StgValue>
</operation>

<operation id="415" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1037" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:479 %sliding_window_buffer_samples_sample_V_0_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_addr"/></StgValue>
</operation>

<operation id="416" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1038" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:480 %sliding_window_buffer_samples_sample_V_0_4_load = load i5 %sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_load"/></StgValue>
</operation>

<operation id="417" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1039" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:481 %sliding_window_buffer_samples_sample_V_0_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_addr"/></StgValue>
</operation>

<operation id="418" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1040" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:482 %sliding_window_buffer_samples_sample_V_0_3_load = load i5 %sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_load"/></StgValue>
</operation>

<operation id="419" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1041" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:483 %sliding_window_buffer_samples_sample_V_0_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_addr"/></StgValue>
</operation>

<operation id="420" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:484 %sliding_window_buffer_samples_sample_V_0_2_load = load i5 %sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_load"/></StgValue>
</operation>

<operation id="421" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1043" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:485 %sliding_window_buffer_samples_sample_V_0_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_addr"/></StgValue>
</operation>

<operation id="422" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1044" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:486 %sliding_window_buffer_samples_sample_V_0_1_load = load i5 %sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_load"/></StgValue>
</operation>

<operation id="423" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1045" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:487 %sliding_window_buffer_samples_sample_V_0_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_0_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_addr"/></StgValue>
</operation>

<operation id="424" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:488 %sliding_window_buffer_samples_sample_V_0_0_load = load i5 %sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_load"/></StgValue>
</operation>

<operation id="425" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln153" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1417" bw="0" op_0_bw="32">
<![CDATA[
._crit_edge11.loopexit:0 %ret_ln184 = ret i32 %idx_1

]]></Node>
<StgValue><ssdm name="ret_ln184"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="426" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:297 %sliding_window_buffer_samples_timestamp_V_3_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11_addr"/></StgValue>
</operation>

<operation id="427" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:298 %sliding_window_buffer_samples_timestamp_V_3_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11_load"/></StgValue>
</operation>

<operation id="428" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:299 %sliding_window_buffer_samples_timestamp_V_3_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10_addr"/></StgValue>
</operation>

<operation id="429" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:300 %sliding_window_buffer_samples_timestamp_V_3_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10_load"/></StgValue>
</operation>

<operation id="430" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:301 %sliding_window_buffer_samples_timestamp_V_3_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9_addr"/></StgValue>
</operation>

<operation id="431" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:302 %sliding_window_buffer_samples_timestamp_V_3_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9_load"/></StgValue>
</operation>

<operation id="432" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:303 %sliding_window_buffer_samples_timestamp_V_3_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8_addr"/></StgValue>
</operation>

<operation id="433" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:304 %sliding_window_buffer_samples_timestamp_V_3_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8_load"/></StgValue>
</operation>

<operation id="434" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:305 %sliding_window_buffer_samples_timestamp_V_3_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7_addr"/></StgValue>
</operation>

<operation id="435" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:306 %sliding_window_buffer_samples_timestamp_V_3_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7_load"/></StgValue>
</operation>

<operation id="436" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:307 %sliding_window_buffer_samples_timestamp_V_3_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6_addr"/></StgValue>
</operation>

<operation id="437" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:308 %sliding_window_buffer_samples_timestamp_V_3_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6_load"/></StgValue>
</operation>

<operation id="438" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:309 %sliding_window_buffer_samples_timestamp_V_3_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5_addr"/></StgValue>
</operation>

<operation id="439" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:310 %sliding_window_buffer_samples_timestamp_V_3_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5_load"/></StgValue>
</operation>

<operation id="440" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:311 %sliding_window_buffer_samples_timestamp_V_3_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4_addr"/></StgValue>
</operation>

<operation id="441" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:312 %sliding_window_buffer_samples_timestamp_V_3_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4_load"/></StgValue>
</operation>

<operation id="442" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:313 %sliding_window_buffer_samples_timestamp_V_3_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3_addr"/></StgValue>
</operation>

<operation id="443" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:314 %sliding_window_buffer_samples_timestamp_V_3_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3_load"/></StgValue>
</operation>

<operation id="444" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:315 %sliding_window_buffer_samples_timestamp_V_3_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2_addr"/></StgValue>
</operation>

<operation id="445" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:316 %sliding_window_buffer_samples_timestamp_V_3_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2_load"/></StgValue>
</operation>

<operation id="446" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:317 %sliding_window_buffer_samples_timestamp_V_3_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1_addr"/></StgValue>
</operation>

<operation id="447" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:318 %sliding_window_buffer_samples_timestamp_V_3_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1_load"/></StgValue>
</operation>

<operation id="448" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:319 %sliding_window_buffer_samples_timestamp_V_3_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_3_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0_addr"/></StgValue>
</operation>

<operation id="449" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:320 %sliding_window_buffer_samples_timestamp_V_3_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0_load"/></StgValue>
</operation>

<operation id="450" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:321 %sliding_window_buffer_samples_sample_V_3_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_addr"/></StgValue>
</operation>

<operation id="451" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:322 %sliding_window_buffer_samples_sample_V_3_11_load = load i5 %sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_load"/></StgValue>
</operation>

<operation id="452" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:323 %sliding_window_buffer_samples_sample_V_3_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_addr"/></StgValue>
</operation>

<operation id="453" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:324 %sliding_window_buffer_samples_sample_V_3_10_load = load i5 %sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_load"/></StgValue>
</operation>

<operation id="454" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:325 %sliding_window_buffer_samples_sample_V_3_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_addr"/></StgValue>
</operation>

<operation id="455" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:326 %sliding_window_buffer_samples_sample_V_3_9_load = load i5 %sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_load"/></StgValue>
</operation>

<operation id="456" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:327 %sliding_window_buffer_samples_sample_V_3_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_addr"/></StgValue>
</operation>

<operation id="457" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:328 %sliding_window_buffer_samples_sample_V_3_8_load = load i5 %sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_load"/></StgValue>
</operation>

<operation id="458" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:329 %sliding_window_buffer_samples_sample_V_3_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_addr"/></StgValue>
</operation>

<operation id="459" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:330 %sliding_window_buffer_samples_sample_V_3_7_load = load i5 %sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_load"/></StgValue>
</operation>

<operation id="460" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:331 %sliding_window_buffer_samples_sample_V_3_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_addr"/></StgValue>
</operation>

<operation id="461" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:332 %sliding_window_buffer_samples_sample_V_3_6_load = load i5 %sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_load"/></StgValue>
</operation>

<operation id="462" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:333 %sliding_window_buffer_samples_sample_V_3_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_addr"/></StgValue>
</operation>

<operation id="463" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:334 %sliding_window_buffer_samples_sample_V_3_5_load = load i5 %sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_load"/></StgValue>
</operation>

<operation id="464" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:335 %sliding_window_buffer_samples_sample_V_3_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_addr"/></StgValue>
</operation>

<operation id="465" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:336 %sliding_window_buffer_samples_sample_V_3_4_load = load i5 %sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_load"/></StgValue>
</operation>

<operation id="466" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:337 %sliding_window_buffer_samples_sample_V_3_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_addr"/></StgValue>
</operation>

<operation id="467" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:338 %sliding_window_buffer_samples_sample_V_3_3_load = load i5 %sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_load"/></StgValue>
</operation>

<operation id="468" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="897" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:339 %sliding_window_buffer_samples_sample_V_3_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_addr"/></StgValue>
</operation>

<operation id="469" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:340 %sliding_window_buffer_samples_sample_V_3_2_load = load i5 %sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_load"/></StgValue>
</operation>

<operation id="470" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="899" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:341 %sliding_window_buffer_samples_sample_V_3_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_addr"/></StgValue>
</operation>

<operation id="471" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:342 %sliding_window_buffer_samples_sample_V_3_1_load = load i5 %sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_load"/></StgValue>
</operation>

<operation id="472" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="901" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:343 %sliding_window_buffer_samples_sample_V_3_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_3_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_addr"/></StgValue>
</operation>

<operation id="473" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:344 %sliding_window_buffer_samples_sample_V_3_0_load = load i5 %sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_load"/></StgValue>
</operation>

<operation id="474" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="903" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:345 %sliding_window_buffer_samples_timestamp_V_2_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11_addr"/></StgValue>
</operation>

<operation id="475" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:346 %sliding_window_buffer_samples_timestamp_V_2_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11_load"/></StgValue>
</operation>

<operation id="476" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="905" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:347 %sliding_window_buffer_samples_timestamp_V_2_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10_addr"/></StgValue>
</operation>

<operation id="477" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:348 %sliding_window_buffer_samples_timestamp_V_2_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10_load"/></StgValue>
</operation>

<operation id="478" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="907" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:349 %sliding_window_buffer_samples_timestamp_V_2_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9_addr"/></StgValue>
</operation>

<operation id="479" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:350 %sliding_window_buffer_samples_timestamp_V_2_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9_load"/></StgValue>
</operation>

<operation id="480" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="909" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:351 %sliding_window_buffer_samples_timestamp_V_2_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8_addr"/></StgValue>
</operation>

<operation id="481" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:352 %sliding_window_buffer_samples_timestamp_V_2_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8_load"/></StgValue>
</operation>

<operation id="482" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="911" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:353 %sliding_window_buffer_samples_timestamp_V_2_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7_addr"/></StgValue>
</operation>

<operation id="483" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:354 %sliding_window_buffer_samples_timestamp_V_2_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7_load"/></StgValue>
</operation>

<operation id="484" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="913" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:355 %sliding_window_buffer_samples_timestamp_V_2_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6_addr"/></StgValue>
</operation>

<operation id="485" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:356 %sliding_window_buffer_samples_timestamp_V_2_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6_load"/></StgValue>
</operation>

<operation id="486" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="915" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:357 %sliding_window_buffer_samples_timestamp_V_2_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5_addr"/></StgValue>
</operation>

<operation id="487" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:358 %sliding_window_buffer_samples_timestamp_V_2_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5_load"/></StgValue>
</operation>

<operation id="488" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="917" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:359 %sliding_window_buffer_samples_timestamp_V_2_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4_addr"/></StgValue>
</operation>

<operation id="489" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:360 %sliding_window_buffer_samples_timestamp_V_2_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4_load"/></StgValue>
</operation>

<operation id="490" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="919" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:361 %sliding_window_buffer_samples_timestamp_V_2_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3_addr"/></StgValue>
</operation>

<operation id="491" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:362 %sliding_window_buffer_samples_timestamp_V_2_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3_load"/></StgValue>
</operation>

<operation id="492" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="921" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:363 %sliding_window_buffer_samples_timestamp_V_2_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2_addr"/></StgValue>
</operation>

<operation id="493" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:364 %sliding_window_buffer_samples_timestamp_V_2_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2_load"/></StgValue>
</operation>

<operation id="494" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="923" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:365 %sliding_window_buffer_samples_timestamp_V_2_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1_addr"/></StgValue>
</operation>

<operation id="495" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:366 %sliding_window_buffer_samples_timestamp_V_2_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1_load"/></StgValue>
</operation>

<operation id="496" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="925" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:367 %sliding_window_buffer_samples_timestamp_V_2_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_2_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0_addr"/></StgValue>
</operation>

<operation id="497" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:368 %sliding_window_buffer_samples_timestamp_V_2_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0_load"/></StgValue>
</operation>

<operation id="498" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="927" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:369 %sliding_window_buffer_samples_sample_V_2_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_addr"/></StgValue>
</operation>

<operation id="499" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:370 %sliding_window_buffer_samples_sample_V_2_11_load = load i5 %sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_load"/></StgValue>
</operation>

<operation id="500" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="929" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:371 %sliding_window_buffer_samples_sample_V_2_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_addr"/></StgValue>
</operation>

<operation id="501" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:372 %sliding_window_buffer_samples_sample_V_2_10_load = load i5 %sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_load"/></StgValue>
</operation>

<operation id="502" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="931" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:373 %sliding_window_buffer_samples_sample_V_2_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_addr"/></StgValue>
</operation>

<operation id="503" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:374 %sliding_window_buffer_samples_sample_V_2_9_load = load i5 %sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_load"/></StgValue>
</operation>

<operation id="504" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="933" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:375 %sliding_window_buffer_samples_sample_V_2_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_addr"/></StgValue>
</operation>

<operation id="505" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:376 %sliding_window_buffer_samples_sample_V_2_8_load = load i5 %sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_load"/></StgValue>
</operation>

<operation id="506" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="935" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:377 %sliding_window_buffer_samples_sample_V_2_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_addr"/></StgValue>
</operation>

<operation id="507" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:378 %sliding_window_buffer_samples_sample_V_2_7_load = load i5 %sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_load"/></StgValue>
</operation>

<operation id="508" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="937" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:379 %sliding_window_buffer_samples_sample_V_2_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_addr"/></StgValue>
</operation>

<operation id="509" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:380 %sliding_window_buffer_samples_sample_V_2_6_load = load i5 %sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_load"/></StgValue>
</operation>

<operation id="510" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="939" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:381 %sliding_window_buffer_samples_sample_V_2_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_addr"/></StgValue>
</operation>

<operation id="511" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:382 %sliding_window_buffer_samples_sample_V_2_5_load = load i5 %sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_load"/></StgValue>
</operation>

<operation id="512" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="941" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:383 %sliding_window_buffer_samples_sample_V_2_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_addr"/></StgValue>
</operation>

<operation id="513" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:384 %sliding_window_buffer_samples_sample_V_2_4_load = load i5 %sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_load"/></StgValue>
</operation>

<operation id="514" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="943" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:385 %sliding_window_buffer_samples_sample_V_2_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_addr"/></StgValue>
</operation>

<operation id="515" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:386 %sliding_window_buffer_samples_sample_V_2_3_load = load i5 %sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_load"/></StgValue>
</operation>

<operation id="516" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="945" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:387 %sliding_window_buffer_samples_sample_V_2_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_addr"/></StgValue>
</operation>

<operation id="517" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:388 %sliding_window_buffer_samples_sample_V_2_2_load = load i5 %sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_load"/></StgValue>
</operation>

<operation id="518" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="947" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:389 %sliding_window_buffer_samples_sample_V_2_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_addr"/></StgValue>
</operation>

<operation id="519" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:390 %sliding_window_buffer_samples_sample_V_2_1_load = load i5 %sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_load"/></StgValue>
</operation>

<operation id="520" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="949" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:391 %sliding_window_buffer_samples_sample_V_2_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_2_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_addr"/></StgValue>
</operation>

<operation id="521" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:392 %sliding_window_buffer_samples_sample_V_2_0_load = load i5 %sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_load"/></StgValue>
</operation>

<operation id="522" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="952" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:394 %sliding_window_buffer_samples_timestamp_V_1_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11_load"/></StgValue>
</operation>

<operation id="523" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="954" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:396 %sliding_window_buffer_samples_timestamp_V_1_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10_load"/></StgValue>
</operation>

<operation id="524" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="956" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:398 %sliding_window_buffer_samples_timestamp_V_1_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9_load"/></StgValue>
</operation>

<operation id="525" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="958" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:400 %sliding_window_buffer_samples_timestamp_V_1_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8_load"/></StgValue>
</operation>

<operation id="526" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="960" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:402 %sliding_window_buffer_samples_timestamp_V_1_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7_load"/></StgValue>
</operation>

<operation id="527" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="962" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:404 %sliding_window_buffer_samples_timestamp_V_1_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6_load"/></StgValue>
</operation>

<operation id="528" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="964" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:406 %sliding_window_buffer_samples_timestamp_V_1_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5_load"/></StgValue>
</operation>

<operation id="529" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="966" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:408 %sliding_window_buffer_samples_timestamp_V_1_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4_load"/></StgValue>
</operation>

<operation id="530" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="968" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:410 %sliding_window_buffer_samples_timestamp_V_1_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3_load"/></StgValue>
</operation>

<operation id="531" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="970" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:412 %sliding_window_buffer_samples_timestamp_V_1_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2_load"/></StgValue>
</operation>

<operation id="532" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="972" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:414 %sliding_window_buffer_samples_timestamp_V_1_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1_load"/></StgValue>
</operation>

<operation id="533" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="974" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:416 %sliding_window_buffer_samples_timestamp_V_1_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0_load"/></StgValue>
</operation>

<operation id="534" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="976" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:418 %sliding_window_buffer_samples_sample_V_1_11_load = load i5 %sliding_window_buffer_samples_sample_V_1_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11_load"/></StgValue>
</operation>

<operation id="535" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="978" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:420 %sliding_window_buffer_samples_sample_V_1_10_load = load i5 %sliding_window_buffer_samples_sample_V_1_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10_load"/></StgValue>
</operation>

<operation id="536" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="980" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:422 %sliding_window_buffer_samples_sample_V_1_9_load = load i5 %sliding_window_buffer_samples_sample_V_1_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9_load"/></StgValue>
</operation>

<operation id="537" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="982" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:424 %sliding_window_buffer_samples_sample_V_1_8_load = load i5 %sliding_window_buffer_samples_sample_V_1_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8_load"/></StgValue>
</operation>

<operation id="538" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="984" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:426 %sliding_window_buffer_samples_sample_V_1_7_load = load i5 %sliding_window_buffer_samples_sample_V_1_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7_load"/></StgValue>
</operation>

<operation id="539" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="986" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:428 %sliding_window_buffer_samples_sample_V_1_6_load = load i5 %sliding_window_buffer_samples_sample_V_1_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6_load"/></StgValue>
</operation>

<operation id="540" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="988" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:430 %sliding_window_buffer_samples_sample_V_1_5_load = load i5 %sliding_window_buffer_samples_sample_V_1_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5_load"/></StgValue>
</operation>

<operation id="541" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="990" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:432 %sliding_window_buffer_samples_sample_V_1_4_load = load i5 %sliding_window_buffer_samples_sample_V_1_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4_load"/></StgValue>
</operation>

<operation id="542" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="992" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:434 %sliding_window_buffer_samples_sample_V_1_3_load = load i5 %sliding_window_buffer_samples_sample_V_1_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3_load"/></StgValue>
</operation>

<operation id="543" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="994" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:436 %sliding_window_buffer_samples_sample_V_1_2_load = load i5 %sliding_window_buffer_samples_sample_V_1_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2_load"/></StgValue>
</operation>

<operation id="544" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="996" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:438 %sliding_window_buffer_samples_sample_V_1_1_load = load i5 %sliding_window_buffer_samples_sample_V_1_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1_load"/></StgValue>
</operation>

<operation id="545" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="998" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:440 %sliding_window_buffer_samples_sample_V_1_0_load = load i5 %sliding_window_buffer_samples_sample_V_1_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0_load"/></StgValue>
</operation>

<operation id="546" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1000" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:442 %sliding_window_buffer_samples_timestamp_V_0_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11_load"/></StgValue>
</operation>

<operation id="547" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1002" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:444 %sliding_window_buffer_samples_timestamp_V_0_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10_load"/></StgValue>
</operation>

<operation id="548" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1004" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:446 %sliding_window_buffer_samples_timestamp_V_0_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9_load"/></StgValue>
</operation>

<operation id="549" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1006" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:448 %sliding_window_buffer_samples_timestamp_V_0_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8_load"/></StgValue>
</operation>

<operation id="550" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1008" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:450 %sliding_window_buffer_samples_timestamp_V_0_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7_load"/></StgValue>
</operation>

<operation id="551" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1010" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:452 %sliding_window_buffer_samples_timestamp_V_0_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6_load"/></StgValue>
</operation>

<operation id="552" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1012" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:454 %sliding_window_buffer_samples_timestamp_V_0_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5_load"/></StgValue>
</operation>

<operation id="553" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1014" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:456 %sliding_window_buffer_samples_timestamp_V_0_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4_load"/></StgValue>
</operation>

<operation id="554" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1016" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:458 %sliding_window_buffer_samples_timestamp_V_0_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3_load"/></StgValue>
</operation>

<operation id="555" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1018" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:460 %sliding_window_buffer_samples_timestamp_V_0_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2_load"/></StgValue>
</operation>

<operation id="556" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1020" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:462 %sliding_window_buffer_samples_timestamp_V_0_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1_load"/></StgValue>
</operation>

<operation id="557" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1022" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:464 %sliding_window_buffer_samples_timestamp_V_0_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0_load"/></StgValue>
</operation>

<operation id="558" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1024" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:466 %sliding_window_buffer_samples_sample_V_0_11_load = load i5 %sliding_window_buffer_samples_sample_V_0_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11_load"/></StgValue>
</operation>

<operation id="559" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1026" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:468 %sliding_window_buffer_samples_sample_V_0_10_load = load i5 %sliding_window_buffer_samples_sample_V_0_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10_load"/></StgValue>
</operation>

<operation id="560" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1028" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:470 %sliding_window_buffer_samples_sample_V_0_9_load = load i5 %sliding_window_buffer_samples_sample_V_0_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9_load"/></StgValue>
</operation>

<operation id="561" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1030" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:472 %sliding_window_buffer_samples_sample_V_0_8_load = load i5 %sliding_window_buffer_samples_sample_V_0_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8_load"/></StgValue>
</operation>

<operation id="562" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1032" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:474 %sliding_window_buffer_samples_sample_V_0_7_load = load i5 %sliding_window_buffer_samples_sample_V_0_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7_load"/></StgValue>
</operation>

<operation id="563" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1034" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:476 %sliding_window_buffer_samples_sample_V_0_6_load = load i5 %sliding_window_buffer_samples_sample_V_0_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6_load"/></StgValue>
</operation>

<operation id="564" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1036" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:478 %sliding_window_buffer_samples_sample_V_0_5_load = load i5 %sliding_window_buffer_samples_sample_V_0_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5_load"/></StgValue>
</operation>

<operation id="565" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1038" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:480 %sliding_window_buffer_samples_sample_V_0_4_load = load i5 %sliding_window_buffer_samples_sample_V_0_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4_load"/></StgValue>
</operation>

<operation id="566" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1040" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:482 %sliding_window_buffer_samples_sample_V_0_3_load = load i5 %sliding_window_buffer_samples_sample_V_0_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3_load"/></StgValue>
</operation>

<operation id="567" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1042" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:484 %sliding_window_buffer_samples_sample_V_0_2_load = load i5 %sliding_window_buffer_samples_sample_V_0_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2_load"/></StgValue>
</operation>

<operation id="568" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1044" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:486 %sliding_window_buffer_samples_sample_V_0_1_load = load i5 %sliding_window_buffer_samples_sample_V_0_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1_load"/></StgValue>
</operation>

<operation id="569" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1046" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:488 %sliding_window_buffer_samples_sample_V_0_0_load = load i5 %sliding_window_buffer_samples_sample_V_0_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0_load"/></StgValue>
</operation>

<operation id="570" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1047" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:489 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_0_0_load, i4 %sample_period_samples_0_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="571" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1048" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:490 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_0_1_load, i4 %sample_period_samples_1_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="572" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1049" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:491 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_0_2_load, i4 %sample_period_samples_2_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="573" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1050" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:492 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_0_3_load, i4 %sample_period_samples_3_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="574" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1051" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:493 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_0_4_load, i4 %sample_period_samples_4_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="575" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1052" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:494 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_0_5_load, i4 %sample_period_samples_5_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="576" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1053" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:495 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_0_6_load, i4 %sample_period_samples_6_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="577" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1054" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:496 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_0_7_load, i4 %sample_period_samples_7_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="578" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1055" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:497 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_0_8_load, i4 %sample_period_samples_8_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="579" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1056" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:498 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_0_9_load, i4 %sample_period_samples_9_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="580" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1057" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:499 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_0_10_load, i4 %sample_period_samples_10_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="581" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1058" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:500 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_0_11_load, i4 %sample_period_samples_11_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="582" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1059" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:501 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_0_0_load, i4 %sample_period_samples_0_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="583" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1060" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:502 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_0_1_load, i4 %sample_period_samples_1_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="584" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1061" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:503 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_0_2_load, i4 %sample_period_samples_2_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="585" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1062" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:504 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_0_3_load, i4 %sample_period_samples_3_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="586" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1063" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:505 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_0_4_load, i4 %sample_period_samples_4_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="587" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1064" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:506 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_0_5_load, i4 %sample_period_samples_5_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="588" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1065" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:507 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_0_6_load, i4 %sample_period_samples_6_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="589" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1066" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:508 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_0_7_load, i4 %sample_period_samples_7_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="590" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1067" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:509 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_0_8_load, i4 %sample_period_samples_8_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="591" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1068" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:510 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_0_9_load, i4 %sample_period_samples_9_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="592" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1069" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:511 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_0_10_load, i4 %sample_period_samples_10_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="593" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1070" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:512 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_0_11_load, i4 %sample_period_samples_11_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="594" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1071" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:513 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_1_0_load, i4 %sample_period_samples_0_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="595" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1072" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:514 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_1_1_load, i4 %sample_period_samples_1_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="596" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1073" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:515 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_1_2_load, i4 %sample_period_samples_2_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="597" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1074" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:516 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_1_3_load, i4 %sample_period_samples_3_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="598" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1075" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:517 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_1_4_load, i4 %sample_period_samples_4_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="599" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1076" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:518 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_1_5_load, i4 %sample_period_samples_5_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="600" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1077" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:519 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_1_6_load, i4 %sample_period_samples_6_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="601" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1078" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:520 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_1_7_load, i4 %sample_period_samples_7_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="602" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1079" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:521 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_1_8_load, i4 %sample_period_samples_8_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="603" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1080" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:522 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_1_9_load, i4 %sample_period_samples_9_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="604" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1081" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:523 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_1_10_load, i4 %sample_period_samples_10_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="605" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1082" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:524 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_1_11_load, i4 %sample_period_samples_11_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="606" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1083" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:525 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_1_0_load, i4 %sample_period_samples_0_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="607" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1084" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:526 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_1_1_load, i4 %sample_period_samples_1_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="608" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1085" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:527 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_1_2_load, i4 %sample_period_samples_2_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="609" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1086" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:528 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_1_3_load, i4 %sample_period_samples_3_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="610" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1087" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:529 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_1_4_load, i4 %sample_period_samples_4_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="611" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1088" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:530 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_1_5_load, i4 %sample_period_samples_5_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="612" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1089" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:531 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_1_6_load, i4 %sample_period_samples_6_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="613" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1090" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:532 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_1_7_load, i4 %sample_period_samples_7_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="614" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1091" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:533 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_1_8_load, i4 %sample_period_samples_8_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="615" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1092" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:534 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_1_9_load, i4 %sample_period_samples_9_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="616" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1093" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:535 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_1_10_load, i4 %sample_period_samples_10_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="617" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1094" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:536 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_1_11_load, i4 %sample_period_samples_11_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="618" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:201 %sliding_window_buffer_samples_timestamp_V_5_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11_addr"/></StgValue>
</operation>

<operation id="619" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:202 %sliding_window_buffer_samples_timestamp_V_5_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11_load"/></StgValue>
</operation>

<operation id="620" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:203 %sliding_window_buffer_samples_timestamp_V_5_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10_addr"/></StgValue>
</operation>

<operation id="621" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:204 %sliding_window_buffer_samples_timestamp_V_5_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10_load"/></StgValue>
</operation>

<operation id="622" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:205 %sliding_window_buffer_samples_timestamp_V_5_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9_addr"/></StgValue>
</operation>

<operation id="623" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:206 %sliding_window_buffer_samples_timestamp_V_5_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9_load"/></StgValue>
</operation>

<operation id="624" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:207 %sliding_window_buffer_samples_timestamp_V_5_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8_addr"/></StgValue>
</operation>

<operation id="625" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:208 %sliding_window_buffer_samples_timestamp_V_5_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8_load"/></StgValue>
</operation>

<operation id="626" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:209 %sliding_window_buffer_samples_timestamp_V_5_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7_addr"/></StgValue>
</operation>

<operation id="627" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:210 %sliding_window_buffer_samples_timestamp_V_5_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7_load"/></StgValue>
</operation>

<operation id="628" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:211 %sliding_window_buffer_samples_timestamp_V_5_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6_addr"/></StgValue>
</operation>

<operation id="629" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:212 %sliding_window_buffer_samples_timestamp_V_5_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6_load"/></StgValue>
</operation>

<operation id="630" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:213 %sliding_window_buffer_samples_timestamp_V_5_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5_addr"/></StgValue>
</operation>

<operation id="631" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:214 %sliding_window_buffer_samples_timestamp_V_5_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5_load"/></StgValue>
</operation>

<operation id="632" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:215 %sliding_window_buffer_samples_timestamp_V_5_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4_addr"/></StgValue>
</operation>

<operation id="633" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:216 %sliding_window_buffer_samples_timestamp_V_5_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4_load"/></StgValue>
</operation>

<operation id="634" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:217 %sliding_window_buffer_samples_timestamp_V_5_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3_addr"/></StgValue>
</operation>

<operation id="635" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:218 %sliding_window_buffer_samples_timestamp_V_5_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3_load"/></StgValue>
</operation>

<operation id="636" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:219 %sliding_window_buffer_samples_timestamp_V_5_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2_addr"/></StgValue>
</operation>

<operation id="637" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:220 %sliding_window_buffer_samples_timestamp_V_5_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2_load"/></StgValue>
</operation>

<operation id="638" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:221 %sliding_window_buffer_samples_timestamp_V_5_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1_addr"/></StgValue>
</operation>

<operation id="639" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:222 %sliding_window_buffer_samples_timestamp_V_5_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1_load"/></StgValue>
</operation>

<operation id="640" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:223 %sliding_window_buffer_samples_timestamp_V_5_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_5_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0_addr"/></StgValue>
</operation>

<operation id="641" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:224 %sliding_window_buffer_samples_timestamp_V_5_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0_load"/></StgValue>
</operation>

<operation id="642" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:225 %sliding_window_buffer_samples_sample_V_5_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_addr"/></StgValue>
</operation>

<operation id="643" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:226 %sliding_window_buffer_samples_sample_V_5_11_load = load i5 %sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_load"/></StgValue>
</operation>

<operation id="644" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:227 %sliding_window_buffer_samples_sample_V_5_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_addr"/></StgValue>
</operation>

<operation id="645" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:228 %sliding_window_buffer_samples_sample_V_5_10_load = load i5 %sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_load"/></StgValue>
</operation>

<operation id="646" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:229 %sliding_window_buffer_samples_sample_V_5_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_addr"/></StgValue>
</operation>

<operation id="647" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:230 %sliding_window_buffer_samples_sample_V_5_9_load = load i5 %sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_load"/></StgValue>
</operation>

<operation id="648" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:231 %sliding_window_buffer_samples_sample_V_5_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_addr"/></StgValue>
</operation>

<operation id="649" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:232 %sliding_window_buffer_samples_sample_V_5_8_load = load i5 %sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_load"/></StgValue>
</operation>

<operation id="650" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:233 %sliding_window_buffer_samples_sample_V_5_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_addr"/></StgValue>
</operation>

<operation id="651" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:234 %sliding_window_buffer_samples_sample_V_5_7_load = load i5 %sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_load"/></StgValue>
</operation>

<operation id="652" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:235 %sliding_window_buffer_samples_sample_V_5_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_addr"/></StgValue>
</operation>

<operation id="653" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:236 %sliding_window_buffer_samples_sample_V_5_6_load = load i5 %sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_load"/></StgValue>
</operation>

<operation id="654" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:237 %sliding_window_buffer_samples_sample_V_5_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_addr"/></StgValue>
</operation>

<operation id="655" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:238 %sliding_window_buffer_samples_sample_V_5_5_load = load i5 %sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_load"/></StgValue>
</operation>

<operation id="656" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:239 %sliding_window_buffer_samples_sample_V_5_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_addr"/></StgValue>
</operation>

<operation id="657" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:240 %sliding_window_buffer_samples_sample_V_5_4_load = load i5 %sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_load"/></StgValue>
</operation>

<operation id="658" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:241 %sliding_window_buffer_samples_sample_V_5_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_addr"/></StgValue>
</operation>

<operation id="659" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:242 %sliding_window_buffer_samples_sample_V_5_3_load = load i5 %sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_load"/></StgValue>
</operation>

<operation id="660" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:243 %sliding_window_buffer_samples_sample_V_5_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_addr"/></StgValue>
</operation>

<operation id="661" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:244 %sliding_window_buffer_samples_sample_V_5_2_load = load i5 %sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_load"/></StgValue>
</operation>

<operation id="662" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:245 %sliding_window_buffer_samples_sample_V_5_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_addr"/></StgValue>
</operation>

<operation id="663" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:246 %sliding_window_buffer_samples_sample_V_5_1_load = load i5 %sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_load"/></StgValue>
</operation>

<operation id="664" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:247 %sliding_window_buffer_samples_sample_V_5_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_5_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_addr"/></StgValue>
</operation>

<operation id="665" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:248 %sliding_window_buffer_samples_sample_V_5_0_load = load i5 %sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_load"/></StgValue>
</operation>

<operation id="666" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:249 %sliding_window_buffer_samples_timestamp_V_4_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11_addr"/></StgValue>
</operation>

<operation id="667" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:250 %sliding_window_buffer_samples_timestamp_V_4_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11_load"/></StgValue>
</operation>

<operation id="668" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:251 %sliding_window_buffer_samples_timestamp_V_4_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10_addr"/></StgValue>
</operation>

<operation id="669" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:252 %sliding_window_buffer_samples_timestamp_V_4_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10_load"/></StgValue>
</operation>

<operation id="670" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:253 %sliding_window_buffer_samples_timestamp_V_4_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9_addr"/></StgValue>
</operation>

<operation id="671" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:254 %sliding_window_buffer_samples_timestamp_V_4_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9_load"/></StgValue>
</operation>

<operation id="672" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:255 %sliding_window_buffer_samples_timestamp_V_4_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8_addr"/></StgValue>
</operation>

<operation id="673" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:256 %sliding_window_buffer_samples_timestamp_V_4_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8_load"/></StgValue>
</operation>

<operation id="674" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:257 %sliding_window_buffer_samples_timestamp_V_4_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7_addr"/></StgValue>
</operation>

<operation id="675" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:258 %sliding_window_buffer_samples_timestamp_V_4_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7_load"/></StgValue>
</operation>

<operation id="676" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:259 %sliding_window_buffer_samples_timestamp_V_4_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6_addr"/></StgValue>
</operation>

<operation id="677" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:260 %sliding_window_buffer_samples_timestamp_V_4_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6_load"/></StgValue>
</operation>

<operation id="678" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:261 %sliding_window_buffer_samples_timestamp_V_4_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5_addr"/></StgValue>
</operation>

<operation id="679" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:262 %sliding_window_buffer_samples_timestamp_V_4_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5_load"/></StgValue>
</operation>

<operation id="680" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:263 %sliding_window_buffer_samples_timestamp_V_4_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4_addr"/></StgValue>
</operation>

<operation id="681" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:264 %sliding_window_buffer_samples_timestamp_V_4_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4_load"/></StgValue>
</operation>

<operation id="682" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:265 %sliding_window_buffer_samples_timestamp_V_4_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3_addr"/></StgValue>
</operation>

<operation id="683" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:266 %sliding_window_buffer_samples_timestamp_V_4_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3_load"/></StgValue>
</operation>

<operation id="684" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:267 %sliding_window_buffer_samples_timestamp_V_4_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2_addr"/></StgValue>
</operation>

<operation id="685" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:268 %sliding_window_buffer_samples_timestamp_V_4_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2_load"/></StgValue>
</operation>

<operation id="686" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:269 %sliding_window_buffer_samples_timestamp_V_4_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1_addr"/></StgValue>
</operation>

<operation id="687" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:270 %sliding_window_buffer_samples_timestamp_V_4_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1_load"/></StgValue>
</operation>

<operation id="688" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:271 %sliding_window_buffer_samples_timestamp_V_4_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_4_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0_addr"/></StgValue>
</operation>

<operation id="689" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:272 %sliding_window_buffer_samples_timestamp_V_4_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0_load"/></StgValue>
</operation>

<operation id="690" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:273 %sliding_window_buffer_samples_sample_V_4_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_addr"/></StgValue>
</operation>

<operation id="691" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:274 %sliding_window_buffer_samples_sample_V_4_11_load = load i5 %sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_load"/></StgValue>
</operation>

<operation id="692" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:275 %sliding_window_buffer_samples_sample_V_4_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_addr"/></StgValue>
</operation>

<operation id="693" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:276 %sliding_window_buffer_samples_sample_V_4_10_load = load i5 %sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_load"/></StgValue>
</operation>

<operation id="694" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:277 %sliding_window_buffer_samples_sample_V_4_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_addr"/></StgValue>
</operation>

<operation id="695" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:278 %sliding_window_buffer_samples_sample_V_4_9_load = load i5 %sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_load"/></StgValue>
</operation>

<operation id="696" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:279 %sliding_window_buffer_samples_sample_V_4_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_addr"/></StgValue>
</operation>

<operation id="697" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:280 %sliding_window_buffer_samples_sample_V_4_8_load = load i5 %sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_load"/></StgValue>
</operation>

<operation id="698" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:281 %sliding_window_buffer_samples_sample_V_4_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_addr"/></StgValue>
</operation>

<operation id="699" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:282 %sliding_window_buffer_samples_sample_V_4_7_load = load i5 %sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_load"/></StgValue>
</operation>

<operation id="700" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:283 %sliding_window_buffer_samples_sample_V_4_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_addr"/></StgValue>
</operation>

<operation id="701" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:284 %sliding_window_buffer_samples_sample_V_4_6_load = load i5 %sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_load"/></StgValue>
</operation>

<operation id="702" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:285 %sliding_window_buffer_samples_sample_V_4_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_addr"/></StgValue>
</operation>

<operation id="703" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:286 %sliding_window_buffer_samples_sample_V_4_5_load = load i5 %sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_load"/></StgValue>
</operation>

<operation id="704" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:287 %sliding_window_buffer_samples_sample_V_4_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_addr"/></StgValue>
</operation>

<operation id="705" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:288 %sliding_window_buffer_samples_sample_V_4_4_load = load i5 %sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_load"/></StgValue>
</operation>

<operation id="706" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:289 %sliding_window_buffer_samples_sample_V_4_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_addr"/></StgValue>
</operation>

<operation id="707" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:290 %sliding_window_buffer_samples_sample_V_4_3_load = load i5 %sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_load"/></StgValue>
</operation>

<operation id="708" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:291 %sliding_window_buffer_samples_sample_V_4_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_addr"/></StgValue>
</operation>

<operation id="709" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:292 %sliding_window_buffer_samples_sample_V_4_2_load = load i5 %sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_load"/></StgValue>
</operation>

<operation id="710" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:293 %sliding_window_buffer_samples_sample_V_4_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_addr"/></StgValue>
</operation>

<operation id="711" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:294 %sliding_window_buffer_samples_sample_V_4_1_load = load i5 %sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_load"/></StgValue>
</operation>

<operation id="712" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:295 %sliding_window_buffer_samples_sample_V_4_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_4_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_addr"/></StgValue>
</operation>

<operation id="713" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:296 %sliding_window_buffer_samples_sample_V_4_0_load = load i5 %sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_load"/></StgValue>
</operation>

<operation id="714" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:298 %sliding_window_buffer_samples_timestamp_V_3_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11_load"/></StgValue>
</operation>

<operation id="715" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:300 %sliding_window_buffer_samples_timestamp_V_3_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10_load"/></StgValue>
</operation>

<operation id="716" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:302 %sliding_window_buffer_samples_timestamp_V_3_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9_load"/></StgValue>
</operation>

<operation id="717" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:304 %sliding_window_buffer_samples_timestamp_V_3_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8_load"/></StgValue>
</operation>

<operation id="718" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:306 %sliding_window_buffer_samples_timestamp_V_3_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7_load"/></StgValue>
</operation>

<operation id="719" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:308 %sliding_window_buffer_samples_timestamp_V_3_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6_load"/></StgValue>
</operation>

<operation id="720" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:310 %sliding_window_buffer_samples_timestamp_V_3_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5_load"/></StgValue>
</operation>

<operation id="721" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:312 %sliding_window_buffer_samples_timestamp_V_3_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4_load"/></StgValue>
</operation>

<operation id="722" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:314 %sliding_window_buffer_samples_timestamp_V_3_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3_load"/></StgValue>
</operation>

<operation id="723" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:316 %sliding_window_buffer_samples_timestamp_V_3_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2_load"/></StgValue>
</operation>

<operation id="724" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:318 %sliding_window_buffer_samples_timestamp_V_3_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1_load"/></StgValue>
</operation>

<operation id="725" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:320 %sliding_window_buffer_samples_timestamp_V_3_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0_load"/></StgValue>
</operation>

<operation id="726" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:322 %sliding_window_buffer_samples_sample_V_3_11_load = load i5 %sliding_window_buffer_samples_sample_V_3_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11_load"/></StgValue>
</operation>

<operation id="727" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:324 %sliding_window_buffer_samples_sample_V_3_10_load = load i5 %sliding_window_buffer_samples_sample_V_3_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10_load"/></StgValue>
</operation>

<operation id="728" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:326 %sliding_window_buffer_samples_sample_V_3_9_load = load i5 %sliding_window_buffer_samples_sample_V_3_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9_load"/></StgValue>
</operation>

<operation id="729" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:328 %sliding_window_buffer_samples_sample_V_3_8_load = load i5 %sliding_window_buffer_samples_sample_V_3_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8_load"/></StgValue>
</operation>

<operation id="730" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:330 %sliding_window_buffer_samples_sample_V_3_7_load = load i5 %sliding_window_buffer_samples_sample_V_3_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7_load"/></StgValue>
</operation>

<operation id="731" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:332 %sliding_window_buffer_samples_sample_V_3_6_load = load i5 %sliding_window_buffer_samples_sample_V_3_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6_load"/></StgValue>
</operation>

<operation id="732" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:334 %sliding_window_buffer_samples_sample_V_3_5_load = load i5 %sliding_window_buffer_samples_sample_V_3_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5_load"/></StgValue>
</operation>

<operation id="733" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:336 %sliding_window_buffer_samples_sample_V_3_4_load = load i5 %sliding_window_buffer_samples_sample_V_3_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4_load"/></StgValue>
</operation>

<operation id="734" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="896" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:338 %sliding_window_buffer_samples_sample_V_3_3_load = load i5 %sliding_window_buffer_samples_sample_V_3_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3_load"/></StgValue>
</operation>

<operation id="735" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="898" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:340 %sliding_window_buffer_samples_sample_V_3_2_load = load i5 %sliding_window_buffer_samples_sample_V_3_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2_load"/></StgValue>
</operation>

<operation id="736" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="900" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:342 %sliding_window_buffer_samples_sample_V_3_1_load = load i5 %sliding_window_buffer_samples_sample_V_3_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1_load"/></StgValue>
</operation>

<operation id="737" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="902" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:344 %sliding_window_buffer_samples_sample_V_3_0_load = load i5 %sliding_window_buffer_samples_sample_V_3_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0_load"/></StgValue>
</operation>

<operation id="738" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="904" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:346 %sliding_window_buffer_samples_timestamp_V_2_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11_load"/></StgValue>
</operation>

<operation id="739" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="906" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:348 %sliding_window_buffer_samples_timestamp_V_2_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10_load"/></StgValue>
</operation>

<operation id="740" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="908" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:350 %sliding_window_buffer_samples_timestamp_V_2_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9_load"/></StgValue>
</operation>

<operation id="741" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="910" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:352 %sliding_window_buffer_samples_timestamp_V_2_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8_load"/></StgValue>
</operation>

<operation id="742" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="912" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:354 %sliding_window_buffer_samples_timestamp_V_2_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7_load"/></StgValue>
</operation>

<operation id="743" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="914" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:356 %sliding_window_buffer_samples_timestamp_V_2_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6_load"/></StgValue>
</operation>

<operation id="744" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="916" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:358 %sliding_window_buffer_samples_timestamp_V_2_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5_load"/></StgValue>
</operation>

<operation id="745" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="918" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:360 %sliding_window_buffer_samples_timestamp_V_2_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4_load"/></StgValue>
</operation>

<operation id="746" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="920" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:362 %sliding_window_buffer_samples_timestamp_V_2_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3_load"/></StgValue>
</operation>

<operation id="747" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="922" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:364 %sliding_window_buffer_samples_timestamp_V_2_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2_load"/></StgValue>
</operation>

<operation id="748" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="924" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:366 %sliding_window_buffer_samples_timestamp_V_2_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1_load"/></StgValue>
</operation>

<operation id="749" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="926" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:368 %sliding_window_buffer_samples_timestamp_V_2_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0_load"/></StgValue>
</operation>

<operation id="750" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="928" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:370 %sliding_window_buffer_samples_sample_V_2_11_load = load i5 %sliding_window_buffer_samples_sample_V_2_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11_load"/></StgValue>
</operation>

<operation id="751" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="930" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:372 %sliding_window_buffer_samples_sample_V_2_10_load = load i5 %sliding_window_buffer_samples_sample_V_2_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10_load"/></StgValue>
</operation>

<operation id="752" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="932" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:374 %sliding_window_buffer_samples_sample_V_2_9_load = load i5 %sliding_window_buffer_samples_sample_V_2_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9_load"/></StgValue>
</operation>

<operation id="753" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="934" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:376 %sliding_window_buffer_samples_sample_V_2_8_load = load i5 %sliding_window_buffer_samples_sample_V_2_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8_load"/></StgValue>
</operation>

<operation id="754" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="936" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:378 %sliding_window_buffer_samples_sample_V_2_7_load = load i5 %sliding_window_buffer_samples_sample_V_2_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7_load"/></StgValue>
</operation>

<operation id="755" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="938" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:380 %sliding_window_buffer_samples_sample_V_2_6_load = load i5 %sliding_window_buffer_samples_sample_V_2_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6_load"/></StgValue>
</operation>

<operation id="756" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="940" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:382 %sliding_window_buffer_samples_sample_V_2_5_load = load i5 %sliding_window_buffer_samples_sample_V_2_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5_load"/></StgValue>
</operation>

<operation id="757" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="942" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:384 %sliding_window_buffer_samples_sample_V_2_4_load = load i5 %sliding_window_buffer_samples_sample_V_2_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4_load"/></StgValue>
</operation>

<operation id="758" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="944" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:386 %sliding_window_buffer_samples_sample_V_2_3_load = load i5 %sliding_window_buffer_samples_sample_V_2_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3_load"/></StgValue>
</operation>

<operation id="759" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="946" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:388 %sliding_window_buffer_samples_sample_V_2_2_load = load i5 %sliding_window_buffer_samples_sample_V_2_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2_load"/></StgValue>
</operation>

<operation id="760" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="948" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:390 %sliding_window_buffer_samples_sample_V_2_1_load = load i5 %sliding_window_buffer_samples_sample_V_2_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1_load"/></StgValue>
</operation>

<operation id="761" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="950" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:392 %sliding_window_buffer_samples_sample_V_2_0_load = load i5 %sliding_window_buffer_samples_sample_V_2_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0_load"/></StgValue>
</operation>

<operation id="762" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1095" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:537 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_2_0_load, i4 %sample_period_samples_0_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="763" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1096" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:538 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_2_1_load, i4 %sample_period_samples_1_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="764" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1097" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:539 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_2_2_load, i4 %sample_period_samples_2_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="765" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1098" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:540 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_2_3_load, i4 %sample_period_samples_3_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="766" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1099" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:541 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_2_4_load, i4 %sample_period_samples_4_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="767" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1100" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:542 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_2_5_load, i4 %sample_period_samples_5_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="768" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1101" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:543 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_2_6_load, i4 %sample_period_samples_6_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="769" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1102" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:544 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_2_7_load, i4 %sample_period_samples_7_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="770" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1103" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:545 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_2_8_load, i4 %sample_period_samples_8_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="771" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1104" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:546 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_2_9_load, i4 %sample_period_samples_9_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="772" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1105" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:547 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_2_10_load, i4 %sample_period_samples_10_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="773" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1106" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:548 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_2_11_load, i4 %sample_period_samples_11_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="774" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1107" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:549 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_2_0_load, i4 %sample_period_samples_0_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="775" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1108" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:550 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_2_1_load, i4 %sample_period_samples_1_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="776" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1109" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:551 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_2_2_load, i4 %sample_period_samples_2_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="777" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1110" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:552 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_2_3_load, i4 %sample_period_samples_3_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="778" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1111" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:553 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_2_4_load, i4 %sample_period_samples_4_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="779" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1112" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:554 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_2_5_load, i4 %sample_period_samples_5_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="780" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1113" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:555 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_2_6_load, i4 %sample_period_samples_6_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="781" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1114" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:556 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_2_7_load, i4 %sample_period_samples_7_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="782" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1115" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:557 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_2_8_load, i4 %sample_period_samples_8_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="783" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1116" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:558 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_2_9_load, i4 %sample_period_samples_9_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="784" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1117" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:559 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_2_10_load, i4 %sample_period_samples_10_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="785" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1118" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:560 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_2_11_load, i4 %sample_period_samples_11_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="786" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1119" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:561 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_3_0_load, i4 %sample_period_samples_0_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="787" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1120" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:562 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_3_1_load, i4 %sample_period_samples_1_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="788" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1121" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:563 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_3_2_load, i4 %sample_period_samples_2_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="789" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1122" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:564 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_3_3_load, i4 %sample_period_samples_3_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="790" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1123" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:565 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_3_4_load, i4 %sample_period_samples_4_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="791" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1124" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:566 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_3_5_load, i4 %sample_period_samples_5_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="792" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1125" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:567 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_3_6_load, i4 %sample_period_samples_6_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="793" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1126" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:568 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_3_7_load, i4 %sample_period_samples_7_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="794" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1127" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:569 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_3_8_load, i4 %sample_period_samples_8_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="795" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1128" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:570 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_3_9_load, i4 %sample_period_samples_9_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="796" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1129" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:571 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_3_10_load, i4 %sample_period_samples_10_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="797" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1130" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:572 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_3_11_load, i4 %sample_period_samples_11_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="798" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1131" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:573 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_3_0_load, i4 %sample_period_samples_0_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="799" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1132" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:574 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_3_1_load, i4 %sample_period_samples_1_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="800" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1133" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:575 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_3_2_load, i4 %sample_period_samples_2_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="801" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1134" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:576 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_3_3_load, i4 %sample_period_samples_3_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="802" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1135" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:577 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_3_4_load, i4 %sample_period_samples_4_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="803" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1136" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:578 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_3_5_load, i4 %sample_period_samples_5_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="804" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1137" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:579 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_3_6_load, i4 %sample_period_samples_6_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="805" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1138" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:580 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_3_7_load, i4 %sample_period_samples_7_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="806" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1139" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:581 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_3_8_load, i4 %sample_period_samples_8_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="807" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1140" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:582 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_3_9_load, i4 %sample_period_samples_9_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="808" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1141" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:583 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_3_10_load, i4 %sample_period_samples_10_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="809" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1142" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:584 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_3_11_load, i4 %sample_period_samples_11_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="810" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:105 %sliding_window_buffer_samples_timestamp_V_7_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11_addr"/></StgValue>
</operation>

<operation id="811" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:106 %sliding_window_buffer_samples_timestamp_V_7_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11_load"/></StgValue>
</operation>

<operation id="812" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:107 %sliding_window_buffer_samples_timestamp_V_7_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10_addr"/></StgValue>
</operation>

<operation id="813" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:108 %sliding_window_buffer_samples_timestamp_V_7_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10_load"/></StgValue>
</operation>

<operation id="814" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:109 %sliding_window_buffer_samples_timestamp_V_7_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9_addr"/></StgValue>
</operation>

<operation id="815" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:110 %sliding_window_buffer_samples_timestamp_V_7_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9_load"/></StgValue>
</operation>

<operation id="816" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:111 %sliding_window_buffer_samples_timestamp_V_7_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8_addr"/></StgValue>
</operation>

<operation id="817" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:112 %sliding_window_buffer_samples_timestamp_V_7_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8_load"/></StgValue>
</operation>

<operation id="818" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:113 %sliding_window_buffer_samples_timestamp_V_7_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7_addr"/></StgValue>
</operation>

<operation id="819" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:114 %sliding_window_buffer_samples_timestamp_V_7_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7_load"/></StgValue>
</operation>

<operation id="820" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:115 %sliding_window_buffer_samples_timestamp_V_7_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6_addr"/></StgValue>
</operation>

<operation id="821" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:116 %sliding_window_buffer_samples_timestamp_V_7_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6_load"/></StgValue>
</operation>

<operation id="822" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:117 %sliding_window_buffer_samples_timestamp_V_7_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5_addr"/></StgValue>
</operation>

<operation id="823" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:118 %sliding_window_buffer_samples_timestamp_V_7_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5_load"/></StgValue>
</operation>

<operation id="824" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:119 %sliding_window_buffer_samples_timestamp_V_7_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4_addr"/></StgValue>
</operation>

<operation id="825" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:120 %sliding_window_buffer_samples_timestamp_V_7_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4_load"/></StgValue>
</operation>

<operation id="826" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:121 %sliding_window_buffer_samples_timestamp_V_7_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3_addr"/></StgValue>
</operation>

<operation id="827" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:122 %sliding_window_buffer_samples_timestamp_V_7_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3_load"/></StgValue>
</operation>

<operation id="828" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:123 %sliding_window_buffer_samples_timestamp_V_7_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2_addr"/></StgValue>
</operation>

<operation id="829" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:124 %sliding_window_buffer_samples_timestamp_V_7_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2_load"/></StgValue>
</operation>

<operation id="830" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:125 %sliding_window_buffer_samples_timestamp_V_7_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1_addr"/></StgValue>
</operation>

<operation id="831" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:126 %sliding_window_buffer_samples_timestamp_V_7_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1_load"/></StgValue>
</operation>

<operation id="832" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:127 %sliding_window_buffer_samples_timestamp_V_7_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_7_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0_addr"/></StgValue>
</operation>

<operation id="833" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:128 %sliding_window_buffer_samples_timestamp_V_7_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0_load"/></StgValue>
</operation>

<operation id="834" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:129 %sliding_window_buffer_samples_sample_V_7_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_addr"/></StgValue>
</operation>

<operation id="835" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:130 %sliding_window_buffer_samples_sample_V_7_11_load = load i5 %sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_load"/></StgValue>
</operation>

<operation id="836" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:131 %sliding_window_buffer_samples_sample_V_7_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_addr"/></StgValue>
</operation>

<operation id="837" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:132 %sliding_window_buffer_samples_sample_V_7_10_load = load i5 %sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_load"/></StgValue>
</operation>

<operation id="838" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:133 %sliding_window_buffer_samples_sample_V_7_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_addr"/></StgValue>
</operation>

<operation id="839" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:134 %sliding_window_buffer_samples_sample_V_7_9_load = load i5 %sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_load"/></StgValue>
</operation>

<operation id="840" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:135 %sliding_window_buffer_samples_sample_V_7_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_addr"/></StgValue>
</operation>

<operation id="841" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:136 %sliding_window_buffer_samples_sample_V_7_8_load = load i5 %sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_load"/></StgValue>
</operation>

<operation id="842" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:137 %sliding_window_buffer_samples_sample_V_7_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_addr"/></StgValue>
</operation>

<operation id="843" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:138 %sliding_window_buffer_samples_sample_V_7_7_load = load i5 %sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_load"/></StgValue>
</operation>

<operation id="844" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:139 %sliding_window_buffer_samples_sample_V_7_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_addr"/></StgValue>
</operation>

<operation id="845" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:140 %sliding_window_buffer_samples_sample_V_7_6_load = load i5 %sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_load"/></StgValue>
</operation>

<operation id="846" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:141 %sliding_window_buffer_samples_sample_V_7_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_addr"/></StgValue>
</operation>

<operation id="847" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:142 %sliding_window_buffer_samples_sample_V_7_5_load = load i5 %sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_load"/></StgValue>
</operation>

<operation id="848" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:143 %sliding_window_buffer_samples_sample_V_7_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_addr"/></StgValue>
</operation>

<operation id="849" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:144 %sliding_window_buffer_samples_sample_V_7_4_load = load i5 %sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_load"/></StgValue>
</operation>

<operation id="850" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:145 %sliding_window_buffer_samples_sample_V_7_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_addr"/></StgValue>
</operation>

<operation id="851" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:146 %sliding_window_buffer_samples_sample_V_7_3_load = load i5 %sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_load"/></StgValue>
</operation>

<operation id="852" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:147 %sliding_window_buffer_samples_sample_V_7_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_addr"/></StgValue>
</operation>

<operation id="853" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:148 %sliding_window_buffer_samples_sample_V_7_2_load = load i5 %sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_load"/></StgValue>
</operation>

<operation id="854" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:149 %sliding_window_buffer_samples_sample_V_7_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_addr"/></StgValue>
</operation>

<operation id="855" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:150 %sliding_window_buffer_samples_sample_V_7_1_load = load i5 %sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_load"/></StgValue>
</operation>

<operation id="856" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:151 %sliding_window_buffer_samples_sample_V_7_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_7_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_addr"/></StgValue>
</operation>

<operation id="857" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:152 %sliding_window_buffer_samples_sample_V_7_0_load = load i5 %sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_load"/></StgValue>
</operation>

<operation id="858" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:153 %sliding_window_buffer_samples_timestamp_V_6_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11_addr"/></StgValue>
</operation>

<operation id="859" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:154 %sliding_window_buffer_samples_timestamp_V_6_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11_load"/></StgValue>
</operation>

<operation id="860" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:155 %sliding_window_buffer_samples_timestamp_V_6_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10_addr"/></StgValue>
</operation>

<operation id="861" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:156 %sliding_window_buffer_samples_timestamp_V_6_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10_load"/></StgValue>
</operation>

<operation id="862" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:157 %sliding_window_buffer_samples_timestamp_V_6_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9_addr"/></StgValue>
</operation>

<operation id="863" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:158 %sliding_window_buffer_samples_timestamp_V_6_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9_load"/></StgValue>
</operation>

<operation id="864" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:159 %sliding_window_buffer_samples_timestamp_V_6_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8_addr"/></StgValue>
</operation>

<operation id="865" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:160 %sliding_window_buffer_samples_timestamp_V_6_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8_load"/></StgValue>
</operation>

<operation id="866" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:161 %sliding_window_buffer_samples_timestamp_V_6_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7_addr"/></StgValue>
</operation>

<operation id="867" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:162 %sliding_window_buffer_samples_timestamp_V_6_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7_load"/></StgValue>
</operation>

<operation id="868" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:163 %sliding_window_buffer_samples_timestamp_V_6_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6_addr"/></StgValue>
</operation>

<operation id="869" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:164 %sliding_window_buffer_samples_timestamp_V_6_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6_load"/></StgValue>
</operation>

<operation id="870" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:165 %sliding_window_buffer_samples_timestamp_V_6_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5_addr"/></StgValue>
</operation>

<operation id="871" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:166 %sliding_window_buffer_samples_timestamp_V_6_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5_load"/></StgValue>
</operation>

<operation id="872" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:167 %sliding_window_buffer_samples_timestamp_V_6_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4_addr"/></StgValue>
</operation>

<operation id="873" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:168 %sliding_window_buffer_samples_timestamp_V_6_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4_load"/></StgValue>
</operation>

<operation id="874" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:169 %sliding_window_buffer_samples_timestamp_V_6_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3_addr"/></StgValue>
</operation>

<operation id="875" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:170 %sliding_window_buffer_samples_timestamp_V_6_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3_load"/></StgValue>
</operation>

<operation id="876" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:171 %sliding_window_buffer_samples_timestamp_V_6_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2_addr"/></StgValue>
</operation>

<operation id="877" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:172 %sliding_window_buffer_samples_timestamp_V_6_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2_load"/></StgValue>
</operation>

<operation id="878" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:173 %sliding_window_buffer_samples_timestamp_V_6_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1_addr"/></StgValue>
</operation>

<operation id="879" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:174 %sliding_window_buffer_samples_timestamp_V_6_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1_load"/></StgValue>
</operation>

<operation id="880" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:175 %sliding_window_buffer_samples_timestamp_V_6_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_6_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0_addr"/></StgValue>
</operation>

<operation id="881" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:176 %sliding_window_buffer_samples_timestamp_V_6_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0_load"/></StgValue>
</operation>

<operation id="882" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:177 %sliding_window_buffer_samples_sample_V_6_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_addr"/></StgValue>
</operation>

<operation id="883" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:178 %sliding_window_buffer_samples_sample_V_6_11_load = load i5 %sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_load"/></StgValue>
</operation>

<operation id="884" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:179 %sliding_window_buffer_samples_sample_V_6_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_addr"/></StgValue>
</operation>

<operation id="885" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:180 %sliding_window_buffer_samples_sample_V_6_10_load = load i5 %sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_load"/></StgValue>
</operation>

<operation id="886" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:181 %sliding_window_buffer_samples_sample_V_6_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_addr"/></StgValue>
</operation>

<operation id="887" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:182 %sliding_window_buffer_samples_sample_V_6_9_load = load i5 %sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_load"/></StgValue>
</operation>

<operation id="888" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:183 %sliding_window_buffer_samples_sample_V_6_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_addr"/></StgValue>
</operation>

<operation id="889" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:184 %sliding_window_buffer_samples_sample_V_6_8_load = load i5 %sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_load"/></StgValue>
</operation>

<operation id="890" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:185 %sliding_window_buffer_samples_sample_V_6_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_addr"/></StgValue>
</operation>

<operation id="891" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:186 %sliding_window_buffer_samples_sample_V_6_7_load = load i5 %sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_load"/></StgValue>
</operation>

<operation id="892" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:187 %sliding_window_buffer_samples_sample_V_6_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_addr"/></StgValue>
</operation>

<operation id="893" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:188 %sliding_window_buffer_samples_sample_V_6_6_load = load i5 %sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_load"/></StgValue>
</operation>

<operation id="894" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:189 %sliding_window_buffer_samples_sample_V_6_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_addr"/></StgValue>
</operation>

<operation id="895" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:190 %sliding_window_buffer_samples_sample_V_6_5_load = load i5 %sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_load"/></StgValue>
</operation>

<operation id="896" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:191 %sliding_window_buffer_samples_sample_V_6_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_addr"/></StgValue>
</operation>

<operation id="897" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:192 %sliding_window_buffer_samples_sample_V_6_4_load = load i5 %sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_load"/></StgValue>
</operation>

<operation id="898" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:193 %sliding_window_buffer_samples_sample_V_6_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_addr"/></StgValue>
</operation>

<operation id="899" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:194 %sliding_window_buffer_samples_sample_V_6_3_load = load i5 %sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_load"/></StgValue>
</operation>

<operation id="900" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:195 %sliding_window_buffer_samples_sample_V_6_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_addr"/></StgValue>
</operation>

<operation id="901" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:196 %sliding_window_buffer_samples_sample_V_6_2_load = load i5 %sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_load"/></StgValue>
</operation>

<operation id="902" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:197 %sliding_window_buffer_samples_sample_V_6_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_addr"/></StgValue>
</operation>

<operation id="903" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:198 %sliding_window_buffer_samples_sample_V_6_1_load = load i5 %sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_load"/></StgValue>
</operation>

<operation id="904" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:199 %sliding_window_buffer_samples_sample_V_6_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_6_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_addr"/></StgValue>
</operation>

<operation id="905" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:200 %sliding_window_buffer_samples_sample_V_6_0_load = load i5 %sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_load"/></StgValue>
</operation>

<operation id="906" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:202 %sliding_window_buffer_samples_timestamp_V_5_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11_load"/></StgValue>
</operation>

<operation id="907" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:204 %sliding_window_buffer_samples_timestamp_V_5_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10_load"/></StgValue>
</operation>

<operation id="908" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:206 %sliding_window_buffer_samples_timestamp_V_5_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9_load"/></StgValue>
</operation>

<operation id="909" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:208 %sliding_window_buffer_samples_timestamp_V_5_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8_load"/></StgValue>
</operation>

<operation id="910" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:210 %sliding_window_buffer_samples_timestamp_V_5_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7_load"/></StgValue>
</operation>

<operation id="911" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:212 %sliding_window_buffer_samples_timestamp_V_5_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6_load"/></StgValue>
</operation>

<operation id="912" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:214 %sliding_window_buffer_samples_timestamp_V_5_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5_load"/></StgValue>
</operation>

<operation id="913" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:216 %sliding_window_buffer_samples_timestamp_V_5_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4_load"/></StgValue>
</operation>

<operation id="914" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:218 %sliding_window_buffer_samples_timestamp_V_5_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3_load"/></StgValue>
</operation>

<operation id="915" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:220 %sliding_window_buffer_samples_timestamp_V_5_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2_load"/></StgValue>
</operation>

<operation id="916" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:222 %sliding_window_buffer_samples_timestamp_V_5_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1_load"/></StgValue>
</operation>

<operation id="917" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:224 %sliding_window_buffer_samples_timestamp_V_5_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0_load"/></StgValue>
</operation>

<operation id="918" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:226 %sliding_window_buffer_samples_sample_V_5_11_load = load i5 %sliding_window_buffer_samples_sample_V_5_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11_load"/></StgValue>
</operation>

<operation id="919" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:228 %sliding_window_buffer_samples_sample_V_5_10_load = load i5 %sliding_window_buffer_samples_sample_V_5_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10_load"/></StgValue>
</operation>

<operation id="920" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:230 %sliding_window_buffer_samples_sample_V_5_9_load = load i5 %sliding_window_buffer_samples_sample_V_5_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9_load"/></StgValue>
</operation>

<operation id="921" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:232 %sliding_window_buffer_samples_sample_V_5_8_load = load i5 %sliding_window_buffer_samples_sample_V_5_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8_load"/></StgValue>
</operation>

<operation id="922" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:234 %sliding_window_buffer_samples_sample_V_5_7_load = load i5 %sliding_window_buffer_samples_sample_V_5_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7_load"/></StgValue>
</operation>

<operation id="923" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:236 %sliding_window_buffer_samples_sample_V_5_6_load = load i5 %sliding_window_buffer_samples_sample_V_5_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6_load"/></StgValue>
</operation>

<operation id="924" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:238 %sliding_window_buffer_samples_sample_V_5_5_load = load i5 %sliding_window_buffer_samples_sample_V_5_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5_load"/></StgValue>
</operation>

<operation id="925" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:240 %sliding_window_buffer_samples_sample_V_5_4_load = load i5 %sliding_window_buffer_samples_sample_V_5_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4_load"/></StgValue>
</operation>

<operation id="926" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:242 %sliding_window_buffer_samples_sample_V_5_3_load = load i5 %sliding_window_buffer_samples_sample_V_5_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3_load"/></StgValue>
</operation>

<operation id="927" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:244 %sliding_window_buffer_samples_sample_V_5_2_load = load i5 %sliding_window_buffer_samples_sample_V_5_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2_load"/></StgValue>
</operation>

<operation id="928" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:246 %sliding_window_buffer_samples_sample_V_5_1_load = load i5 %sliding_window_buffer_samples_sample_V_5_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1_load"/></StgValue>
</operation>

<operation id="929" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:248 %sliding_window_buffer_samples_sample_V_5_0_load = load i5 %sliding_window_buffer_samples_sample_V_5_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0_load"/></StgValue>
</operation>

<operation id="930" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:250 %sliding_window_buffer_samples_timestamp_V_4_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11_load"/></StgValue>
</operation>

<operation id="931" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:252 %sliding_window_buffer_samples_timestamp_V_4_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10_load"/></StgValue>
</operation>

<operation id="932" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:254 %sliding_window_buffer_samples_timestamp_V_4_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9_load"/></StgValue>
</operation>

<operation id="933" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:256 %sliding_window_buffer_samples_timestamp_V_4_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8_load"/></StgValue>
</operation>

<operation id="934" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:258 %sliding_window_buffer_samples_timestamp_V_4_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7_load"/></StgValue>
</operation>

<operation id="935" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:260 %sliding_window_buffer_samples_timestamp_V_4_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6_load"/></StgValue>
</operation>

<operation id="936" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:262 %sliding_window_buffer_samples_timestamp_V_4_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5_load"/></StgValue>
</operation>

<operation id="937" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:264 %sliding_window_buffer_samples_timestamp_V_4_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4_load"/></StgValue>
</operation>

<operation id="938" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:266 %sliding_window_buffer_samples_timestamp_V_4_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3_load"/></StgValue>
</operation>

<operation id="939" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:268 %sliding_window_buffer_samples_timestamp_V_4_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2_load"/></StgValue>
</operation>

<operation id="940" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:270 %sliding_window_buffer_samples_timestamp_V_4_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1_load"/></StgValue>
</operation>

<operation id="941" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:272 %sliding_window_buffer_samples_timestamp_V_4_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0_load"/></StgValue>
</operation>

<operation id="942" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:274 %sliding_window_buffer_samples_sample_V_4_11_load = load i5 %sliding_window_buffer_samples_sample_V_4_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11_load"/></StgValue>
</operation>

<operation id="943" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:276 %sliding_window_buffer_samples_sample_V_4_10_load = load i5 %sliding_window_buffer_samples_sample_V_4_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10_load"/></StgValue>
</operation>

<operation id="944" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:278 %sliding_window_buffer_samples_sample_V_4_9_load = load i5 %sliding_window_buffer_samples_sample_V_4_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9_load"/></StgValue>
</operation>

<operation id="945" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:280 %sliding_window_buffer_samples_sample_V_4_8_load = load i5 %sliding_window_buffer_samples_sample_V_4_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8_load"/></StgValue>
</operation>

<operation id="946" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:282 %sliding_window_buffer_samples_sample_V_4_7_load = load i5 %sliding_window_buffer_samples_sample_V_4_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7_load"/></StgValue>
</operation>

<operation id="947" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:284 %sliding_window_buffer_samples_sample_V_4_6_load = load i5 %sliding_window_buffer_samples_sample_V_4_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6_load"/></StgValue>
</operation>

<operation id="948" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:286 %sliding_window_buffer_samples_sample_V_4_5_load = load i5 %sliding_window_buffer_samples_sample_V_4_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5_load"/></StgValue>
</operation>

<operation id="949" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:288 %sliding_window_buffer_samples_sample_V_4_4_load = load i5 %sliding_window_buffer_samples_sample_V_4_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4_load"/></StgValue>
</operation>

<operation id="950" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:290 %sliding_window_buffer_samples_sample_V_4_3_load = load i5 %sliding_window_buffer_samples_sample_V_4_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3_load"/></StgValue>
</operation>

<operation id="951" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:292 %sliding_window_buffer_samples_sample_V_4_2_load = load i5 %sliding_window_buffer_samples_sample_V_4_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2_load"/></StgValue>
</operation>

<operation id="952" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:294 %sliding_window_buffer_samples_sample_V_4_1_load = load i5 %sliding_window_buffer_samples_sample_V_4_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1_load"/></StgValue>
</operation>

<operation id="953" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:296 %sliding_window_buffer_samples_sample_V_4_0_load = load i5 %sliding_window_buffer_samples_sample_V_4_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0_load"/></StgValue>
</operation>

<operation id="954" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1143" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:585 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_4_0_load, i4 %sample_period_samples_0_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="955" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1144" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:586 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_4_1_load, i4 %sample_period_samples_1_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="956" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1145" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:587 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_4_2_load, i4 %sample_period_samples_2_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="957" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1146" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:588 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_4_3_load, i4 %sample_period_samples_3_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="958" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1147" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:589 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_4_4_load, i4 %sample_period_samples_4_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="959" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1148" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:590 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_4_5_load, i4 %sample_period_samples_5_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="960" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1149" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:591 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_4_6_load, i4 %sample_period_samples_6_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="961" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1150" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:592 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_4_7_load, i4 %sample_period_samples_7_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="962" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1151" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:593 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_4_8_load, i4 %sample_period_samples_8_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="963" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1152" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:594 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_4_9_load, i4 %sample_period_samples_9_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="964" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1153" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:595 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_4_10_load, i4 %sample_period_samples_10_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="965" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1154" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:596 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_4_11_load, i4 %sample_period_samples_11_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="966" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1155" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:597 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_4_0_load, i4 %sample_period_samples_0_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="967" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1156" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:598 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_4_1_load, i4 %sample_period_samples_1_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="968" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1157" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:599 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_4_2_load, i4 %sample_period_samples_2_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="969" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1158" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:600 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_4_3_load, i4 %sample_period_samples_3_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="970" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1159" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:601 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_4_4_load, i4 %sample_period_samples_4_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="971" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1160" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:602 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_4_5_load, i4 %sample_period_samples_5_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="972" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1161" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:603 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_4_6_load, i4 %sample_period_samples_6_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="973" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1162" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:604 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_4_7_load, i4 %sample_period_samples_7_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="974" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1163" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:605 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_4_8_load, i4 %sample_period_samples_8_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="975" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1164" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:606 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_4_9_load, i4 %sample_period_samples_9_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="976" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1165" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:607 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_4_10_load, i4 %sample_period_samples_10_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="977" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1166" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:608 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_4_11_load, i4 %sample_period_samples_11_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="978" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1167" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:609 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_5_0_load, i4 %sample_period_samples_0_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="979" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1168" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:610 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_5_1_load, i4 %sample_period_samples_1_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="980" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1169" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:611 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_5_2_load, i4 %sample_period_samples_2_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="981" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1170" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:612 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_5_3_load, i4 %sample_period_samples_3_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="982" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1171" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:613 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_5_4_load, i4 %sample_period_samples_4_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="983" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1172" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:614 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_5_5_load, i4 %sample_period_samples_5_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="984" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1173" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:615 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_5_6_load, i4 %sample_period_samples_6_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="985" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1174" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:616 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_5_7_load, i4 %sample_period_samples_7_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="986" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1175" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:617 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_5_8_load, i4 %sample_period_samples_8_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="987" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1176" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:618 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_5_9_load, i4 %sample_period_samples_9_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="988" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1177" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:619 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_5_10_load, i4 %sample_period_samples_10_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="989" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1178" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:620 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_5_11_load, i4 %sample_period_samples_11_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="990" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1179" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:621 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_5_0_load, i4 %sample_period_samples_0_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="991" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1180" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:622 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_5_1_load, i4 %sample_period_samples_1_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="992" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1181" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:623 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_5_2_load, i4 %sample_period_samples_2_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="993" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1182" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:624 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_5_3_load, i4 %sample_period_samples_3_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="994" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1183" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:625 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_5_4_load, i4 %sample_period_samples_4_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="995" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1184" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:626 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_5_5_load, i4 %sample_period_samples_5_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="996" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1185" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:627 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_5_6_load, i4 %sample_period_samples_6_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="997" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1186" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:628 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_5_7_load, i4 %sample_period_samples_7_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="998" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1187" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:629 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_5_8_load, i4 %sample_period_samples_8_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="999" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1188" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:630 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_5_9_load, i4 %sample_period_samples_9_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1000" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1189" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:631 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_5_10_load, i4 %sample_period_samples_10_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1001" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1190" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:632 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_5_11_load, i4 %sample_period_samples_11_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="1002" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="5" op_0_bw="6" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:7 %sliding_window_buffer_count_addr = getelementptr i6 %sliding_window_buffer_count_s, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_count_addr"/></StgValue>
</operation>

<operation id="1003" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="5">
<![CDATA[
.split5_ifconv:8 %sample_period_count_s = load i5 %sliding_window_buffer_count_addr

]]></Node>
<StgValue><ssdm name="sample_period_count_s"/></StgValue>
</operation>

<operation id="1004" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:9 %sliding_window_buffer_samples_timestamp_V_9_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_11_addr"/></StgValue>
</operation>

<operation id="1005" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:10 %sliding_window_buffer_samples_timestamp_V_9_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_11_load"/></StgValue>
</operation>

<operation id="1006" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:11 %sliding_window_buffer_samples_timestamp_V_9_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_10_addr"/></StgValue>
</operation>

<operation id="1007" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:12 %sliding_window_buffer_samples_timestamp_V_9_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_10_load"/></StgValue>
</operation>

<operation id="1008" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:13 %sliding_window_buffer_samples_timestamp_V_9_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_9_addr"/></StgValue>
</operation>

<operation id="1009" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:14 %sliding_window_buffer_samples_timestamp_V_9_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_9_load"/></StgValue>
</operation>

<operation id="1010" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:15 %sliding_window_buffer_samples_timestamp_V_9_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_8_addr"/></StgValue>
</operation>

<operation id="1011" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:16 %sliding_window_buffer_samples_timestamp_V_9_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_8_load"/></StgValue>
</operation>

<operation id="1012" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:17 %sliding_window_buffer_samples_timestamp_V_9_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_7_addr"/></StgValue>
</operation>

<operation id="1013" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:18 %sliding_window_buffer_samples_timestamp_V_9_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_7_load"/></StgValue>
</operation>

<operation id="1014" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:19 %sliding_window_buffer_samples_timestamp_V_9_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_6_addr"/></StgValue>
</operation>

<operation id="1015" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:20 %sliding_window_buffer_samples_timestamp_V_9_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_6_load"/></StgValue>
</operation>

<operation id="1016" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:21 %sliding_window_buffer_samples_timestamp_V_9_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_5_addr"/></StgValue>
</operation>

<operation id="1017" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:22 %sliding_window_buffer_samples_timestamp_V_9_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_5_load"/></StgValue>
</operation>

<operation id="1018" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:23 %sliding_window_buffer_samples_timestamp_V_9_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_4_addr"/></StgValue>
</operation>

<operation id="1019" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:24 %sliding_window_buffer_samples_timestamp_V_9_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_4_load"/></StgValue>
</operation>

<operation id="1020" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:25 %sliding_window_buffer_samples_timestamp_V_9_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_3_addr"/></StgValue>
</operation>

<operation id="1021" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:26 %sliding_window_buffer_samples_timestamp_V_9_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_3_load"/></StgValue>
</operation>

<operation id="1022" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:27 %sliding_window_buffer_samples_timestamp_V_9_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_2_addr"/></StgValue>
</operation>

<operation id="1023" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:28 %sliding_window_buffer_samples_timestamp_V_9_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_2_load"/></StgValue>
</operation>

<operation id="1024" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:29 %sliding_window_buffer_samples_timestamp_V_9_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_1_addr"/></StgValue>
</operation>

<operation id="1025" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:30 %sliding_window_buffer_samples_timestamp_V_9_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_1_load"/></StgValue>
</operation>

<operation id="1026" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:31 %sliding_window_buffer_samples_timestamp_V_9_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_9_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_0_addr"/></StgValue>
</operation>

<operation id="1027" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:32 %sliding_window_buffer_samples_timestamp_V_9_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_0_load"/></StgValue>
</operation>

<operation id="1028" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:33 %sliding_window_buffer_samples_sample_V_9_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_11_addr"/></StgValue>
</operation>

<operation id="1029" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:34 %sliding_window_buffer_samples_sample_V_9_11_load = load i5 %sliding_window_buffer_samples_sample_V_9_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_11_load"/></StgValue>
</operation>

<operation id="1030" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:35 %sliding_window_buffer_samples_sample_V_9_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_10_addr"/></StgValue>
</operation>

<operation id="1031" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:36 %sliding_window_buffer_samples_sample_V_9_10_load = load i5 %sliding_window_buffer_samples_sample_V_9_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_10_load"/></StgValue>
</operation>

<operation id="1032" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:37 %sliding_window_buffer_samples_sample_V_9_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_9_addr"/></StgValue>
</operation>

<operation id="1033" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:38 %sliding_window_buffer_samples_sample_V_9_9_load = load i5 %sliding_window_buffer_samples_sample_V_9_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_9_load"/></StgValue>
</operation>

<operation id="1034" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:39 %sliding_window_buffer_samples_sample_V_9_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_8_addr"/></StgValue>
</operation>

<operation id="1035" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:40 %sliding_window_buffer_samples_sample_V_9_8_load = load i5 %sliding_window_buffer_samples_sample_V_9_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_8_load"/></StgValue>
</operation>

<operation id="1036" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:41 %sliding_window_buffer_samples_sample_V_9_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_7_addr"/></StgValue>
</operation>

<operation id="1037" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:42 %sliding_window_buffer_samples_sample_V_9_7_load = load i5 %sliding_window_buffer_samples_sample_V_9_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_7_load"/></StgValue>
</operation>

<operation id="1038" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:43 %sliding_window_buffer_samples_sample_V_9_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_6_addr"/></StgValue>
</operation>

<operation id="1039" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:44 %sliding_window_buffer_samples_sample_V_9_6_load = load i5 %sliding_window_buffer_samples_sample_V_9_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_6_load"/></StgValue>
</operation>

<operation id="1040" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:45 %sliding_window_buffer_samples_sample_V_9_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_5_addr"/></StgValue>
</operation>

<operation id="1041" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:46 %sliding_window_buffer_samples_sample_V_9_5_load = load i5 %sliding_window_buffer_samples_sample_V_9_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_5_load"/></StgValue>
</operation>

<operation id="1042" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:47 %sliding_window_buffer_samples_sample_V_9_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_4_addr"/></StgValue>
</operation>

<operation id="1043" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:48 %sliding_window_buffer_samples_sample_V_9_4_load = load i5 %sliding_window_buffer_samples_sample_V_9_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_4_load"/></StgValue>
</operation>

<operation id="1044" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:49 %sliding_window_buffer_samples_sample_V_9_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_3_addr"/></StgValue>
</operation>

<operation id="1045" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:50 %sliding_window_buffer_samples_sample_V_9_3_load = load i5 %sliding_window_buffer_samples_sample_V_9_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_3_load"/></StgValue>
</operation>

<operation id="1046" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:51 %sliding_window_buffer_samples_sample_V_9_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_2_addr"/></StgValue>
</operation>

<operation id="1047" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:52 %sliding_window_buffer_samples_sample_V_9_2_load = load i5 %sliding_window_buffer_samples_sample_V_9_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_2_load"/></StgValue>
</operation>

<operation id="1048" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:53 %sliding_window_buffer_samples_sample_V_9_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_1_addr"/></StgValue>
</operation>

<operation id="1049" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:54 %sliding_window_buffer_samples_sample_V_9_1_load = load i5 %sliding_window_buffer_samples_sample_V_9_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_1_load"/></StgValue>
</operation>

<operation id="1050" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:55 %sliding_window_buffer_samples_sample_V_9_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_9_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_0_addr"/></StgValue>
</operation>

<operation id="1051" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:56 %sliding_window_buffer_samples_sample_V_9_0_load = load i5 %sliding_window_buffer_samples_sample_V_9_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_0_load"/></StgValue>
</operation>

<operation id="1052" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:57 %sliding_window_buffer_samples_timestamp_V_8_11_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_11_addr"/></StgValue>
</operation>

<operation id="1053" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:58 %sliding_window_buffer_samples_timestamp_V_8_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_11_load"/></StgValue>
</operation>

<operation id="1054" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:59 %sliding_window_buffer_samples_timestamp_V_8_10_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_10_addr"/></StgValue>
</operation>

<operation id="1055" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:60 %sliding_window_buffer_samples_timestamp_V_8_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_10_load"/></StgValue>
</operation>

<operation id="1056" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:61 %sliding_window_buffer_samples_timestamp_V_8_9_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_9_addr"/></StgValue>
</operation>

<operation id="1057" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:62 %sliding_window_buffer_samples_timestamp_V_8_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_9_load"/></StgValue>
</operation>

<operation id="1058" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:63 %sliding_window_buffer_samples_timestamp_V_8_8_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_8_addr"/></StgValue>
</operation>

<operation id="1059" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:64 %sliding_window_buffer_samples_timestamp_V_8_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_8_load"/></StgValue>
</operation>

<operation id="1060" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:65 %sliding_window_buffer_samples_timestamp_V_8_7_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_7_addr"/></StgValue>
</operation>

<operation id="1061" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:66 %sliding_window_buffer_samples_timestamp_V_8_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_7_load"/></StgValue>
</operation>

<operation id="1062" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:67 %sliding_window_buffer_samples_timestamp_V_8_6_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_6_addr"/></StgValue>
</operation>

<operation id="1063" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:68 %sliding_window_buffer_samples_timestamp_V_8_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_6_load"/></StgValue>
</operation>

<operation id="1064" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:69 %sliding_window_buffer_samples_timestamp_V_8_5_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_5_addr"/></StgValue>
</operation>

<operation id="1065" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:70 %sliding_window_buffer_samples_timestamp_V_8_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_5_load"/></StgValue>
</operation>

<operation id="1066" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:71 %sliding_window_buffer_samples_timestamp_V_8_4_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_4_addr"/></StgValue>
</operation>

<operation id="1067" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:72 %sliding_window_buffer_samples_timestamp_V_8_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_4_load"/></StgValue>
</operation>

<operation id="1068" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:73 %sliding_window_buffer_samples_timestamp_V_8_3_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_3_addr"/></StgValue>
</operation>

<operation id="1069" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:74 %sliding_window_buffer_samples_timestamp_V_8_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_3_load"/></StgValue>
</operation>

<operation id="1070" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:75 %sliding_window_buffer_samples_timestamp_V_8_2_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_2_addr"/></StgValue>
</operation>

<operation id="1071" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:76 %sliding_window_buffer_samples_timestamp_V_8_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_2_load"/></StgValue>
</operation>

<operation id="1072" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:77 %sliding_window_buffer_samples_timestamp_V_8_1_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_1_addr"/></StgValue>
</operation>

<operation id="1073" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:78 %sliding_window_buffer_samples_timestamp_V_8_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_1_load"/></StgValue>
</operation>

<operation id="1074" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="5" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:79 %sliding_window_buffer_samples_timestamp_V_8_0_addr = getelementptr i20 %sliding_window_buffer_samples_timestamp_V_8_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_0_addr"/></StgValue>
</operation>

<operation id="1075" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:80 %sliding_window_buffer_samples_timestamp_V_8_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_0_load"/></StgValue>
</operation>

<operation id="1076" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:81 %sliding_window_buffer_samples_sample_V_8_11_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_11, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_11_addr"/></StgValue>
</operation>

<operation id="1077" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:82 %sliding_window_buffer_samples_sample_V_8_11_load = load i5 %sliding_window_buffer_samples_sample_V_8_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_11_load"/></StgValue>
</operation>

<operation id="1078" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:83 %sliding_window_buffer_samples_sample_V_8_10_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_10, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_10_addr"/></StgValue>
</operation>

<operation id="1079" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:84 %sliding_window_buffer_samples_sample_V_8_10_load = load i5 %sliding_window_buffer_samples_sample_V_8_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_10_load"/></StgValue>
</operation>

<operation id="1080" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:85 %sliding_window_buffer_samples_sample_V_8_9_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_9, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_9_addr"/></StgValue>
</operation>

<operation id="1081" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:86 %sliding_window_buffer_samples_sample_V_8_9_load = load i5 %sliding_window_buffer_samples_sample_V_8_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_9_load"/></StgValue>
</operation>

<operation id="1082" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:87 %sliding_window_buffer_samples_sample_V_8_8_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_8, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_8_addr"/></StgValue>
</operation>

<operation id="1083" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:88 %sliding_window_buffer_samples_sample_V_8_8_load = load i5 %sliding_window_buffer_samples_sample_V_8_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_8_load"/></StgValue>
</operation>

<operation id="1084" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:89 %sliding_window_buffer_samples_sample_V_8_7_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_7, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_7_addr"/></StgValue>
</operation>

<operation id="1085" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:90 %sliding_window_buffer_samples_sample_V_8_7_load = load i5 %sliding_window_buffer_samples_sample_V_8_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_7_load"/></StgValue>
</operation>

<operation id="1086" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:91 %sliding_window_buffer_samples_sample_V_8_6_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_6, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_6_addr"/></StgValue>
</operation>

<operation id="1087" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:92 %sliding_window_buffer_samples_sample_V_8_6_load = load i5 %sliding_window_buffer_samples_sample_V_8_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_6_load"/></StgValue>
</operation>

<operation id="1088" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:93 %sliding_window_buffer_samples_sample_V_8_5_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_5, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_5_addr"/></StgValue>
</operation>

<operation id="1089" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:94 %sliding_window_buffer_samples_sample_V_8_5_load = load i5 %sliding_window_buffer_samples_sample_V_8_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_5_load"/></StgValue>
</operation>

<operation id="1090" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:95 %sliding_window_buffer_samples_sample_V_8_4_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_4, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_4_addr"/></StgValue>
</operation>

<operation id="1091" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:96 %sliding_window_buffer_samples_sample_V_8_4_load = load i5 %sliding_window_buffer_samples_sample_V_8_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_4_load"/></StgValue>
</operation>

<operation id="1092" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:97 %sliding_window_buffer_samples_sample_V_8_3_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_3, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_3_addr"/></StgValue>
</operation>

<operation id="1093" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:98 %sliding_window_buffer_samples_sample_V_8_3_load = load i5 %sliding_window_buffer_samples_sample_V_8_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_3_load"/></StgValue>
</operation>

<operation id="1094" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:99 %sliding_window_buffer_samples_sample_V_8_2_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_2, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_2_addr"/></StgValue>
</operation>

<operation id="1095" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:100 %sliding_window_buffer_samples_sample_V_8_2_load = load i5 %sliding_window_buffer_samples_sample_V_8_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_2_load"/></StgValue>
</operation>

<operation id="1096" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:101 %sliding_window_buffer_samples_sample_V_8_1_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_1, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_1_addr"/></StgValue>
</operation>

<operation id="1097" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:102 %sliding_window_buffer_samples_sample_V_8_1_load = load i5 %sliding_window_buffer_samples_sample_V_8_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_1_load"/></StgValue>
</operation>

<operation id="1098" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="5" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split5_ifconv:103 %sliding_window_buffer_samples_sample_V_8_0_addr = getelementptr i12 %sliding_window_buffer_samples_sample_V_8_0, i64 0, i64 %zext_ln46

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_0_addr"/></StgValue>
</operation>

<operation id="1099" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:104 %sliding_window_buffer_samples_sample_V_8_0_load = load i5 %sliding_window_buffer_samples_sample_V_8_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_0_load"/></StgValue>
</operation>

<operation id="1100" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:106 %sliding_window_buffer_samples_timestamp_V_7_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11_load"/></StgValue>
</operation>

<operation id="1101" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:108 %sliding_window_buffer_samples_timestamp_V_7_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10_load"/></StgValue>
</operation>

<operation id="1102" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:110 %sliding_window_buffer_samples_timestamp_V_7_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9_load"/></StgValue>
</operation>

<operation id="1103" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:112 %sliding_window_buffer_samples_timestamp_V_7_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8_load"/></StgValue>
</operation>

<operation id="1104" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:114 %sliding_window_buffer_samples_timestamp_V_7_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7_load"/></StgValue>
</operation>

<operation id="1105" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:116 %sliding_window_buffer_samples_timestamp_V_7_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6_load"/></StgValue>
</operation>

<operation id="1106" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:118 %sliding_window_buffer_samples_timestamp_V_7_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5_load"/></StgValue>
</operation>

<operation id="1107" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:120 %sliding_window_buffer_samples_timestamp_V_7_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4_load"/></StgValue>
</operation>

<operation id="1108" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:122 %sliding_window_buffer_samples_timestamp_V_7_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3_load"/></StgValue>
</operation>

<operation id="1109" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:124 %sliding_window_buffer_samples_timestamp_V_7_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2_load"/></StgValue>
</operation>

<operation id="1110" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:126 %sliding_window_buffer_samples_timestamp_V_7_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1_load"/></StgValue>
</operation>

<operation id="1111" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:128 %sliding_window_buffer_samples_timestamp_V_7_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0_load"/></StgValue>
</operation>

<operation id="1112" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:130 %sliding_window_buffer_samples_sample_V_7_11_load = load i5 %sliding_window_buffer_samples_sample_V_7_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11_load"/></StgValue>
</operation>

<operation id="1113" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:132 %sliding_window_buffer_samples_sample_V_7_10_load = load i5 %sliding_window_buffer_samples_sample_V_7_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10_load"/></StgValue>
</operation>

<operation id="1114" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:134 %sliding_window_buffer_samples_sample_V_7_9_load = load i5 %sliding_window_buffer_samples_sample_V_7_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9_load"/></StgValue>
</operation>

<operation id="1115" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:136 %sliding_window_buffer_samples_sample_V_7_8_load = load i5 %sliding_window_buffer_samples_sample_V_7_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8_load"/></StgValue>
</operation>

<operation id="1116" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:138 %sliding_window_buffer_samples_sample_V_7_7_load = load i5 %sliding_window_buffer_samples_sample_V_7_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7_load"/></StgValue>
</operation>

<operation id="1117" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:140 %sliding_window_buffer_samples_sample_V_7_6_load = load i5 %sliding_window_buffer_samples_sample_V_7_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6_load"/></StgValue>
</operation>

<operation id="1118" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:142 %sliding_window_buffer_samples_sample_V_7_5_load = load i5 %sliding_window_buffer_samples_sample_V_7_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5_load"/></StgValue>
</operation>

<operation id="1119" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:144 %sliding_window_buffer_samples_sample_V_7_4_load = load i5 %sliding_window_buffer_samples_sample_V_7_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4_load"/></StgValue>
</operation>

<operation id="1120" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:146 %sliding_window_buffer_samples_sample_V_7_3_load = load i5 %sliding_window_buffer_samples_sample_V_7_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3_load"/></StgValue>
</operation>

<operation id="1121" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:148 %sliding_window_buffer_samples_sample_V_7_2_load = load i5 %sliding_window_buffer_samples_sample_V_7_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2_load"/></StgValue>
</operation>

<operation id="1122" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:150 %sliding_window_buffer_samples_sample_V_7_1_load = load i5 %sliding_window_buffer_samples_sample_V_7_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1_load"/></StgValue>
</operation>

<operation id="1123" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:152 %sliding_window_buffer_samples_sample_V_7_0_load = load i5 %sliding_window_buffer_samples_sample_V_7_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0_load"/></StgValue>
</operation>

<operation id="1124" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:154 %sliding_window_buffer_samples_timestamp_V_6_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11_load"/></StgValue>
</operation>

<operation id="1125" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:156 %sliding_window_buffer_samples_timestamp_V_6_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10_load"/></StgValue>
</operation>

<operation id="1126" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:158 %sliding_window_buffer_samples_timestamp_V_6_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9_load"/></StgValue>
</operation>

<operation id="1127" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:160 %sliding_window_buffer_samples_timestamp_V_6_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8_load"/></StgValue>
</operation>

<operation id="1128" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:162 %sliding_window_buffer_samples_timestamp_V_6_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7_load"/></StgValue>
</operation>

<operation id="1129" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:164 %sliding_window_buffer_samples_timestamp_V_6_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6_load"/></StgValue>
</operation>

<operation id="1130" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:166 %sliding_window_buffer_samples_timestamp_V_6_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5_load"/></StgValue>
</operation>

<operation id="1131" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:168 %sliding_window_buffer_samples_timestamp_V_6_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4_load"/></StgValue>
</operation>

<operation id="1132" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:170 %sliding_window_buffer_samples_timestamp_V_6_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3_load"/></StgValue>
</operation>

<operation id="1133" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:172 %sliding_window_buffer_samples_timestamp_V_6_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2_load"/></StgValue>
</operation>

<operation id="1134" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:174 %sliding_window_buffer_samples_timestamp_V_6_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1_load"/></StgValue>
</operation>

<operation id="1135" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:176 %sliding_window_buffer_samples_timestamp_V_6_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0_load"/></StgValue>
</operation>

<operation id="1136" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:178 %sliding_window_buffer_samples_sample_V_6_11_load = load i5 %sliding_window_buffer_samples_sample_V_6_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11_load"/></StgValue>
</operation>

<operation id="1137" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:180 %sliding_window_buffer_samples_sample_V_6_10_load = load i5 %sliding_window_buffer_samples_sample_V_6_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10_load"/></StgValue>
</operation>

<operation id="1138" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:182 %sliding_window_buffer_samples_sample_V_6_9_load = load i5 %sliding_window_buffer_samples_sample_V_6_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9_load"/></StgValue>
</operation>

<operation id="1139" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:184 %sliding_window_buffer_samples_sample_V_6_8_load = load i5 %sliding_window_buffer_samples_sample_V_6_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8_load"/></StgValue>
</operation>

<operation id="1140" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:186 %sliding_window_buffer_samples_sample_V_6_7_load = load i5 %sliding_window_buffer_samples_sample_V_6_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7_load"/></StgValue>
</operation>

<operation id="1141" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:188 %sliding_window_buffer_samples_sample_V_6_6_load = load i5 %sliding_window_buffer_samples_sample_V_6_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6_load"/></StgValue>
</operation>

<operation id="1142" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:190 %sliding_window_buffer_samples_sample_V_6_5_load = load i5 %sliding_window_buffer_samples_sample_V_6_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5_load"/></StgValue>
</operation>

<operation id="1143" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:192 %sliding_window_buffer_samples_sample_V_6_4_load = load i5 %sliding_window_buffer_samples_sample_V_6_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4_load"/></StgValue>
</operation>

<operation id="1144" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:194 %sliding_window_buffer_samples_sample_V_6_3_load = load i5 %sliding_window_buffer_samples_sample_V_6_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3_load"/></StgValue>
</operation>

<operation id="1145" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:196 %sliding_window_buffer_samples_sample_V_6_2_load = load i5 %sliding_window_buffer_samples_sample_V_6_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2_load"/></StgValue>
</operation>

<operation id="1146" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:198 %sliding_window_buffer_samples_sample_V_6_1_load = load i5 %sliding_window_buffer_samples_sample_V_6_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1_load"/></StgValue>
</operation>

<operation id="1147" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:200 %sliding_window_buffer_samples_sample_V_6_0_load = load i5 %sliding_window_buffer_samples_sample_V_6_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0_load"/></StgValue>
</operation>

<operation id="1148" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1191" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:633 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_6_0_load, i4 %sample_period_samples_0_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1149" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1192" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:634 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_6_1_load, i4 %sample_period_samples_1_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1150" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1193" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:635 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_6_2_load, i4 %sample_period_samples_2_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1151" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1194" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:636 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_6_3_load, i4 %sample_period_samples_3_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1152" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1195" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:637 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_6_4_load, i4 %sample_period_samples_4_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1153" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1196" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:638 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_6_5_load, i4 %sample_period_samples_5_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1154" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1197" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:639 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_6_6_load, i4 %sample_period_samples_6_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1155" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1198" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:640 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_6_7_load, i4 %sample_period_samples_7_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1156" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1199" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:641 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_6_8_load, i4 %sample_period_samples_8_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1157" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1200" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:642 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_6_9_load, i4 %sample_period_samples_9_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1158" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1201" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:643 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_6_10_load, i4 %sample_period_samples_10_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1159" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1202" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:644 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_6_11_load, i4 %sample_period_samples_11_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1160" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1203" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:645 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_6_0_load, i4 %sample_period_samples_0_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1161" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1204" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:646 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_6_1_load, i4 %sample_period_samples_1_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1162" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1205" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:647 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_6_2_load, i4 %sample_period_samples_2_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1163" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1206" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:648 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_6_3_load, i4 %sample_period_samples_3_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1164" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1207" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:649 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_6_4_load, i4 %sample_period_samples_4_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1165" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1208" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:650 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_6_5_load, i4 %sample_period_samples_5_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1166" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1209" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:651 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_6_6_load, i4 %sample_period_samples_6_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1167" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1210" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:652 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_6_7_load, i4 %sample_period_samples_7_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1168" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1211" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:653 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_6_8_load, i4 %sample_period_samples_8_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1169" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1212" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:654 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_6_9_load, i4 %sample_period_samples_9_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1170" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1213" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:655 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_6_10_load, i4 %sample_period_samples_10_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1171" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1214" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:656 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_6_11_load, i4 %sample_period_samples_11_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1172" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1215" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:657 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_7_0_load, i4 %sample_period_samples_0_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1173" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1216" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:658 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_7_1_load, i4 %sample_period_samples_1_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1174" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1217" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:659 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_7_2_load, i4 %sample_period_samples_2_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1175" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1218" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:660 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_7_3_load, i4 %sample_period_samples_3_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1176" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1219" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:661 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_7_4_load, i4 %sample_period_samples_4_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1177" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1220" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:662 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_7_5_load, i4 %sample_period_samples_5_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1178" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1221" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:663 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_7_6_load, i4 %sample_period_samples_6_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1179" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1222" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:664 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_7_7_load, i4 %sample_period_samples_7_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1180" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1223" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:665 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_7_8_load, i4 %sample_period_samples_8_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1181" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1224" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:666 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_7_9_load, i4 %sample_period_samples_9_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1182" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1225" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:667 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_7_10_load, i4 %sample_period_samples_10_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1183" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1226" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:668 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_7_11_load, i4 %sample_period_samples_11_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1184" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1227" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:669 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_7_0_load, i4 %sample_period_samples_0_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1185" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1228" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:670 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_7_1_load, i4 %sample_period_samples_1_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1186" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1229" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:671 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_7_2_load, i4 %sample_period_samples_2_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1187" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1230" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:672 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_7_3_load, i4 %sample_period_samples_3_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1188" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1231" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:673 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_7_4_load, i4 %sample_period_samples_4_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1189" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1232" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:674 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_7_5_load, i4 %sample_period_samples_5_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1190" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1233" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:675 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_7_6_load, i4 %sample_period_samples_6_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1191" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1234" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:676 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_7_7_load, i4 %sample_period_samples_7_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1192" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1235" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:677 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_7_8_load, i4 %sample_period_samples_8_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1193" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1236" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:678 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_7_9_load, i4 %sample_period_samples_9_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1194" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1237" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:679 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_7_10_load, i4 %sample_period_samples_10_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1195" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1238" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:680 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_7_11_load, i4 %sample_period_samples_11_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="1196" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split5_ifconv:0 %speclooptripcount_ln150 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln150"/></StgValue>
</operation>

<operation id="1197" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split5_ifconv:1 %specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3

]]></Node>
<StgValue><ssdm name="specloopname_ln150"/></StgValue>
</operation>

<operation id="1198" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="6" op_0_bw="5">
<![CDATA[
.split5_ifconv:8 %sample_period_count_s = load i5 %sliding_window_buffer_count_addr

]]></Node>
<StgValue><ssdm name="sample_period_count_s"/></StgValue>
</operation>

<operation id="1199" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:10 %sliding_window_buffer_samples_timestamp_V_9_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_11_load"/></StgValue>
</operation>

<operation id="1200" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:12 %sliding_window_buffer_samples_timestamp_V_9_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_10_load"/></StgValue>
</operation>

<operation id="1201" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:14 %sliding_window_buffer_samples_timestamp_V_9_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_9_load"/></StgValue>
</operation>

<operation id="1202" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:16 %sliding_window_buffer_samples_timestamp_V_9_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_8_load"/></StgValue>
</operation>

<operation id="1203" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:18 %sliding_window_buffer_samples_timestamp_V_9_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_7_load"/></StgValue>
</operation>

<operation id="1204" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:20 %sliding_window_buffer_samples_timestamp_V_9_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_6_load"/></StgValue>
</operation>

<operation id="1205" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:22 %sliding_window_buffer_samples_timestamp_V_9_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_5_load"/></StgValue>
</operation>

<operation id="1206" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:24 %sliding_window_buffer_samples_timestamp_V_9_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_4_load"/></StgValue>
</operation>

<operation id="1207" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:26 %sliding_window_buffer_samples_timestamp_V_9_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_3_load"/></StgValue>
</operation>

<operation id="1208" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:28 %sliding_window_buffer_samples_timestamp_V_9_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_2_load"/></StgValue>
</operation>

<operation id="1209" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:30 %sliding_window_buffer_samples_timestamp_V_9_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_1_load"/></StgValue>
</operation>

<operation id="1210" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:32 %sliding_window_buffer_samples_timestamp_V_9_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_9_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_0_load"/></StgValue>
</operation>

<operation id="1211" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:34 %sliding_window_buffer_samples_sample_V_9_11_load = load i5 %sliding_window_buffer_samples_sample_V_9_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_11_load"/></StgValue>
</operation>

<operation id="1212" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:36 %sliding_window_buffer_samples_sample_V_9_10_load = load i5 %sliding_window_buffer_samples_sample_V_9_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_10_load"/></StgValue>
</operation>

<operation id="1213" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:38 %sliding_window_buffer_samples_sample_V_9_9_load = load i5 %sliding_window_buffer_samples_sample_V_9_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_9_load"/></StgValue>
</operation>

<operation id="1214" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:40 %sliding_window_buffer_samples_sample_V_9_8_load = load i5 %sliding_window_buffer_samples_sample_V_9_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_8_load"/></StgValue>
</operation>

<operation id="1215" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:42 %sliding_window_buffer_samples_sample_V_9_7_load = load i5 %sliding_window_buffer_samples_sample_V_9_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_7_load"/></StgValue>
</operation>

<operation id="1216" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:44 %sliding_window_buffer_samples_sample_V_9_6_load = load i5 %sliding_window_buffer_samples_sample_V_9_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_6_load"/></StgValue>
</operation>

<operation id="1217" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:46 %sliding_window_buffer_samples_sample_V_9_5_load = load i5 %sliding_window_buffer_samples_sample_V_9_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_5_load"/></StgValue>
</operation>

<operation id="1218" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:48 %sliding_window_buffer_samples_sample_V_9_4_load = load i5 %sliding_window_buffer_samples_sample_V_9_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_4_load"/></StgValue>
</operation>

<operation id="1219" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:50 %sliding_window_buffer_samples_sample_V_9_3_load = load i5 %sliding_window_buffer_samples_sample_V_9_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_3_load"/></StgValue>
</operation>

<operation id="1220" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:52 %sliding_window_buffer_samples_sample_V_9_2_load = load i5 %sliding_window_buffer_samples_sample_V_9_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_2_load"/></StgValue>
</operation>

<operation id="1221" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:54 %sliding_window_buffer_samples_sample_V_9_1_load = load i5 %sliding_window_buffer_samples_sample_V_9_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_1_load"/></StgValue>
</operation>

<operation id="1222" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:56 %sliding_window_buffer_samples_sample_V_9_0_load = load i5 %sliding_window_buffer_samples_sample_V_9_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_0_load"/></StgValue>
</operation>

<operation id="1223" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:58 %sliding_window_buffer_samples_timestamp_V_8_11_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_11_load"/></StgValue>
</operation>

<operation id="1224" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:60 %sliding_window_buffer_samples_timestamp_V_8_10_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_10_load"/></StgValue>
</operation>

<operation id="1225" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:62 %sliding_window_buffer_samples_timestamp_V_8_9_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_9_load"/></StgValue>
</operation>

<operation id="1226" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:64 %sliding_window_buffer_samples_timestamp_V_8_8_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_8_load"/></StgValue>
</operation>

<operation id="1227" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:66 %sliding_window_buffer_samples_timestamp_V_8_7_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_7_load"/></StgValue>
</operation>

<operation id="1228" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:68 %sliding_window_buffer_samples_timestamp_V_8_6_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_6_load"/></StgValue>
</operation>

<operation id="1229" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:70 %sliding_window_buffer_samples_timestamp_V_8_5_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_5_load"/></StgValue>
</operation>

<operation id="1230" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:72 %sliding_window_buffer_samples_timestamp_V_8_4_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_4_load"/></StgValue>
</operation>

<operation id="1231" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:74 %sliding_window_buffer_samples_timestamp_V_8_3_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_3_load"/></StgValue>
</operation>

<operation id="1232" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:76 %sliding_window_buffer_samples_timestamp_V_8_2_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_2_load"/></StgValue>
</operation>

<operation id="1233" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:78 %sliding_window_buffer_samples_timestamp_V_8_1_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_1_load"/></StgValue>
</operation>

<operation id="1234" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="20" op_0_bw="5">
<![CDATA[
.split5_ifconv:80 %sliding_window_buffer_samples_timestamp_V_8_0_load = load i5 %sliding_window_buffer_samples_timestamp_V_8_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_0_load"/></StgValue>
</operation>

<operation id="1235" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:82 %sliding_window_buffer_samples_sample_V_8_11_load = load i5 %sliding_window_buffer_samples_sample_V_8_11_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_11_load"/></StgValue>
</operation>

<operation id="1236" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:84 %sliding_window_buffer_samples_sample_V_8_10_load = load i5 %sliding_window_buffer_samples_sample_V_8_10_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_10_load"/></StgValue>
</operation>

<operation id="1237" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:86 %sliding_window_buffer_samples_sample_V_8_9_load = load i5 %sliding_window_buffer_samples_sample_V_8_9_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_9_load"/></StgValue>
</operation>

<operation id="1238" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:88 %sliding_window_buffer_samples_sample_V_8_8_load = load i5 %sliding_window_buffer_samples_sample_V_8_8_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_8_load"/></StgValue>
</operation>

<operation id="1239" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:90 %sliding_window_buffer_samples_sample_V_8_7_load = load i5 %sliding_window_buffer_samples_sample_V_8_7_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_7_load"/></StgValue>
</operation>

<operation id="1240" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:92 %sliding_window_buffer_samples_sample_V_8_6_load = load i5 %sliding_window_buffer_samples_sample_V_8_6_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_6_load"/></StgValue>
</operation>

<operation id="1241" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:94 %sliding_window_buffer_samples_sample_V_8_5_load = load i5 %sliding_window_buffer_samples_sample_V_8_5_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_5_load"/></StgValue>
</operation>

<operation id="1242" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:96 %sliding_window_buffer_samples_sample_V_8_4_load = load i5 %sliding_window_buffer_samples_sample_V_8_4_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_4_load"/></StgValue>
</operation>

<operation id="1243" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:98 %sliding_window_buffer_samples_sample_V_8_3_load = load i5 %sliding_window_buffer_samples_sample_V_8_3_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_3_load"/></StgValue>
</operation>

<operation id="1244" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:100 %sliding_window_buffer_samples_sample_V_8_2_load = load i5 %sliding_window_buffer_samples_sample_V_8_2_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_2_load"/></StgValue>
</operation>

<operation id="1245" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:102 %sliding_window_buffer_samples_sample_V_8_1_load = load i5 %sliding_window_buffer_samples_sample_V_8_1_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_1_load"/></StgValue>
</operation>

<operation id="1246" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="12" op_0_bw="5">
<![CDATA[
.split5_ifconv:104 %sliding_window_buffer_samples_sample_V_8_0_load = load i5 %sliding_window_buffer_samples_sample_V_8_0_addr

]]></Node>
<StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_0_load"/></StgValue>
</operation>

<operation id="1247" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1239" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:681 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_8_0_load, i4 %sample_period_samples_0_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1248" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1240" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:682 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_8_1_load, i4 %sample_period_samples_1_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1249" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1241" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:683 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_8_2_load, i4 %sample_period_samples_2_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1250" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1242" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:684 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_8_3_load, i4 %sample_period_samples_3_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1251" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1243" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:685 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_8_4_load, i4 %sample_period_samples_4_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1252" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1244" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:686 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_8_5_load, i4 %sample_period_samples_5_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1253" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1245" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:687 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_8_6_load, i4 %sample_period_samples_6_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1254" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1246" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:688 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_8_7_load, i4 %sample_period_samples_7_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1255" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1247" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:689 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_8_8_load, i4 %sample_period_samples_8_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1256" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1248" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:690 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_8_9_load, i4 %sample_period_samples_9_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1257" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1249" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:691 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_8_10_load, i4 %sample_period_samples_10_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1258" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1250" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:692 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_8_11_load, i4 %sample_period_samples_11_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1259" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1251" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:693 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_8_0_load, i4 %sample_period_samples_0_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1260" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1252" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:694 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_8_1_load, i4 %sample_period_samples_1_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1261" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1253" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:695 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_8_2_load, i4 %sample_period_samples_2_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1262" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1254" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:696 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_8_3_load, i4 %sample_period_samples_3_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1263" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1255" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:697 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_8_4_load, i4 %sample_period_samples_4_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1264" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1256" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:698 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_8_5_load, i4 %sample_period_samples_5_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1265" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1257" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:699 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_8_6_load, i4 %sample_period_samples_6_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1266" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1258" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:700 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_8_7_load, i4 %sample_period_samples_7_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1267" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1259" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:701 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_8_8_load, i4 %sample_period_samples_8_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1268" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1260" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:702 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_8_9_load, i4 %sample_period_samples_9_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1269" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1261" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:703 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_8_10_load, i4 %sample_period_samples_10_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1270" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1262" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:704 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_8_11_load, i4 %sample_period_samples_11_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1271" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1263" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:705 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_9_0_load, i4 %sample_period_samples_0_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1272" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1264" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:706 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_9_1_load, i4 %sample_period_samples_1_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1273" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1265" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:707 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_9_2_load, i4 %sample_period_samples_2_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1274" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1266" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:708 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_9_3_load, i4 %sample_period_samples_3_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1275" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1267" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:709 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_9_4_load, i4 %sample_period_samples_4_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1276" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1268" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:710 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_9_5_load, i4 %sample_period_samples_5_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1277" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1269" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:711 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_9_6_load, i4 %sample_period_samples_6_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1278" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1270" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:712 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_9_7_load, i4 %sample_period_samples_7_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1279" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1271" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:713 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_9_8_load, i4 %sample_period_samples_8_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1280" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1272" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:714 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_9_9_load, i4 %sample_period_samples_9_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1281" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1273" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:715 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_9_10_load, i4 %sample_period_samples_10_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1282" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1274" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split5_ifconv:716 %store_ln157 = store i12 %sliding_window_buffer_samples_sample_V_9_11_load, i4 %sample_period_samples_11_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1283" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1275" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:717 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_9_0_load, i4 %sample_period_samples_0_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1284" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1276" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:718 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_9_1_load, i4 %sample_period_samples_1_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1285" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1277" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:719 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_9_2_load, i4 %sample_period_samples_2_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1286" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1278" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:720 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_9_3_load, i4 %sample_period_samples_3_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1287" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1279" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:721 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_9_4_load, i4 %sample_period_samples_4_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1288" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1280" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:722 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_9_5_load, i4 %sample_period_samples_5_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1289" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1281" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:723 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_9_6_load, i4 %sample_period_samples_6_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1290" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1282" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:724 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_9_7_load, i4 %sample_period_samples_7_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1291" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1283" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:725 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_9_8_load, i4 %sample_period_samples_8_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1292" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1284" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:726 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_9_9_load, i4 %sample_period_samples_9_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1293" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1285" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:727 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_9_10_load, i4 %sample_period_samples_10_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1294" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1286" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split5_ifconv:728 %store_ln157 = store i20 %sliding_window_buffer_samples_timestamp_V_9_11_load, i4 %sample_period_samples_11_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln157"/></StgValue>
</operation>

<operation id="1295" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1287" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split5_ifconv:729 %icmp_ln162 = icmp_eq  i6 %sample_period_count_s, i6 0

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="1296" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1288" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split5_ifconv:730 %br_ln162 = br i1 %icmp_ln162, void %.lr.ph.preheader, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="1297" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1290" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph.preheader:0 %br_ln162 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="1298" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1292" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.lr.ph:0 %j = phi i6 %j_1, void, i6 0, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="1299" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1293" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
.lr.ph:1 %idx_2 = phi i32 %add_ln162_1, void, i32 %idx_1, void %.lr.ph.preheader

]]></Node>
<StgValue><ssdm name="idx_2"/></StgValue>
</operation>

<operation id="1300" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1294" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:2 %j_1 = add i6 %j, i6 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="1301" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1295" bw="4" op_0_bw="6">
<![CDATA[
.lr.ph:3 %trunc_ln162 = trunc i6 %j

]]></Node>
<StgValue><ssdm name="trunc_ln162"/></StgValue>
</operation>

<operation id="1302" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1296" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.lr.ph:4 %icmp_ln162_1 = icmp_eq  i6 %j, i6 %sample_period_count_s

]]></Node>
<StgValue><ssdm name="icmp_ln162_1"/></StgValue>
</operation>

<operation id="1303" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1297" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.lr.ph:5 %br_ln162 = br i1 %icmp_ln162_1, void %.split3, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="1304" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1301" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.split3:2 %icmp_ln34 = icmp_ugt  i6 %j, i6 10

]]></Node>
<StgValue><ssdm name="icmp_ln34"/></StgValue>
</operation>

<operation id="1305" st_id="8" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1302" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.split3:3 %select_ln34 = select i1 %icmp_ln34, i4 9, i4 %trunc_ln162

]]></Node>
<StgValue><ssdm name="select_ln34"/></StgValue>
</operation>

<operation id="1306" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1303" bw="64" op_0_bw="4">
<![CDATA[
.split3:4 %zext_ln40 = zext i4 %select_ln34

]]></Node>
<StgValue><ssdm name="zext_ln40"/></StgValue>
</operation>

<operation id="1307" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1304" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:5 %sample_period_samples_0_sample_V_addr = getelementptr i12 %sample_period_samples_0_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_addr"/></StgValue>
</operation>

<operation id="1308" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1305" bw="12" op_0_bw="4">
<![CDATA[
.split3:6 %sample_period_samples_0_sample_V_load = load i4 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="1309" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1306" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:7 %sample_period_samples_1_sample_V_addr = getelementptr i12 %sample_period_samples_1_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_addr"/></StgValue>
</operation>

<operation id="1310" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1307" bw="12" op_0_bw="4">
<![CDATA[
.split3:8 %sample_period_samples_1_sample_V_load = load i4 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="1311" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1328" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:29 %sample_period_samples_0_timestamp_V_addr = getelementptr i20 %sample_period_samples_0_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1312" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1329" bw="20" op_0_bw="4">
<![CDATA[
.split3:30 %sample_period_samples_0_timestamp_V_load = load i4 %sample_period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="1313" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1330" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:31 %sample_period_samples_1_timestamp_V_addr = getelementptr i20 %sample_period_samples_1_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1314" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1331" bw="20" op_0_bw="4">
<![CDATA[
.split3:32 %sample_period_samples_1_timestamp_V_load = load i4 %sample_period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="1315" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1405" bw="10" op_0_bw="10" op_1_bw="6" op_2_bw="4">
<![CDATA[
._crit_edge.loopexit:0 %shl_ln = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %sample_period_count_s, i4 0

]]></Node>
<StgValue><ssdm name="shl_ln"/></StgValue>
</operation>

<operation id="1316" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1406" bw="11" op_0_bw="10">
<![CDATA[
._crit_edge.loopexit:1 %zext_ln162 = zext i10 %shl_ln

]]></Node>
<StgValue><ssdm name="zext_ln162"/></StgValue>
</operation>

<operation id="1317" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1407" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
._crit_edge.loopexit:2 %shl_ln162_1 = bitconcatenate i8 @_ssdm_op_BitConcatenate.i8.i6.i2, i6 %sample_period_count_s, i2 0

]]></Node>
<StgValue><ssdm name="shl_ln162_1"/></StgValue>
</operation>

<operation id="1318" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1408" bw="11" op_0_bw="8">
<![CDATA[
._crit_edge.loopexit:3 %zext_ln162_1 = zext i8 %shl_ln162_1

]]></Node>
<StgValue><ssdm name="zext_ln162_1"/></StgValue>
</operation>

<operation id="1319" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1409" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
._crit_edge.loopexit:4 %sub_ln162 = sub i11 %zext_ln162, i11 %zext_ln162_1

]]></Node>
<StgValue><ssdm name="sub_ln162"/></StgValue>
</operation>

<operation id="1320" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1410" bw="32" op_0_bw="11">
<![CDATA[
._crit_edge.loopexit:5 %sext_ln162 = sext i11 %sub_ln162

]]></Node>
<StgValue><ssdm name="sext_ln162"/></StgValue>
</operation>

<operation id="1321" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1411" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:6 %add_ln162 = add i32 %sext_ln162, i32 %idx_1

]]></Node>
<StgValue><ssdm name="add_ln162"/></StgValue>
</operation>

<operation id="1322" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1412" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
._crit_edge.loopexit:7 %store_ln153 = store i32 %add_ln162, i32 %idx

]]></Node>
<StgValue><ssdm name="store_ln153"/></StgValue>
</operation>

<operation id="1323" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
<literal name="icmp_ln162_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1413" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge.loopexit:8 %br_ln153 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln153"/></StgValue>
</operation>

<operation id="1324" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="1415" bw="0" op_0_bw="0">
<![CDATA[
._crit_edge:0 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="1325" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1305" bw="12" op_0_bw="4">
<![CDATA[
.split3:6 %sample_period_samples_0_sample_V_load = load i4 %sample_period_samples_0_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_sample_V_load"/></StgValue>
</operation>

<operation id="1326" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1307" bw="12" op_0_bw="4">
<![CDATA[
.split3:8 %sample_period_samples_1_sample_V_load = load i4 %sample_period_samples_1_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_sample_V_load"/></StgValue>
</operation>

<operation id="1327" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1308" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:9 %sample_period_samples_2_sample_V_addr = getelementptr i12 %sample_period_samples_2_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_addr"/></StgValue>
</operation>

<operation id="1328" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="12" op_0_bw="4">
<![CDATA[
.split3:10 %sample_period_samples_2_sample_V_load = load i4 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="1329" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1310" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:11 %sample_period_samples_3_sample_V_addr = getelementptr i12 %sample_period_samples_3_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_addr"/></StgValue>
</operation>

<operation id="1330" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="12" op_0_bw="4">
<![CDATA[
.split3:12 %sample_period_samples_3_sample_V_load = load i4 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="1331" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1329" bw="20" op_0_bw="4">
<![CDATA[
.split3:30 %sample_period_samples_0_timestamp_V_load = load i4 %sample_period_samples_0_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_0_timestamp_V_load"/></StgValue>
</operation>

<operation id="1332" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1331" bw="20" op_0_bw="4">
<![CDATA[
.split3:32 %sample_period_samples_1_timestamp_V_load = load i4 %sample_period_samples_1_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_1_timestamp_V_load"/></StgValue>
</operation>

<operation id="1333" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1332" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:33 %sample_period_samples_2_timestamp_V_addr = getelementptr i20 %sample_period_samples_2_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1334" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="20" op_0_bw="4">
<![CDATA[
.split3:34 %sample_period_samples_2_timestamp_V_load = load i4 %sample_period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="1335" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1334" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:35 %sample_period_samples_3_timestamp_V_addr = getelementptr i20 %sample_period_samples_3_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1336" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="20" op_0_bw="4">
<![CDATA[
.split3:36 %sample_period_samples_3_timestamp_V_load = load i4 %sample_period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="1337" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1352" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split3:53 %store_ln166 = store i12 %sample_period_samples_0_sample_V_load, i4 %sample_sample_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1338" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1353" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split3:54 %store_ln166 = store i12 %sample_period_samples_1_sample_V_load, i4 %sample_sample_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1339" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1364" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split3:65 %store_ln166 = store i20 %sample_period_samples_0_timestamp_V_load, i4 %sample_timestamp_V_addr_1

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1340" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1365" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split3:66 %store_ln166 = store i20 %sample_period_samples_1_timestamp_V_load, i4 %sample_timestamp_V_addr_2

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="1341" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1309" bw="12" op_0_bw="4">
<![CDATA[
.split3:10 %sample_period_samples_2_sample_V_load = load i4 %sample_period_samples_2_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_sample_V_load"/></StgValue>
</operation>

<operation id="1342" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1311" bw="12" op_0_bw="4">
<![CDATA[
.split3:12 %sample_period_samples_3_sample_V_load = load i4 %sample_period_samples_3_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_sample_V_load"/></StgValue>
</operation>

<operation id="1343" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1312" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:13 %sample_period_samples_4_sample_V_addr = getelementptr i12 %sample_period_samples_4_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_addr"/></StgValue>
</operation>

<operation id="1344" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="12" op_0_bw="4">
<![CDATA[
.split3:14 %sample_period_samples_4_sample_V_load = load i4 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="1345" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1314" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:15 %sample_period_samples_5_sample_V_addr = getelementptr i12 %sample_period_samples_5_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_addr"/></StgValue>
</operation>

<operation id="1346" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="12" op_0_bw="4">
<![CDATA[
.split3:16 %sample_period_samples_5_sample_V_load = load i4 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="1347" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1333" bw="20" op_0_bw="4">
<![CDATA[
.split3:34 %sample_period_samples_2_timestamp_V_load = load i4 %sample_period_samples_2_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_2_timestamp_V_load"/></StgValue>
</operation>

<operation id="1348" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1335" bw="20" op_0_bw="4">
<![CDATA[
.split3:36 %sample_period_samples_3_timestamp_V_load = load i4 %sample_period_samples_3_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_3_timestamp_V_load"/></StgValue>
</operation>

<operation id="1349" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1336" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:37 %sample_period_samples_4_timestamp_V_addr = getelementptr i20 %sample_period_samples_4_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1350" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="20" op_0_bw="4">
<![CDATA[
.split3:38 %sample_period_samples_4_timestamp_V_load = load i4 %sample_period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="1351" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1338" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:39 %sample_period_samples_5_timestamp_V_addr = getelementptr i20 %sample_period_samples_5_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1352" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="20" op_0_bw="4">
<![CDATA[
.split3:40 %sample_period_samples_5_timestamp_V_load = load i4 %sample_period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="1353" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1354" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split3:55 %store_ln166 = store i12 %sample_period_samples_2_sample_V_load, i4 %sample_sample_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1354" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1355" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split3:56 %store_ln166 = store i12 %sample_period_samples_3_sample_V_load, i4 %sample_sample_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1355" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1366" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split3:67 %store_ln166 = store i20 %sample_period_samples_2_timestamp_V_load, i4 %sample_timestamp_V_addr_3

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1356" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1367" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split3:68 %store_ln166 = store i20 %sample_period_samples_3_timestamp_V_load, i4 %sample_timestamp_V_addr_4

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="1357" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1313" bw="12" op_0_bw="4">
<![CDATA[
.split3:14 %sample_period_samples_4_sample_V_load = load i4 %sample_period_samples_4_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_sample_V_load"/></StgValue>
</operation>

<operation id="1358" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1315" bw="12" op_0_bw="4">
<![CDATA[
.split3:16 %sample_period_samples_5_sample_V_load = load i4 %sample_period_samples_5_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_sample_V_load"/></StgValue>
</operation>

<operation id="1359" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1316" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:17 %sample_period_samples_6_sample_V_addr = getelementptr i12 %sample_period_samples_6_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_addr"/></StgValue>
</operation>

<operation id="1360" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="12" op_0_bw="4">
<![CDATA[
.split3:18 %sample_period_samples_6_sample_V_load = load i4 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="1361" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1318" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:19 %sample_period_samples_7_sample_V_addr = getelementptr i12 %sample_period_samples_7_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_addr"/></StgValue>
</operation>

<operation id="1362" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="12" op_0_bw="4">
<![CDATA[
.split3:20 %sample_period_samples_7_sample_V_load = load i4 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="1363" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1337" bw="20" op_0_bw="4">
<![CDATA[
.split3:38 %sample_period_samples_4_timestamp_V_load = load i4 %sample_period_samples_4_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_4_timestamp_V_load"/></StgValue>
</operation>

<operation id="1364" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1339" bw="20" op_0_bw="4">
<![CDATA[
.split3:40 %sample_period_samples_5_timestamp_V_load = load i4 %sample_period_samples_5_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_5_timestamp_V_load"/></StgValue>
</operation>

<operation id="1365" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1340" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:41 %sample_period_samples_6_timestamp_V_addr = getelementptr i20 %sample_period_samples_6_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1366" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="20" op_0_bw="4">
<![CDATA[
.split3:42 %sample_period_samples_6_timestamp_V_load = load i4 %sample_period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="1367" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1342" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:43 %sample_period_samples_7_timestamp_V_addr = getelementptr i20 %sample_period_samples_7_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1368" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="20" op_0_bw="4">
<![CDATA[
.split3:44 %sample_period_samples_7_timestamp_V_load = load i4 %sample_period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="1369" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1356" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split3:57 %store_ln166 = store i12 %sample_period_samples_4_sample_V_load, i4 %sample_sample_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1370" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1357" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split3:58 %store_ln166 = store i12 %sample_period_samples_5_sample_V_load, i4 %sample_sample_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1371" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1368" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split3:69 %store_ln166 = store i20 %sample_period_samples_4_timestamp_V_load, i4 %sample_timestamp_V_addr_5

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1372" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1369" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split3:70 %store_ln166 = store i20 %sample_period_samples_5_timestamp_V_load, i4 %sample_timestamp_V_addr_6

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="1373" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1317" bw="12" op_0_bw="4">
<![CDATA[
.split3:18 %sample_period_samples_6_sample_V_load = load i4 %sample_period_samples_6_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_sample_V_load"/></StgValue>
</operation>

<operation id="1374" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1319" bw="12" op_0_bw="4">
<![CDATA[
.split3:20 %sample_period_samples_7_sample_V_load = load i4 %sample_period_samples_7_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_sample_V_load"/></StgValue>
</operation>

<operation id="1375" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1320" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:21 %sample_period_samples_8_sample_V_addr = getelementptr i12 %sample_period_samples_8_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_addr"/></StgValue>
</operation>

<operation id="1376" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="12" op_0_bw="4">
<![CDATA[
.split3:22 %sample_period_samples_8_sample_V_load = load i4 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="1377" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1322" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:23 %sample_period_samples_9_sample_V_addr = getelementptr i12 %sample_period_samples_9_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_addr"/></StgValue>
</operation>

<operation id="1378" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="12" op_0_bw="4">
<![CDATA[
.split3:24 %sample_period_samples_9_sample_V_load = load i4 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="1379" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1341" bw="20" op_0_bw="4">
<![CDATA[
.split3:42 %sample_period_samples_6_timestamp_V_load = load i4 %sample_period_samples_6_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_6_timestamp_V_load"/></StgValue>
</operation>

<operation id="1380" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1343" bw="20" op_0_bw="4">
<![CDATA[
.split3:44 %sample_period_samples_7_timestamp_V_load = load i4 %sample_period_samples_7_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_7_timestamp_V_load"/></StgValue>
</operation>

<operation id="1381" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1344" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:45 %sample_period_samples_8_timestamp_V_addr = getelementptr i20 %sample_period_samples_8_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1382" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="20" op_0_bw="4">
<![CDATA[
.split3:46 %sample_period_samples_8_timestamp_V_load = load i4 %sample_period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="1383" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1346" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:47 %sample_period_samples_9_timestamp_V_addr = getelementptr i20 %sample_period_samples_9_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1384" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="20" op_0_bw="4">
<![CDATA[
.split3:48 %sample_period_samples_9_timestamp_V_load = load i4 %sample_period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="1385" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1358" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split3:59 %store_ln166 = store i12 %sample_period_samples_6_sample_V_load, i4 %sample_sample_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1386" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1359" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split3:60 %store_ln166 = store i12 %sample_period_samples_7_sample_V_load, i4 %sample_sample_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1387" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1370" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split3:71 %store_ln166 = store i20 %sample_period_samples_6_timestamp_V_load, i4 %sample_timestamp_V_addr_7

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1388" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1371" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split3:72 %store_ln166 = store i20 %sample_period_samples_7_timestamp_V_load, i4 %sample_timestamp_V_addr_8

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="1389" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1321" bw="12" op_0_bw="4">
<![CDATA[
.split3:22 %sample_period_samples_8_sample_V_load = load i4 %sample_period_samples_8_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_sample_V_load"/></StgValue>
</operation>

<operation id="1390" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1323" bw="12" op_0_bw="4">
<![CDATA[
.split3:24 %sample_period_samples_9_sample_V_load = load i4 %sample_period_samples_9_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_sample_V_load"/></StgValue>
</operation>

<operation id="1391" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1324" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:25 %sample_period_samples_10_sample_V_addr = getelementptr i12 %sample_period_samples_10_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_addr"/></StgValue>
</operation>

<operation id="1392" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="12" op_0_bw="4">
<![CDATA[
.split3:26 %sample_period_samples_10_sample_V_load = load i4 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="1393" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1326" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:27 %sample_period_samples_11_sample_V_addr = getelementptr i12 %sample_period_samples_11_sample_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_addr"/></StgValue>
</operation>

<operation id="1394" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="12" op_0_bw="4">
<![CDATA[
.split3:28 %sample_period_samples_11_sample_V_load = load i4 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="1395" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1345" bw="20" op_0_bw="4">
<![CDATA[
.split3:46 %sample_period_samples_8_timestamp_V_load = load i4 %sample_period_samples_8_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_8_timestamp_V_load"/></StgValue>
</operation>

<operation id="1396" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1347" bw="20" op_0_bw="4">
<![CDATA[
.split3:48 %sample_period_samples_9_timestamp_V_load = load i4 %sample_period_samples_9_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_9_timestamp_V_load"/></StgValue>
</operation>

<operation id="1397" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1348" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:49 %sample_period_samples_10_timestamp_V_addr = getelementptr i20 %sample_period_samples_10_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1398" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="20" op_0_bw="4">
<![CDATA[
.split3:50 %sample_period_samples_10_timestamp_V_load = load i4 %sample_period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="1399" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1350" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split3:51 %sample_period_samples_11_timestamp_V_addr = getelementptr i20 %sample_period_samples_11_timestamp_V, i64 0, i64 %zext_ln40

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1400" st_id="13" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="20" op_0_bw="4">
<![CDATA[
.split3:52 %sample_period_samples_11_timestamp_V_load = load i4 %sample_period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="1401" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1360" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split3:61 %store_ln166 = store i12 %sample_period_samples_8_sample_V_load, i4 %sample_sample_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1402" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1361" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split3:62 %store_ln166 = store i12 %sample_period_samples_9_sample_V_load, i4 %sample_sample_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1403" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1372" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split3:73 %store_ln166 = store i20 %sample_period_samples_8_timestamp_V_load, i4 %sample_timestamp_V_addr_9

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1404" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1373" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split3:74 %store_ln166 = store i20 %sample_period_samples_9_timestamp_V_load, i4 %sample_timestamp_V_addr_10

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="1405" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1299" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split3:0 %speclooptripcount_ln150 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 20, i64 10

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln150"/></StgValue>
</operation>

<operation id="1406" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1300" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split3:1 %specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0

]]></Node>
<StgValue><ssdm name="specloopname_ln150"/></StgValue>
</operation>

<operation id="1407" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1325" bw="12" op_0_bw="4">
<![CDATA[
.split3:26 %sample_period_samples_10_sample_V_load = load i4 %sample_period_samples_10_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_sample_V_load"/></StgValue>
</operation>

<operation id="1408" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1327" bw="12" op_0_bw="4">
<![CDATA[
.split3:28 %sample_period_samples_11_sample_V_load = load i4 %sample_period_samples_11_sample_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_sample_V_load"/></StgValue>
</operation>

<operation id="1409" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1349" bw="20" op_0_bw="4">
<![CDATA[
.split3:50 %sample_period_samples_10_timestamp_V_load = load i4 %sample_period_samples_10_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_10_timestamp_V_load"/></StgValue>
</operation>

<operation id="1410" st_id="14" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1351" bw="20" op_0_bw="4">
<![CDATA[
.split3:52 %sample_period_samples_11_timestamp_V_load = load i4 %sample_period_samples_11_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="sample_period_samples_11_timestamp_V_load"/></StgValue>
</operation>

<operation id="1411" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1362" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split3:63 %store_ln166 = store i12 %sample_period_samples_10_sample_V_load, i4 %sample_sample_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1412" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1363" bw="0" op_0_bw="12" op_1_bw="4">
<![CDATA[
.split3:64 %store_ln166 = store i12 %sample_period_samples_11_sample_V_load, i4 %sample_sample_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1413" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1374" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split3:75 %store_ln166 = store i20 %sample_period_samples_10_timestamp_V_load, i4 %sample_timestamp_V_addr_11

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1414" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1375" bw="0" op_0_bw="20" op_1_bw="4">
<![CDATA[
.split3:76 %store_ln166 = store i20 %sample_period_samples_11_timestamp_V_load, i4 %sample_timestamp_V_addr_12

]]></Node>
<StgValue><ssdm name="store_ln166"/></StgValue>
</operation>

<operation id="1415" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1376" bw="33" op_0_bw="32">
<![CDATA[
.split3:77 %sext_ln169 = sext i32 %idx_2

]]></Node>
<StgValue><ssdm name="sext_ln169"/></StgValue>
</operation>

<operation id="1416" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1377" bw="0" op_0_bw="0">
<![CDATA[
.split3:78 %br_ln169 = br void

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="1417" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1379" bw="33" op_0_bw="33" op_1_bw="0" op_2_bw="33" op_3_bw="0">
<![CDATA[
:0 %idx_4 = phi i33 %add_ln178, void %.split, i33 %sext_ln169, void %.split3

]]></Node>
<StgValue><ssdm name="idx_4"/></StgValue>
</operation>

<operation id="1418" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1380" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:1 %k = phi i4 %add_ln169, void %.split, i4 0, void %.split3

]]></Node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="1419" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1381" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2 %add_ln169 = add i4 %k, i4 1

]]></Node>
<StgValue><ssdm name="add_ln169"/></StgValue>
</operation>

<operation id="1420" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1382" bw="64" op_0_bw="4">
<![CDATA[
:3 %k_cast = zext i4 %k

]]></Node>
<StgValue><ssdm name="k_cast"/></StgValue>
</operation>

<operation id="1421" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1383" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:4 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="1422" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1384" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:5 %icmp_ln169 = icmp_eq  i4 %k, i4 12

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="1423" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1385" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="1424" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1386" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln169 = br i1 %icmp_ln169, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="1425" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1389" bw="4" op_0_bw="20" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:1 %sample_timestamp_V_addr = getelementptr i20 %sample_timestamp_V, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="sample_timestamp_V_addr"/></StgValue>
</operation>

<operation id="1426" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="20" op_0_bw="4">
<![CDATA[
.split:2 %timestamp_V = load i4 %sample_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="timestamp_V"/></StgValue>
</operation>

<operation id="1427" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1391" bw="4" op_0_bw="12" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:3 %sample_sample_V_addr = getelementptr i12 %sample_sample_V, i64 0, i64 %k_cast

]]></Node>
<StgValue><ssdm name="sample_sample_V_addr"/></StgValue>
</operation>

<operation id="1428" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="12" op_0_bw="4">
<![CDATA[
.split:4 %data_V = load i4 %sample_sample_V_addr

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="1429" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1394" bw="12" op_0_bw="33">
<![CDATA[
.split:6 %trunc_ln178 = trunc i33 %idx_4

]]></Node>
<StgValue><ssdm name="trunc_ln178"/></StgValue>
</operation>

<operation id="1430" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1395" bw="33" op_0_bw="33" op_1_bw="33">
<![CDATA[
.split:7 %add_ln178 = add i33 %idx_4, i33 1

]]></Node>
<StgValue><ssdm name="add_ln178"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="1431" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1388" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:0 %specloopname_ln150 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11

]]></Node>
<StgValue><ssdm name="specloopname_ln150"/></StgValue>
</operation>

<operation id="1432" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1390" bw="20" op_0_bw="4">
<![CDATA[
.split:2 %timestamp_V = load i4 %sample_timestamp_V_addr

]]></Node>
<StgValue><ssdm name="timestamp_V"/></StgValue>
</operation>

<operation id="1433" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1392" bw="12" op_0_bw="4">
<![CDATA[
.split:4 %data_V = load i4 %sample_sample_V_addr

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="1434" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1393" bw="32" op_0_bw="32" op_1_bw="20" op_2_bw="12">
<![CDATA[
.split:5 %item = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i20.i12, i20 %timestamp_V, i12 %data_V

]]></Node>
<StgValue><ssdm name="item"/></StgValue>
</operation>

<operation id="1435" st_id="16" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1396" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
.split:8 %add_ln178_1 = add i12 %trunc_ln178, i12 1

]]></Node>
<StgValue><ssdm name="add_ln178_1"/></StgValue>
</operation>

<operation id="1436" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1397" bw="64" op_0_bw="12">
<![CDATA[
.split:9 %zext_ln178 = zext i12 %add_ln178_1

]]></Node>
<StgValue><ssdm name="zext_ln178"/></StgValue>
</operation>

<operation id="1437" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1398" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:10 %buffer_out_addr = getelementptr i32 %buffer_out, i64 0, i64 %zext_ln178

]]></Node>
<StgValue><ssdm name="buffer_out_addr"/></StgValue>
</operation>

<operation id="1438" st_id="16" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1399" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.split:11 %store_ln178 = store i32 %item, i12 %buffer_out_addr

]]></Node>
<StgValue><ssdm name="store_ln178"/></StgValue>
</operation>

<operation id="1439" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="1400" bw="0" op_0_bw="0">
<![CDATA[
.split:12 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="1440" st_id="17" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1402" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0 %add_ln162_1 = add i32 %idx_2, i32 12

]]></Node>
<StgValue><ssdm name="add_ln162_1"/></StgValue>
</operation>

<operation id="1441" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="1403" bw="0" op_0_bw="0">
<![CDATA[
:1 %br_ln0 = br void %.lr.ph

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="1469" name="buffer_out" dir="1" iftype="1">
<core>RAM_1P</core><StgValue><ssdm name="buffer_out"/><MemPortTyVec>0 </MemPortTyVec>
</StgValue>
</port>
<port id="1470" name="n_periods" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="n_periods"/></StgValue>
</port>
<port id="1471" name="sliding_window_front_ptr_s" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sliding_window_front_ptr_s"/></StgValue>
</port>
<port id="1472" name="sliding_window_back_ptr_s" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="sliding_window_back_ptr_s"/></StgValue>
</port>
<port id="1473" name="sliding_window_buffer_count_s" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_count_s"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1474" name="sliding_window_buffer_samples_timestamp_V_9_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1475" name="sliding_window_buffer_samples_timestamp_V_9_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1476" name="sliding_window_buffer_samples_timestamp_V_9_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1477" name="sliding_window_buffer_samples_timestamp_V_9_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1478" name="sliding_window_buffer_samples_timestamp_V_9_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1479" name="sliding_window_buffer_samples_timestamp_V_9_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1480" name="sliding_window_buffer_samples_timestamp_V_9_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1481" name="sliding_window_buffer_samples_timestamp_V_9_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1482" name="sliding_window_buffer_samples_timestamp_V_9_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1483" name="sliding_window_buffer_samples_timestamp_V_9_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1484" name="sliding_window_buffer_samples_timestamp_V_9_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1485" name="sliding_window_buffer_samples_timestamp_V_9_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_9_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1486" name="sliding_window_buffer_samples_sample_V_9_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1487" name="sliding_window_buffer_samples_sample_V_9_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1488" name="sliding_window_buffer_samples_sample_V_9_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1489" name="sliding_window_buffer_samples_sample_V_9_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1490" name="sliding_window_buffer_samples_sample_V_9_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1491" name="sliding_window_buffer_samples_sample_V_9_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1492" name="sliding_window_buffer_samples_sample_V_9_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1493" name="sliding_window_buffer_samples_sample_V_9_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1494" name="sliding_window_buffer_samples_sample_V_9_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1495" name="sliding_window_buffer_samples_sample_V_9_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1496" name="sliding_window_buffer_samples_sample_V_9_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1497" name="sliding_window_buffer_samples_sample_V_9_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_9_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1498" name="sliding_window_buffer_samples_timestamp_V_8_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1499" name="sliding_window_buffer_samples_timestamp_V_8_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1500" name="sliding_window_buffer_samples_timestamp_V_8_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1501" name="sliding_window_buffer_samples_timestamp_V_8_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1502" name="sliding_window_buffer_samples_timestamp_V_8_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1503" name="sliding_window_buffer_samples_timestamp_V_8_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1504" name="sliding_window_buffer_samples_timestamp_V_8_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1505" name="sliding_window_buffer_samples_timestamp_V_8_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1506" name="sliding_window_buffer_samples_timestamp_V_8_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1507" name="sliding_window_buffer_samples_timestamp_V_8_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1508" name="sliding_window_buffer_samples_timestamp_V_8_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1509" name="sliding_window_buffer_samples_timestamp_V_8_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_8_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1510" name="sliding_window_buffer_samples_sample_V_8_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1511" name="sliding_window_buffer_samples_sample_V_8_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1512" name="sliding_window_buffer_samples_sample_V_8_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1513" name="sliding_window_buffer_samples_sample_V_8_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1514" name="sliding_window_buffer_samples_sample_V_8_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1515" name="sliding_window_buffer_samples_sample_V_8_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1516" name="sliding_window_buffer_samples_sample_V_8_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1517" name="sliding_window_buffer_samples_sample_V_8_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1518" name="sliding_window_buffer_samples_sample_V_8_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1519" name="sliding_window_buffer_samples_sample_V_8_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1520" name="sliding_window_buffer_samples_sample_V_8_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1521" name="sliding_window_buffer_samples_sample_V_8_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_8_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1522" name="sliding_window_buffer_samples_timestamp_V_7_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1523" name="sliding_window_buffer_samples_timestamp_V_7_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1524" name="sliding_window_buffer_samples_timestamp_V_7_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1525" name="sliding_window_buffer_samples_timestamp_V_7_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1526" name="sliding_window_buffer_samples_timestamp_V_7_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1527" name="sliding_window_buffer_samples_timestamp_V_7_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1528" name="sliding_window_buffer_samples_timestamp_V_7_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1529" name="sliding_window_buffer_samples_timestamp_V_7_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1530" name="sliding_window_buffer_samples_timestamp_V_7_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1531" name="sliding_window_buffer_samples_timestamp_V_7_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1532" name="sliding_window_buffer_samples_timestamp_V_7_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1533" name="sliding_window_buffer_samples_timestamp_V_7_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_7_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1534" name="sliding_window_buffer_samples_sample_V_7_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1535" name="sliding_window_buffer_samples_sample_V_7_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1536" name="sliding_window_buffer_samples_sample_V_7_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1537" name="sliding_window_buffer_samples_sample_V_7_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1538" name="sliding_window_buffer_samples_sample_V_7_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1539" name="sliding_window_buffer_samples_sample_V_7_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1540" name="sliding_window_buffer_samples_sample_V_7_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1541" name="sliding_window_buffer_samples_sample_V_7_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1542" name="sliding_window_buffer_samples_sample_V_7_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1543" name="sliding_window_buffer_samples_sample_V_7_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1544" name="sliding_window_buffer_samples_sample_V_7_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1545" name="sliding_window_buffer_samples_sample_V_7_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_7_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1546" name="sliding_window_buffer_samples_timestamp_V_6_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1547" name="sliding_window_buffer_samples_timestamp_V_6_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1548" name="sliding_window_buffer_samples_timestamp_V_6_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1549" name="sliding_window_buffer_samples_timestamp_V_6_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1550" name="sliding_window_buffer_samples_timestamp_V_6_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1551" name="sliding_window_buffer_samples_timestamp_V_6_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1552" name="sliding_window_buffer_samples_timestamp_V_6_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1553" name="sliding_window_buffer_samples_timestamp_V_6_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1554" name="sliding_window_buffer_samples_timestamp_V_6_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1555" name="sliding_window_buffer_samples_timestamp_V_6_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1556" name="sliding_window_buffer_samples_timestamp_V_6_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1557" name="sliding_window_buffer_samples_timestamp_V_6_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1558" name="sliding_window_buffer_samples_sample_V_6_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1559" name="sliding_window_buffer_samples_sample_V_6_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1560" name="sliding_window_buffer_samples_sample_V_6_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1561" name="sliding_window_buffer_samples_sample_V_6_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1562" name="sliding_window_buffer_samples_sample_V_6_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1563" name="sliding_window_buffer_samples_sample_V_6_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1564" name="sliding_window_buffer_samples_sample_V_6_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1565" name="sliding_window_buffer_samples_sample_V_6_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1566" name="sliding_window_buffer_samples_sample_V_6_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1567" name="sliding_window_buffer_samples_sample_V_6_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1568" name="sliding_window_buffer_samples_sample_V_6_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1569" name="sliding_window_buffer_samples_sample_V_6_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_6_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1570" name="sliding_window_buffer_samples_timestamp_V_5_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1571" name="sliding_window_buffer_samples_timestamp_V_5_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1572" name="sliding_window_buffer_samples_timestamp_V_5_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1573" name="sliding_window_buffer_samples_timestamp_V_5_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1574" name="sliding_window_buffer_samples_timestamp_V_5_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1575" name="sliding_window_buffer_samples_timestamp_V_5_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1576" name="sliding_window_buffer_samples_timestamp_V_5_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1577" name="sliding_window_buffer_samples_timestamp_V_5_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1578" name="sliding_window_buffer_samples_timestamp_V_5_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1579" name="sliding_window_buffer_samples_timestamp_V_5_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1580" name="sliding_window_buffer_samples_timestamp_V_5_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1581" name="sliding_window_buffer_samples_timestamp_V_5_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1582" name="sliding_window_buffer_samples_sample_V_5_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1583" name="sliding_window_buffer_samples_sample_V_5_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1584" name="sliding_window_buffer_samples_sample_V_5_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1585" name="sliding_window_buffer_samples_sample_V_5_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1586" name="sliding_window_buffer_samples_sample_V_5_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1587" name="sliding_window_buffer_samples_sample_V_5_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1588" name="sliding_window_buffer_samples_sample_V_5_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1589" name="sliding_window_buffer_samples_sample_V_5_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1590" name="sliding_window_buffer_samples_sample_V_5_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1591" name="sliding_window_buffer_samples_sample_V_5_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1592" name="sliding_window_buffer_samples_sample_V_5_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1593" name="sliding_window_buffer_samples_sample_V_5_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_5_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1594" name="sliding_window_buffer_samples_timestamp_V_4_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1595" name="sliding_window_buffer_samples_timestamp_V_4_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1596" name="sliding_window_buffer_samples_timestamp_V_4_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1597" name="sliding_window_buffer_samples_timestamp_V_4_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1598" name="sliding_window_buffer_samples_timestamp_V_4_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1599" name="sliding_window_buffer_samples_timestamp_V_4_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1600" name="sliding_window_buffer_samples_timestamp_V_4_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1601" name="sliding_window_buffer_samples_timestamp_V_4_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1602" name="sliding_window_buffer_samples_timestamp_V_4_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1603" name="sliding_window_buffer_samples_timestamp_V_4_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1604" name="sliding_window_buffer_samples_timestamp_V_4_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1605" name="sliding_window_buffer_samples_timestamp_V_4_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1606" name="sliding_window_buffer_samples_sample_V_4_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1607" name="sliding_window_buffer_samples_sample_V_4_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1608" name="sliding_window_buffer_samples_sample_V_4_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1609" name="sliding_window_buffer_samples_sample_V_4_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1610" name="sliding_window_buffer_samples_sample_V_4_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1611" name="sliding_window_buffer_samples_sample_V_4_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1612" name="sliding_window_buffer_samples_sample_V_4_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1613" name="sliding_window_buffer_samples_sample_V_4_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1614" name="sliding_window_buffer_samples_sample_V_4_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1615" name="sliding_window_buffer_samples_sample_V_4_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1616" name="sliding_window_buffer_samples_sample_V_4_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1617" name="sliding_window_buffer_samples_sample_V_4_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1618" name="sliding_window_buffer_samples_timestamp_V_3_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1619" name="sliding_window_buffer_samples_timestamp_V_3_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1620" name="sliding_window_buffer_samples_timestamp_V_3_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1621" name="sliding_window_buffer_samples_timestamp_V_3_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1622" name="sliding_window_buffer_samples_timestamp_V_3_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1623" name="sliding_window_buffer_samples_timestamp_V_3_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1624" name="sliding_window_buffer_samples_timestamp_V_3_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1625" name="sliding_window_buffer_samples_timestamp_V_3_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1626" name="sliding_window_buffer_samples_timestamp_V_3_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1627" name="sliding_window_buffer_samples_timestamp_V_3_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1628" name="sliding_window_buffer_samples_timestamp_V_3_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1629" name="sliding_window_buffer_samples_timestamp_V_3_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1630" name="sliding_window_buffer_samples_sample_V_3_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1631" name="sliding_window_buffer_samples_sample_V_3_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1632" name="sliding_window_buffer_samples_sample_V_3_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1633" name="sliding_window_buffer_samples_sample_V_3_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1634" name="sliding_window_buffer_samples_sample_V_3_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1635" name="sliding_window_buffer_samples_sample_V_3_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1636" name="sliding_window_buffer_samples_sample_V_3_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1637" name="sliding_window_buffer_samples_sample_V_3_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1638" name="sliding_window_buffer_samples_sample_V_3_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1639" name="sliding_window_buffer_samples_sample_V_3_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1640" name="sliding_window_buffer_samples_sample_V_3_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1641" name="sliding_window_buffer_samples_sample_V_3_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1642" name="sliding_window_buffer_samples_timestamp_V_2_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1643" name="sliding_window_buffer_samples_timestamp_V_2_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1644" name="sliding_window_buffer_samples_timestamp_V_2_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1645" name="sliding_window_buffer_samples_timestamp_V_2_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1646" name="sliding_window_buffer_samples_timestamp_V_2_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1647" name="sliding_window_buffer_samples_timestamp_V_2_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1648" name="sliding_window_buffer_samples_timestamp_V_2_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1649" name="sliding_window_buffer_samples_timestamp_V_2_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1650" name="sliding_window_buffer_samples_timestamp_V_2_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1651" name="sliding_window_buffer_samples_timestamp_V_2_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1652" name="sliding_window_buffer_samples_timestamp_V_2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1653" name="sliding_window_buffer_samples_timestamp_V_2_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1654" name="sliding_window_buffer_samples_sample_V_2_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1655" name="sliding_window_buffer_samples_sample_V_2_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1656" name="sliding_window_buffer_samples_sample_V_2_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1657" name="sliding_window_buffer_samples_sample_V_2_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1658" name="sliding_window_buffer_samples_sample_V_2_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1659" name="sliding_window_buffer_samples_sample_V_2_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1660" name="sliding_window_buffer_samples_sample_V_2_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1661" name="sliding_window_buffer_samples_sample_V_2_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1662" name="sliding_window_buffer_samples_sample_V_2_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1663" name="sliding_window_buffer_samples_sample_V_2_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1664" name="sliding_window_buffer_samples_sample_V_2_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1665" name="sliding_window_buffer_samples_sample_V_2_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1666" name="sliding_window_buffer_samples_timestamp_V_1_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1667" name="sliding_window_buffer_samples_timestamp_V_1_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1668" name="sliding_window_buffer_samples_timestamp_V_1_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1669" name="sliding_window_buffer_samples_timestamp_V_1_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1670" name="sliding_window_buffer_samples_timestamp_V_1_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1671" name="sliding_window_buffer_samples_timestamp_V_1_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1672" name="sliding_window_buffer_samples_timestamp_V_1_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1673" name="sliding_window_buffer_samples_timestamp_V_1_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1674" name="sliding_window_buffer_samples_timestamp_V_1_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1675" name="sliding_window_buffer_samples_timestamp_V_1_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1676" name="sliding_window_buffer_samples_timestamp_V_1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1677" name="sliding_window_buffer_samples_timestamp_V_1_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1678" name="sliding_window_buffer_samples_sample_V_1_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1679" name="sliding_window_buffer_samples_sample_V_1_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1680" name="sliding_window_buffer_samples_sample_V_1_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1681" name="sliding_window_buffer_samples_sample_V_1_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1682" name="sliding_window_buffer_samples_sample_V_1_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1683" name="sliding_window_buffer_samples_sample_V_1_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1684" name="sliding_window_buffer_samples_sample_V_1_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1685" name="sliding_window_buffer_samples_sample_V_1_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1686" name="sliding_window_buffer_samples_sample_V_1_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1687" name="sliding_window_buffer_samples_sample_V_1_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1688" name="sliding_window_buffer_samples_sample_V_1_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1689" name="sliding_window_buffer_samples_sample_V_1_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_1_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1690" name="sliding_window_buffer_samples_timestamp_V_0_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1691" name="sliding_window_buffer_samples_timestamp_V_0_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1692" name="sliding_window_buffer_samples_timestamp_V_0_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1693" name="sliding_window_buffer_samples_timestamp_V_0_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1694" name="sliding_window_buffer_samples_timestamp_V_0_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1695" name="sliding_window_buffer_samples_timestamp_V_0_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1696" name="sliding_window_buffer_samples_timestamp_V_0_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1697" name="sliding_window_buffer_samples_timestamp_V_0_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1698" name="sliding_window_buffer_samples_timestamp_V_0_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1699" name="sliding_window_buffer_samples_timestamp_V_0_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1700" name="sliding_window_buffer_samples_timestamp_V_0_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1701" name="sliding_window_buffer_samples_timestamp_V_0_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_timestamp_V_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1702" name="sliding_window_buffer_samples_sample_V_0_11" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1703" name="sliding_window_buffer_samples_sample_V_0_10" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1704" name="sliding_window_buffer_samples_sample_V_0_9" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1705" name="sliding_window_buffer_samples_sample_V_0_8" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1706" name="sliding_window_buffer_samples_sample_V_0_7" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1707" name="sliding_window_buffer_samples_sample_V_0_6" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1708" name="sliding_window_buffer_samples_sample_V_0_5" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1709" name="sliding_window_buffer_samples_sample_V_0_4" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1710" name="sliding_window_buffer_samples_sample_V_0_3" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1711" name="sliding_window_buffer_samples_sample_V_0_2" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1712" name="sliding_window_buffer_samples_sample_V_0_1" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="1713" name="sliding_window_buffer_samples_sample_V_0_0" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="sliding_window_buffer_samples_sample_V_0_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="1715" from="StgValue_1714" to="idx" fromId="1714" toId="18">
</dataflow>
<dataflow id="1717" from="_ssdm_op_Read.ap_auto.i8" to="n_periods_read" fromId="1716" toId="19">
</dataflow>
<dataflow id="1718" from="n_periods" to="n_periods_read" fromId="1470" toId="19">
</dataflow>
<dataflow id="1719" from="n_periods_read" to="n_periods_cast" fromId="19" toId="20">
</dataflow>
<dataflow id="1721" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="1720" toId="21">
</dataflow>
<dataflow id="1722" from="buffer_out" to="specmemcore_ln0" fromId="1469" toId="21">
</dataflow>
<dataflow id="1724" from="StgValue_1723" to="specmemcore_ln0" fromId="1723" toId="21">
</dataflow>
<dataflow id="1726" from="StgValue_1725" to="specmemcore_ln0" fromId="1725" toId="21">
</dataflow>
<dataflow id="1728" from="StgValue_1727" to="specmemcore_ln0" fromId="1727" toId="21">
</dataflow>
<dataflow id="1730" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="1729" toId="22">
</dataflow>
<dataflow id="1731" from="buffer_out" to="specinterface_ln0" fromId="1469" toId="22">
</dataflow>
<dataflow id="1733" from="empty_4" to="specinterface_ln0" fromId="1732" toId="22">
</dataflow>
<dataflow id="1735" from="StgValue_1734" to="specinterface_ln0" fromId="1734" toId="22">
</dataflow>
<dataflow id="1736" from="StgValue_1734" to="specinterface_ln0" fromId="1734" toId="22">
</dataflow>
<dataflow id="1738" from="empty_13" to="specinterface_ln0" fromId="1737" toId="22">
</dataflow>
<dataflow id="1740" from="StgValue_1739" to="specinterface_ln0" fromId="1739" toId="22">
</dataflow>
<dataflow id="1741" from="StgValue_1734" to="specinterface_ln0" fromId="1734" toId="22">
</dataflow>
<dataflow id="1742" from="empty_13" to="specinterface_ln0" fromId="1737" toId="22">
</dataflow>
<dataflow id="1743" from="empty_13" to="specinterface_ln0" fromId="1737" toId="22">
</dataflow>
<dataflow id="1744" from="empty_13" to="specinterface_ln0" fromId="1737" toId="22">
</dataflow>
<dataflow id="1745" from="StgValue_1734" to="specinterface_ln0" fromId="1734" toId="22">
</dataflow>
<dataflow id="1746" from="StgValue_1734" to="specinterface_ln0" fromId="1734" toId="22">
</dataflow>
<dataflow id="1747" from="StgValue_1734" to="specinterface_ln0" fromId="1734" toId="22">
</dataflow>
<dataflow id="1748" from="StgValue_1734" to="specinterface_ln0" fromId="1734" toId="22">
</dataflow>
<dataflow id="1749" from="empty_13" to="specinterface_ln0" fromId="1737" toId="22">
</dataflow>
<dataflow id="1750" from="empty_13" to="specinterface_ln0" fromId="1737" toId="22">
</dataflow>
<dataflow id="1752" from="StgValue_1751" to="sample_period_samples_0_sample_V" fromId="1751" toId="23">
</dataflow>
<dataflow id="1753" from="StgValue_1751" to="sample_period_samples_1_sample_V" fromId="1751" toId="24">
</dataflow>
<dataflow id="1754" from="StgValue_1751" to="sample_period_samples_2_sample_V" fromId="1751" toId="25">
</dataflow>
<dataflow id="1755" from="StgValue_1751" to="sample_period_samples_3_sample_V" fromId="1751" toId="26">
</dataflow>
<dataflow id="1756" from="StgValue_1751" to="sample_period_samples_4_sample_V" fromId="1751" toId="27">
</dataflow>
<dataflow id="1757" from="StgValue_1751" to="sample_period_samples_5_sample_V" fromId="1751" toId="28">
</dataflow>
<dataflow id="1758" from="StgValue_1751" to="sample_period_samples_6_sample_V" fromId="1751" toId="29">
</dataflow>
<dataflow id="1759" from="StgValue_1751" to="sample_period_samples_7_sample_V" fromId="1751" toId="30">
</dataflow>
<dataflow id="1760" from="StgValue_1751" to="sample_period_samples_8_sample_V" fromId="1751" toId="31">
</dataflow>
<dataflow id="1761" from="StgValue_1751" to="sample_period_samples_9_sample_V" fromId="1751" toId="32">
</dataflow>
<dataflow id="1762" from="StgValue_1751" to="sample_period_samples_10_sample_V" fromId="1751" toId="33">
</dataflow>
<dataflow id="1763" from="StgValue_1751" to="sample_period_samples_11_sample_V" fromId="1751" toId="34">
</dataflow>
<dataflow id="1764" from="StgValue_1751" to="sample_period_samples_0_timestamp_V" fromId="1751" toId="35">
</dataflow>
<dataflow id="1765" from="StgValue_1751" to="sample_period_samples_1_timestamp_V" fromId="1751" toId="36">
</dataflow>
<dataflow id="1766" from="StgValue_1751" to="sample_period_samples_2_timestamp_V" fromId="1751" toId="37">
</dataflow>
<dataflow id="1767" from="StgValue_1751" to="sample_period_samples_3_timestamp_V" fromId="1751" toId="38">
</dataflow>
<dataflow id="1768" from="StgValue_1751" to="sample_period_samples_4_timestamp_V" fromId="1751" toId="39">
</dataflow>
<dataflow id="1769" from="StgValue_1751" to="sample_period_samples_5_timestamp_V" fromId="1751" toId="40">
</dataflow>
<dataflow id="1770" from="StgValue_1751" to="sample_period_samples_6_timestamp_V" fromId="1751" toId="41">
</dataflow>
<dataflow id="1771" from="StgValue_1751" to="sample_period_samples_7_timestamp_V" fromId="1751" toId="42">
</dataflow>
<dataflow id="1772" from="StgValue_1751" to="sample_period_samples_8_timestamp_V" fromId="1751" toId="43">
</dataflow>
<dataflow id="1773" from="StgValue_1751" to="sample_period_samples_9_timestamp_V" fromId="1751" toId="44">
</dataflow>
<dataflow id="1774" from="StgValue_1751" to="sample_period_samples_10_timestamp_V" fromId="1751" toId="45">
</dataflow>
<dataflow id="1775" from="StgValue_1751" to="sample_period_samples_11_timestamp_V" fromId="1751" toId="46">
</dataflow>
<dataflow id="1776" from="StgValue_1751" to="sample_sample_V" fromId="1751" toId="47">
</dataflow>
<dataflow id="1777" from="StgValue_1751" to="sample_timestamp_V" fromId="1751" toId="48">
</dataflow>
<dataflow id="1778" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_1" fromId="23" toId="49">
</dataflow>
<dataflow id="1780" from="StgValue_1779" to="sample_period_samples_0_sample_V_addr_1" fromId="1779" toId="49">
</dataflow>
<dataflow id="1781" from="StgValue_1779" to="sample_period_samples_0_sample_V_addr_1" fromId="1779" toId="49">
</dataflow>
<dataflow id="1782" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_1" fromId="24" toId="50">
</dataflow>
<dataflow id="1783" from="StgValue_1779" to="sample_period_samples_1_sample_V_addr_1" fromId="1779" toId="50">
</dataflow>
<dataflow id="1784" from="StgValue_1779" to="sample_period_samples_1_sample_V_addr_1" fromId="1779" toId="50">
</dataflow>
<dataflow id="1785" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_1" fromId="25" toId="51">
</dataflow>
<dataflow id="1786" from="StgValue_1779" to="sample_period_samples_2_sample_V_addr_1" fromId="1779" toId="51">
</dataflow>
<dataflow id="1787" from="StgValue_1779" to="sample_period_samples_2_sample_V_addr_1" fromId="1779" toId="51">
</dataflow>
<dataflow id="1788" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_1" fromId="26" toId="52">
</dataflow>
<dataflow id="1789" from="StgValue_1779" to="sample_period_samples_3_sample_V_addr_1" fromId="1779" toId="52">
</dataflow>
<dataflow id="1790" from="StgValue_1779" to="sample_period_samples_3_sample_V_addr_1" fromId="1779" toId="52">
</dataflow>
<dataflow id="1791" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_1" fromId="27" toId="53">
</dataflow>
<dataflow id="1792" from="StgValue_1779" to="sample_period_samples_4_sample_V_addr_1" fromId="1779" toId="53">
</dataflow>
<dataflow id="1793" from="StgValue_1779" to="sample_period_samples_4_sample_V_addr_1" fromId="1779" toId="53">
</dataflow>
<dataflow id="1794" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_1" fromId="28" toId="54">
</dataflow>
<dataflow id="1795" from="StgValue_1779" to="sample_period_samples_5_sample_V_addr_1" fromId="1779" toId="54">
</dataflow>
<dataflow id="1796" from="StgValue_1779" to="sample_period_samples_5_sample_V_addr_1" fromId="1779" toId="54">
</dataflow>
<dataflow id="1797" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_1" fromId="29" toId="55">
</dataflow>
<dataflow id="1798" from="StgValue_1779" to="sample_period_samples_6_sample_V_addr_1" fromId="1779" toId="55">
</dataflow>
<dataflow id="1799" from="StgValue_1779" to="sample_period_samples_6_sample_V_addr_1" fromId="1779" toId="55">
</dataflow>
<dataflow id="1800" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_1" fromId="30" toId="56">
</dataflow>
<dataflow id="1801" from="StgValue_1779" to="sample_period_samples_7_sample_V_addr_1" fromId="1779" toId="56">
</dataflow>
<dataflow id="1802" from="StgValue_1779" to="sample_period_samples_7_sample_V_addr_1" fromId="1779" toId="56">
</dataflow>
<dataflow id="1803" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_1" fromId="31" toId="57">
</dataflow>
<dataflow id="1804" from="StgValue_1779" to="sample_period_samples_8_sample_V_addr_1" fromId="1779" toId="57">
</dataflow>
<dataflow id="1805" from="StgValue_1779" to="sample_period_samples_8_sample_V_addr_1" fromId="1779" toId="57">
</dataflow>
<dataflow id="1806" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_1" fromId="32" toId="58">
</dataflow>
<dataflow id="1807" from="StgValue_1779" to="sample_period_samples_9_sample_V_addr_1" fromId="1779" toId="58">
</dataflow>
<dataflow id="1808" from="StgValue_1779" to="sample_period_samples_9_sample_V_addr_1" fromId="1779" toId="58">
</dataflow>
<dataflow id="1809" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_1" fromId="33" toId="59">
</dataflow>
<dataflow id="1810" from="StgValue_1779" to="sample_period_samples_10_sample_V_addr_1" fromId="1779" toId="59">
</dataflow>
<dataflow id="1811" from="StgValue_1779" to="sample_period_samples_10_sample_V_addr_1" fromId="1779" toId="59">
</dataflow>
<dataflow id="1812" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_1" fromId="34" toId="60">
</dataflow>
<dataflow id="1813" from="StgValue_1779" to="sample_period_samples_11_sample_V_addr_1" fromId="1779" toId="60">
</dataflow>
<dataflow id="1814" from="StgValue_1779" to="sample_period_samples_11_sample_V_addr_1" fromId="1779" toId="60">
</dataflow>
<dataflow id="1815" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_1" fromId="35" toId="61">
</dataflow>
<dataflow id="1816" from="StgValue_1779" to="sample_period_samples_0_timestamp_V_addr_1" fromId="1779" toId="61">
</dataflow>
<dataflow id="1817" from="StgValue_1779" to="sample_period_samples_0_timestamp_V_addr_1" fromId="1779" toId="61">
</dataflow>
<dataflow id="1818" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_1" fromId="36" toId="62">
</dataflow>
<dataflow id="1819" from="StgValue_1779" to="sample_period_samples_1_timestamp_V_addr_1" fromId="1779" toId="62">
</dataflow>
<dataflow id="1820" from="StgValue_1779" to="sample_period_samples_1_timestamp_V_addr_1" fromId="1779" toId="62">
</dataflow>
<dataflow id="1821" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_1" fromId="37" toId="63">
</dataflow>
<dataflow id="1822" from="StgValue_1779" to="sample_period_samples_2_timestamp_V_addr_1" fromId="1779" toId="63">
</dataflow>
<dataflow id="1823" from="StgValue_1779" to="sample_period_samples_2_timestamp_V_addr_1" fromId="1779" toId="63">
</dataflow>
<dataflow id="1824" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_1" fromId="38" toId="64">
</dataflow>
<dataflow id="1825" from="StgValue_1779" to="sample_period_samples_3_timestamp_V_addr_1" fromId="1779" toId="64">
</dataflow>
<dataflow id="1826" from="StgValue_1779" to="sample_period_samples_3_timestamp_V_addr_1" fromId="1779" toId="64">
</dataflow>
<dataflow id="1827" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_1" fromId="39" toId="65">
</dataflow>
<dataflow id="1828" from="StgValue_1779" to="sample_period_samples_4_timestamp_V_addr_1" fromId="1779" toId="65">
</dataflow>
<dataflow id="1829" from="StgValue_1779" to="sample_period_samples_4_timestamp_V_addr_1" fromId="1779" toId="65">
</dataflow>
<dataflow id="1830" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_1" fromId="40" toId="66">
</dataflow>
<dataflow id="1831" from="StgValue_1779" to="sample_period_samples_5_timestamp_V_addr_1" fromId="1779" toId="66">
</dataflow>
<dataflow id="1832" from="StgValue_1779" to="sample_period_samples_5_timestamp_V_addr_1" fromId="1779" toId="66">
</dataflow>
<dataflow id="1833" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_1" fromId="41" toId="67">
</dataflow>
<dataflow id="1834" from="StgValue_1779" to="sample_period_samples_6_timestamp_V_addr_1" fromId="1779" toId="67">
</dataflow>
<dataflow id="1835" from="StgValue_1779" to="sample_period_samples_6_timestamp_V_addr_1" fromId="1779" toId="67">
</dataflow>
<dataflow id="1836" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_1" fromId="42" toId="68">
</dataflow>
<dataflow id="1837" from="StgValue_1779" to="sample_period_samples_7_timestamp_V_addr_1" fromId="1779" toId="68">
</dataflow>
<dataflow id="1838" from="StgValue_1779" to="sample_period_samples_7_timestamp_V_addr_1" fromId="1779" toId="68">
</dataflow>
<dataflow id="1839" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_1" fromId="43" toId="69">
</dataflow>
<dataflow id="1840" from="StgValue_1779" to="sample_period_samples_8_timestamp_V_addr_1" fromId="1779" toId="69">
</dataflow>
<dataflow id="1841" from="StgValue_1779" to="sample_period_samples_8_timestamp_V_addr_1" fromId="1779" toId="69">
</dataflow>
<dataflow id="1842" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_1" fromId="44" toId="70">
</dataflow>
<dataflow id="1843" from="StgValue_1779" to="sample_period_samples_9_timestamp_V_addr_1" fromId="1779" toId="70">
</dataflow>
<dataflow id="1844" from="StgValue_1779" to="sample_period_samples_9_timestamp_V_addr_1" fromId="1779" toId="70">
</dataflow>
<dataflow id="1845" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_1" fromId="45" toId="71">
</dataflow>
<dataflow id="1846" from="StgValue_1779" to="sample_period_samples_10_timestamp_V_addr_1" fromId="1779" toId="71">
</dataflow>
<dataflow id="1847" from="StgValue_1779" to="sample_period_samples_10_timestamp_V_addr_1" fromId="1779" toId="71">
</dataflow>
<dataflow id="1848" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_1" fromId="46" toId="72">
</dataflow>
<dataflow id="1849" from="StgValue_1779" to="sample_period_samples_11_timestamp_V_addr_1" fromId="1779" toId="72">
</dataflow>
<dataflow id="1850" from="StgValue_1779" to="sample_period_samples_11_timestamp_V_addr_1" fromId="1779" toId="72">
</dataflow>
<dataflow id="1851" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_2" fromId="23" toId="73">
</dataflow>
<dataflow id="1852" from="StgValue_1779" to="sample_period_samples_0_sample_V_addr_2" fromId="1779" toId="73">
</dataflow>
<dataflow id="1853" from="StgValue_1751" to="sample_period_samples_0_sample_V_addr_2" fromId="1751" toId="73">
</dataflow>
<dataflow id="1854" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_2" fromId="24" toId="74">
</dataflow>
<dataflow id="1855" from="StgValue_1779" to="sample_period_samples_1_sample_V_addr_2" fromId="1779" toId="74">
</dataflow>
<dataflow id="1856" from="StgValue_1751" to="sample_period_samples_1_sample_V_addr_2" fromId="1751" toId="74">
</dataflow>
<dataflow id="1857" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_2" fromId="25" toId="75">
</dataflow>
<dataflow id="1858" from="StgValue_1779" to="sample_period_samples_2_sample_V_addr_2" fromId="1779" toId="75">
</dataflow>
<dataflow id="1859" from="StgValue_1751" to="sample_period_samples_2_sample_V_addr_2" fromId="1751" toId="75">
</dataflow>
<dataflow id="1860" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_2" fromId="26" toId="76">
</dataflow>
<dataflow id="1861" from="StgValue_1779" to="sample_period_samples_3_sample_V_addr_2" fromId="1779" toId="76">
</dataflow>
<dataflow id="1862" from="StgValue_1751" to="sample_period_samples_3_sample_V_addr_2" fromId="1751" toId="76">
</dataflow>
<dataflow id="1863" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_2" fromId="27" toId="77">
</dataflow>
<dataflow id="1864" from="StgValue_1779" to="sample_period_samples_4_sample_V_addr_2" fromId="1779" toId="77">
</dataflow>
<dataflow id="1865" from="StgValue_1751" to="sample_period_samples_4_sample_V_addr_2" fromId="1751" toId="77">
</dataflow>
<dataflow id="1866" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_2" fromId="28" toId="78">
</dataflow>
<dataflow id="1867" from="StgValue_1779" to="sample_period_samples_5_sample_V_addr_2" fromId="1779" toId="78">
</dataflow>
<dataflow id="1868" from="StgValue_1751" to="sample_period_samples_5_sample_V_addr_2" fromId="1751" toId="78">
</dataflow>
<dataflow id="1869" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_2" fromId="29" toId="79">
</dataflow>
<dataflow id="1870" from="StgValue_1779" to="sample_period_samples_6_sample_V_addr_2" fromId="1779" toId="79">
</dataflow>
<dataflow id="1871" from="StgValue_1751" to="sample_period_samples_6_sample_V_addr_2" fromId="1751" toId="79">
</dataflow>
<dataflow id="1872" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_2" fromId="30" toId="80">
</dataflow>
<dataflow id="1873" from="StgValue_1779" to="sample_period_samples_7_sample_V_addr_2" fromId="1779" toId="80">
</dataflow>
<dataflow id="1874" from="StgValue_1751" to="sample_period_samples_7_sample_V_addr_2" fromId="1751" toId="80">
</dataflow>
<dataflow id="1875" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_2" fromId="31" toId="81">
</dataflow>
<dataflow id="1876" from="StgValue_1779" to="sample_period_samples_8_sample_V_addr_2" fromId="1779" toId="81">
</dataflow>
<dataflow id="1877" from="StgValue_1751" to="sample_period_samples_8_sample_V_addr_2" fromId="1751" toId="81">
</dataflow>
<dataflow id="1878" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_2" fromId="32" toId="82">
</dataflow>
<dataflow id="1879" from="StgValue_1779" to="sample_period_samples_9_sample_V_addr_2" fromId="1779" toId="82">
</dataflow>
<dataflow id="1880" from="StgValue_1751" to="sample_period_samples_9_sample_V_addr_2" fromId="1751" toId="82">
</dataflow>
<dataflow id="1881" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_2" fromId="33" toId="83">
</dataflow>
<dataflow id="1882" from="StgValue_1779" to="sample_period_samples_10_sample_V_addr_2" fromId="1779" toId="83">
</dataflow>
<dataflow id="1883" from="StgValue_1751" to="sample_period_samples_10_sample_V_addr_2" fromId="1751" toId="83">
</dataflow>
<dataflow id="1884" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_2" fromId="34" toId="84">
</dataflow>
<dataflow id="1885" from="StgValue_1779" to="sample_period_samples_11_sample_V_addr_2" fromId="1779" toId="84">
</dataflow>
<dataflow id="1886" from="StgValue_1751" to="sample_period_samples_11_sample_V_addr_2" fromId="1751" toId="84">
</dataflow>
<dataflow id="1887" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_2" fromId="35" toId="85">
</dataflow>
<dataflow id="1888" from="StgValue_1779" to="sample_period_samples_0_timestamp_V_addr_2" fromId="1779" toId="85">
</dataflow>
<dataflow id="1889" from="StgValue_1751" to="sample_period_samples_0_timestamp_V_addr_2" fromId="1751" toId="85">
</dataflow>
<dataflow id="1890" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_2" fromId="36" toId="86">
</dataflow>
<dataflow id="1891" from="StgValue_1779" to="sample_period_samples_1_timestamp_V_addr_2" fromId="1779" toId="86">
</dataflow>
<dataflow id="1892" from="StgValue_1751" to="sample_period_samples_1_timestamp_V_addr_2" fromId="1751" toId="86">
</dataflow>
<dataflow id="1893" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_2" fromId="37" toId="87">
</dataflow>
<dataflow id="1894" from="StgValue_1779" to="sample_period_samples_2_timestamp_V_addr_2" fromId="1779" toId="87">
</dataflow>
<dataflow id="1895" from="StgValue_1751" to="sample_period_samples_2_timestamp_V_addr_2" fromId="1751" toId="87">
</dataflow>
<dataflow id="1896" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_2" fromId="38" toId="88">
</dataflow>
<dataflow id="1897" from="StgValue_1779" to="sample_period_samples_3_timestamp_V_addr_2" fromId="1779" toId="88">
</dataflow>
<dataflow id="1898" from="StgValue_1751" to="sample_period_samples_3_timestamp_V_addr_2" fromId="1751" toId="88">
</dataflow>
<dataflow id="1899" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_2" fromId="39" toId="89">
</dataflow>
<dataflow id="1900" from="StgValue_1779" to="sample_period_samples_4_timestamp_V_addr_2" fromId="1779" toId="89">
</dataflow>
<dataflow id="1901" from="StgValue_1751" to="sample_period_samples_4_timestamp_V_addr_2" fromId="1751" toId="89">
</dataflow>
<dataflow id="1902" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_2" fromId="40" toId="90">
</dataflow>
<dataflow id="1903" from="StgValue_1779" to="sample_period_samples_5_timestamp_V_addr_2" fromId="1779" toId="90">
</dataflow>
<dataflow id="1904" from="StgValue_1751" to="sample_period_samples_5_timestamp_V_addr_2" fromId="1751" toId="90">
</dataflow>
<dataflow id="1905" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_2" fromId="41" toId="91">
</dataflow>
<dataflow id="1906" from="StgValue_1779" to="sample_period_samples_6_timestamp_V_addr_2" fromId="1779" toId="91">
</dataflow>
<dataflow id="1907" from="StgValue_1751" to="sample_period_samples_6_timestamp_V_addr_2" fromId="1751" toId="91">
</dataflow>
<dataflow id="1908" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_2" fromId="42" toId="92">
</dataflow>
<dataflow id="1909" from="StgValue_1779" to="sample_period_samples_7_timestamp_V_addr_2" fromId="1779" toId="92">
</dataflow>
<dataflow id="1910" from="StgValue_1751" to="sample_period_samples_7_timestamp_V_addr_2" fromId="1751" toId="92">
</dataflow>
<dataflow id="1911" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_2" fromId="43" toId="93">
</dataflow>
<dataflow id="1912" from="StgValue_1779" to="sample_period_samples_8_timestamp_V_addr_2" fromId="1779" toId="93">
</dataflow>
<dataflow id="1913" from="StgValue_1751" to="sample_period_samples_8_timestamp_V_addr_2" fromId="1751" toId="93">
</dataflow>
<dataflow id="1914" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_2" fromId="44" toId="94">
</dataflow>
<dataflow id="1915" from="StgValue_1779" to="sample_period_samples_9_timestamp_V_addr_2" fromId="1779" toId="94">
</dataflow>
<dataflow id="1916" from="StgValue_1751" to="sample_period_samples_9_timestamp_V_addr_2" fromId="1751" toId="94">
</dataflow>
<dataflow id="1917" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_2" fromId="45" toId="95">
</dataflow>
<dataflow id="1918" from="StgValue_1779" to="sample_period_samples_10_timestamp_V_addr_2" fromId="1779" toId="95">
</dataflow>
<dataflow id="1919" from="StgValue_1751" to="sample_period_samples_10_timestamp_V_addr_2" fromId="1751" toId="95">
</dataflow>
<dataflow id="1920" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_2" fromId="46" toId="96">
</dataflow>
<dataflow id="1921" from="StgValue_1779" to="sample_period_samples_11_timestamp_V_addr_2" fromId="1779" toId="96">
</dataflow>
<dataflow id="1922" from="StgValue_1751" to="sample_period_samples_11_timestamp_V_addr_2" fromId="1751" toId="96">
</dataflow>
<dataflow id="1923" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_3" fromId="23" toId="97">
</dataflow>
<dataflow id="1924" from="StgValue_1779" to="sample_period_samples_0_sample_V_addr_3" fromId="1779" toId="97">
</dataflow>
<dataflow id="1926" from="StgValue_1925" to="sample_period_samples_0_sample_V_addr_3" fromId="1925" toId="97">
</dataflow>
<dataflow id="1927" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_3" fromId="24" toId="98">
</dataflow>
<dataflow id="1928" from="StgValue_1779" to="sample_period_samples_1_sample_V_addr_3" fromId="1779" toId="98">
</dataflow>
<dataflow id="1929" from="StgValue_1925" to="sample_period_samples_1_sample_V_addr_3" fromId="1925" toId="98">
</dataflow>
<dataflow id="1930" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_3" fromId="25" toId="99">
</dataflow>
<dataflow id="1931" from="StgValue_1779" to="sample_period_samples_2_sample_V_addr_3" fromId="1779" toId="99">
</dataflow>
<dataflow id="1932" from="StgValue_1925" to="sample_period_samples_2_sample_V_addr_3" fromId="1925" toId="99">
</dataflow>
<dataflow id="1933" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_3" fromId="26" toId="100">
</dataflow>
<dataflow id="1934" from="StgValue_1779" to="sample_period_samples_3_sample_V_addr_3" fromId="1779" toId="100">
</dataflow>
<dataflow id="1935" from="StgValue_1925" to="sample_period_samples_3_sample_V_addr_3" fromId="1925" toId="100">
</dataflow>
<dataflow id="1936" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_3" fromId="27" toId="101">
</dataflow>
<dataflow id="1937" from="StgValue_1779" to="sample_period_samples_4_sample_V_addr_3" fromId="1779" toId="101">
</dataflow>
<dataflow id="1938" from="StgValue_1925" to="sample_period_samples_4_sample_V_addr_3" fromId="1925" toId="101">
</dataflow>
<dataflow id="1939" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_3" fromId="28" toId="102">
</dataflow>
<dataflow id="1940" from="StgValue_1779" to="sample_period_samples_5_sample_V_addr_3" fromId="1779" toId="102">
</dataflow>
<dataflow id="1941" from="StgValue_1925" to="sample_period_samples_5_sample_V_addr_3" fromId="1925" toId="102">
</dataflow>
<dataflow id="1942" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_3" fromId="29" toId="103">
</dataflow>
<dataflow id="1943" from="StgValue_1779" to="sample_period_samples_6_sample_V_addr_3" fromId="1779" toId="103">
</dataflow>
<dataflow id="1944" from="StgValue_1925" to="sample_period_samples_6_sample_V_addr_3" fromId="1925" toId="103">
</dataflow>
<dataflow id="1945" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_3" fromId="30" toId="104">
</dataflow>
<dataflow id="1946" from="StgValue_1779" to="sample_period_samples_7_sample_V_addr_3" fromId="1779" toId="104">
</dataflow>
<dataflow id="1947" from="StgValue_1925" to="sample_period_samples_7_sample_V_addr_3" fromId="1925" toId="104">
</dataflow>
<dataflow id="1948" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_3" fromId="31" toId="105">
</dataflow>
<dataflow id="1949" from="StgValue_1779" to="sample_period_samples_8_sample_V_addr_3" fromId="1779" toId="105">
</dataflow>
<dataflow id="1950" from="StgValue_1925" to="sample_period_samples_8_sample_V_addr_3" fromId="1925" toId="105">
</dataflow>
<dataflow id="1951" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_3" fromId="32" toId="106">
</dataflow>
<dataflow id="1952" from="StgValue_1779" to="sample_period_samples_9_sample_V_addr_3" fromId="1779" toId="106">
</dataflow>
<dataflow id="1953" from="StgValue_1925" to="sample_period_samples_9_sample_V_addr_3" fromId="1925" toId="106">
</dataflow>
<dataflow id="1954" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_3" fromId="33" toId="107">
</dataflow>
<dataflow id="1955" from="StgValue_1779" to="sample_period_samples_10_sample_V_addr_3" fromId="1779" toId="107">
</dataflow>
<dataflow id="1956" from="StgValue_1925" to="sample_period_samples_10_sample_V_addr_3" fromId="1925" toId="107">
</dataflow>
<dataflow id="1957" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_3" fromId="34" toId="108">
</dataflow>
<dataflow id="1958" from="StgValue_1779" to="sample_period_samples_11_sample_V_addr_3" fromId="1779" toId="108">
</dataflow>
<dataflow id="1959" from="StgValue_1925" to="sample_period_samples_11_sample_V_addr_3" fromId="1925" toId="108">
</dataflow>
<dataflow id="1960" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_3" fromId="35" toId="109">
</dataflow>
<dataflow id="1961" from="StgValue_1779" to="sample_period_samples_0_timestamp_V_addr_3" fromId="1779" toId="109">
</dataflow>
<dataflow id="1962" from="StgValue_1925" to="sample_period_samples_0_timestamp_V_addr_3" fromId="1925" toId="109">
</dataflow>
<dataflow id="1963" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_3" fromId="36" toId="110">
</dataflow>
<dataflow id="1964" from="StgValue_1779" to="sample_period_samples_1_timestamp_V_addr_3" fromId="1779" toId="110">
</dataflow>
<dataflow id="1965" from="StgValue_1925" to="sample_period_samples_1_timestamp_V_addr_3" fromId="1925" toId="110">
</dataflow>
<dataflow id="1966" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_3" fromId="37" toId="111">
</dataflow>
<dataflow id="1967" from="StgValue_1779" to="sample_period_samples_2_timestamp_V_addr_3" fromId="1779" toId="111">
</dataflow>
<dataflow id="1968" from="StgValue_1925" to="sample_period_samples_2_timestamp_V_addr_3" fromId="1925" toId="111">
</dataflow>
<dataflow id="1969" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_3" fromId="38" toId="112">
</dataflow>
<dataflow id="1970" from="StgValue_1779" to="sample_period_samples_3_timestamp_V_addr_3" fromId="1779" toId="112">
</dataflow>
<dataflow id="1971" from="StgValue_1925" to="sample_period_samples_3_timestamp_V_addr_3" fromId="1925" toId="112">
</dataflow>
<dataflow id="1972" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_3" fromId="39" toId="113">
</dataflow>
<dataflow id="1973" from="StgValue_1779" to="sample_period_samples_4_timestamp_V_addr_3" fromId="1779" toId="113">
</dataflow>
<dataflow id="1974" from="StgValue_1925" to="sample_period_samples_4_timestamp_V_addr_3" fromId="1925" toId="113">
</dataflow>
<dataflow id="1975" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_3" fromId="40" toId="114">
</dataflow>
<dataflow id="1976" from="StgValue_1779" to="sample_period_samples_5_timestamp_V_addr_3" fromId="1779" toId="114">
</dataflow>
<dataflow id="1977" from="StgValue_1925" to="sample_period_samples_5_timestamp_V_addr_3" fromId="1925" toId="114">
</dataflow>
<dataflow id="1978" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_3" fromId="41" toId="115">
</dataflow>
<dataflow id="1979" from="StgValue_1779" to="sample_period_samples_6_timestamp_V_addr_3" fromId="1779" toId="115">
</dataflow>
<dataflow id="1980" from="StgValue_1925" to="sample_period_samples_6_timestamp_V_addr_3" fromId="1925" toId="115">
</dataflow>
<dataflow id="1981" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_3" fromId="42" toId="116">
</dataflow>
<dataflow id="1982" from="StgValue_1779" to="sample_period_samples_7_timestamp_V_addr_3" fromId="1779" toId="116">
</dataflow>
<dataflow id="1983" from="StgValue_1925" to="sample_period_samples_7_timestamp_V_addr_3" fromId="1925" toId="116">
</dataflow>
<dataflow id="1984" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_3" fromId="43" toId="117">
</dataflow>
<dataflow id="1985" from="StgValue_1779" to="sample_period_samples_8_timestamp_V_addr_3" fromId="1779" toId="117">
</dataflow>
<dataflow id="1986" from="StgValue_1925" to="sample_period_samples_8_timestamp_V_addr_3" fromId="1925" toId="117">
</dataflow>
<dataflow id="1987" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_3" fromId="44" toId="118">
</dataflow>
<dataflow id="1988" from="StgValue_1779" to="sample_period_samples_9_timestamp_V_addr_3" fromId="1779" toId="118">
</dataflow>
<dataflow id="1989" from="StgValue_1925" to="sample_period_samples_9_timestamp_V_addr_3" fromId="1925" toId="118">
</dataflow>
<dataflow id="1990" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_3" fromId="45" toId="119">
</dataflow>
<dataflow id="1991" from="StgValue_1779" to="sample_period_samples_10_timestamp_V_addr_3" fromId="1779" toId="119">
</dataflow>
<dataflow id="1992" from="StgValue_1925" to="sample_period_samples_10_timestamp_V_addr_3" fromId="1925" toId="119">
</dataflow>
<dataflow id="1993" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_3" fromId="46" toId="120">
</dataflow>
<dataflow id="1994" from="StgValue_1779" to="sample_period_samples_11_timestamp_V_addr_3" fromId="1779" toId="120">
</dataflow>
<dataflow id="1995" from="StgValue_1925" to="sample_period_samples_11_timestamp_V_addr_3" fromId="1925" toId="120">
</dataflow>
<dataflow id="1996" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_4" fromId="23" toId="121">
</dataflow>
<dataflow id="1997" from="StgValue_1779" to="sample_period_samples_0_sample_V_addr_4" fromId="1779" toId="121">
</dataflow>
<dataflow id="1999" from="StgValue_1998" to="sample_period_samples_0_sample_V_addr_4" fromId="1998" toId="121">
</dataflow>
<dataflow id="2000" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_4" fromId="24" toId="122">
</dataflow>
<dataflow id="2001" from="StgValue_1779" to="sample_period_samples_1_sample_V_addr_4" fromId="1779" toId="122">
</dataflow>
<dataflow id="2002" from="StgValue_1998" to="sample_period_samples_1_sample_V_addr_4" fromId="1998" toId="122">
</dataflow>
<dataflow id="2003" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_4" fromId="25" toId="123">
</dataflow>
<dataflow id="2004" from="StgValue_1779" to="sample_period_samples_2_sample_V_addr_4" fromId="1779" toId="123">
</dataflow>
<dataflow id="2005" from="StgValue_1998" to="sample_period_samples_2_sample_V_addr_4" fromId="1998" toId="123">
</dataflow>
<dataflow id="2006" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_4" fromId="26" toId="124">
</dataflow>
<dataflow id="2007" from="StgValue_1779" to="sample_period_samples_3_sample_V_addr_4" fromId="1779" toId="124">
</dataflow>
<dataflow id="2008" from="StgValue_1998" to="sample_period_samples_3_sample_V_addr_4" fromId="1998" toId="124">
</dataflow>
<dataflow id="2009" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_4" fromId="27" toId="125">
</dataflow>
<dataflow id="2010" from="StgValue_1779" to="sample_period_samples_4_sample_V_addr_4" fromId="1779" toId="125">
</dataflow>
<dataflow id="2011" from="StgValue_1998" to="sample_period_samples_4_sample_V_addr_4" fromId="1998" toId="125">
</dataflow>
<dataflow id="2012" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_4" fromId="28" toId="126">
</dataflow>
<dataflow id="2013" from="StgValue_1779" to="sample_period_samples_5_sample_V_addr_4" fromId="1779" toId="126">
</dataflow>
<dataflow id="2014" from="StgValue_1998" to="sample_period_samples_5_sample_V_addr_4" fromId="1998" toId="126">
</dataflow>
<dataflow id="2015" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_4" fromId="29" toId="127">
</dataflow>
<dataflow id="2016" from="StgValue_1779" to="sample_period_samples_6_sample_V_addr_4" fromId="1779" toId="127">
</dataflow>
<dataflow id="2017" from="StgValue_1998" to="sample_period_samples_6_sample_V_addr_4" fromId="1998" toId="127">
</dataflow>
<dataflow id="2018" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_4" fromId="30" toId="128">
</dataflow>
<dataflow id="2019" from="StgValue_1779" to="sample_period_samples_7_sample_V_addr_4" fromId="1779" toId="128">
</dataflow>
<dataflow id="2020" from="StgValue_1998" to="sample_period_samples_7_sample_V_addr_4" fromId="1998" toId="128">
</dataflow>
<dataflow id="2021" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_4" fromId="31" toId="129">
</dataflow>
<dataflow id="2022" from="StgValue_1779" to="sample_period_samples_8_sample_V_addr_4" fromId="1779" toId="129">
</dataflow>
<dataflow id="2023" from="StgValue_1998" to="sample_period_samples_8_sample_V_addr_4" fromId="1998" toId="129">
</dataflow>
<dataflow id="2024" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_4" fromId="32" toId="130">
</dataflow>
<dataflow id="2025" from="StgValue_1779" to="sample_period_samples_9_sample_V_addr_4" fromId="1779" toId="130">
</dataflow>
<dataflow id="2026" from="StgValue_1998" to="sample_period_samples_9_sample_V_addr_4" fromId="1998" toId="130">
</dataflow>
<dataflow id="2027" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_4" fromId="33" toId="131">
</dataflow>
<dataflow id="2028" from="StgValue_1779" to="sample_period_samples_10_sample_V_addr_4" fromId="1779" toId="131">
</dataflow>
<dataflow id="2029" from="StgValue_1998" to="sample_period_samples_10_sample_V_addr_4" fromId="1998" toId="131">
</dataflow>
<dataflow id="2030" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_4" fromId="34" toId="132">
</dataflow>
<dataflow id="2031" from="StgValue_1779" to="sample_period_samples_11_sample_V_addr_4" fromId="1779" toId="132">
</dataflow>
<dataflow id="2032" from="StgValue_1998" to="sample_period_samples_11_sample_V_addr_4" fromId="1998" toId="132">
</dataflow>
<dataflow id="2033" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_4" fromId="35" toId="133">
</dataflow>
<dataflow id="2034" from="StgValue_1779" to="sample_period_samples_0_timestamp_V_addr_4" fromId="1779" toId="133">
</dataflow>
<dataflow id="2035" from="StgValue_1998" to="sample_period_samples_0_timestamp_V_addr_4" fromId="1998" toId="133">
</dataflow>
<dataflow id="2036" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_4" fromId="36" toId="134">
</dataflow>
<dataflow id="2037" from="StgValue_1779" to="sample_period_samples_1_timestamp_V_addr_4" fromId="1779" toId="134">
</dataflow>
<dataflow id="2038" from="StgValue_1998" to="sample_period_samples_1_timestamp_V_addr_4" fromId="1998" toId="134">
</dataflow>
<dataflow id="2039" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_4" fromId="37" toId="135">
</dataflow>
<dataflow id="2040" from="StgValue_1779" to="sample_period_samples_2_timestamp_V_addr_4" fromId="1779" toId="135">
</dataflow>
<dataflow id="2041" from="StgValue_1998" to="sample_period_samples_2_timestamp_V_addr_4" fromId="1998" toId="135">
</dataflow>
<dataflow id="2042" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_4" fromId="38" toId="136">
</dataflow>
<dataflow id="2043" from="StgValue_1779" to="sample_period_samples_3_timestamp_V_addr_4" fromId="1779" toId="136">
</dataflow>
<dataflow id="2044" from="StgValue_1998" to="sample_period_samples_3_timestamp_V_addr_4" fromId="1998" toId="136">
</dataflow>
<dataflow id="2045" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_4" fromId="39" toId="137">
</dataflow>
<dataflow id="2046" from="StgValue_1779" to="sample_period_samples_4_timestamp_V_addr_4" fromId="1779" toId="137">
</dataflow>
<dataflow id="2047" from="StgValue_1998" to="sample_period_samples_4_timestamp_V_addr_4" fromId="1998" toId="137">
</dataflow>
<dataflow id="2048" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_4" fromId="40" toId="138">
</dataflow>
<dataflow id="2049" from="StgValue_1779" to="sample_period_samples_5_timestamp_V_addr_4" fromId="1779" toId="138">
</dataflow>
<dataflow id="2050" from="StgValue_1998" to="sample_period_samples_5_timestamp_V_addr_4" fromId="1998" toId="138">
</dataflow>
<dataflow id="2051" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_4" fromId="41" toId="139">
</dataflow>
<dataflow id="2052" from="StgValue_1779" to="sample_period_samples_6_timestamp_V_addr_4" fromId="1779" toId="139">
</dataflow>
<dataflow id="2053" from="StgValue_1998" to="sample_period_samples_6_timestamp_V_addr_4" fromId="1998" toId="139">
</dataflow>
<dataflow id="2054" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_4" fromId="42" toId="140">
</dataflow>
<dataflow id="2055" from="StgValue_1779" to="sample_period_samples_7_timestamp_V_addr_4" fromId="1779" toId="140">
</dataflow>
<dataflow id="2056" from="StgValue_1998" to="sample_period_samples_7_timestamp_V_addr_4" fromId="1998" toId="140">
</dataflow>
<dataflow id="2057" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_4" fromId="43" toId="141">
</dataflow>
<dataflow id="2058" from="StgValue_1779" to="sample_period_samples_8_timestamp_V_addr_4" fromId="1779" toId="141">
</dataflow>
<dataflow id="2059" from="StgValue_1998" to="sample_period_samples_8_timestamp_V_addr_4" fromId="1998" toId="141">
</dataflow>
<dataflow id="2060" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_4" fromId="44" toId="142">
</dataflow>
<dataflow id="2061" from="StgValue_1779" to="sample_period_samples_9_timestamp_V_addr_4" fromId="1779" toId="142">
</dataflow>
<dataflow id="2062" from="StgValue_1998" to="sample_period_samples_9_timestamp_V_addr_4" fromId="1998" toId="142">
</dataflow>
<dataflow id="2063" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_4" fromId="45" toId="143">
</dataflow>
<dataflow id="2064" from="StgValue_1779" to="sample_period_samples_10_timestamp_V_addr_4" fromId="1779" toId="143">
</dataflow>
<dataflow id="2065" from="StgValue_1998" to="sample_period_samples_10_timestamp_V_addr_4" fromId="1998" toId="143">
</dataflow>
<dataflow id="2066" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_4" fromId="46" toId="144">
</dataflow>
<dataflow id="2067" from="StgValue_1779" to="sample_period_samples_11_timestamp_V_addr_4" fromId="1779" toId="144">
</dataflow>
<dataflow id="2068" from="StgValue_1998" to="sample_period_samples_11_timestamp_V_addr_4" fromId="1998" toId="144">
</dataflow>
<dataflow id="2069" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_5" fromId="23" toId="145">
</dataflow>
<dataflow id="2070" from="StgValue_1779" to="sample_period_samples_0_sample_V_addr_5" fromId="1779" toId="145">
</dataflow>
<dataflow id="2072" from="StgValue_2071" to="sample_period_samples_0_sample_V_addr_5" fromId="2071" toId="145">
</dataflow>
<dataflow id="2073" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_5" fromId="24" toId="146">
</dataflow>
<dataflow id="2074" from="StgValue_1779" to="sample_period_samples_1_sample_V_addr_5" fromId="1779" toId="146">
</dataflow>
<dataflow id="2075" from="StgValue_2071" to="sample_period_samples_1_sample_V_addr_5" fromId="2071" toId="146">
</dataflow>
<dataflow id="2076" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_5" fromId="25" toId="147">
</dataflow>
<dataflow id="2077" from="StgValue_1779" to="sample_period_samples_2_sample_V_addr_5" fromId="1779" toId="147">
</dataflow>
<dataflow id="2078" from="StgValue_2071" to="sample_period_samples_2_sample_V_addr_5" fromId="2071" toId="147">
</dataflow>
<dataflow id="2079" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_5" fromId="26" toId="148">
</dataflow>
<dataflow id="2080" from="StgValue_1779" to="sample_period_samples_3_sample_V_addr_5" fromId="1779" toId="148">
</dataflow>
<dataflow id="2081" from="StgValue_2071" to="sample_period_samples_3_sample_V_addr_5" fromId="2071" toId="148">
</dataflow>
<dataflow id="2082" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_5" fromId="27" toId="149">
</dataflow>
<dataflow id="2083" from="StgValue_1779" to="sample_period_samples_4_sample_V_addr_5" fromId="1779" toId="149">
</dataflow>
<dataflow id="2084" from="StgValue_2071" to="sample_period_samples_4_sample_V_addr_5" fromId="2071" toId="149">
</dataflow>
<dataflow id="2085" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_5" fromId="28" toId="150">
</dataflow>
<dataflow id="2086" from="StgValue_1779" to="sample_period_samples_5_sample_V_addr_5" fromId="1779" toId="150">
</dataflow>
<dataflow id="2087" from="StgValue_2071" to="sample_period_samples_5_sample_V_addr_5" fromId="2071" toId="150">
</dataflow>
<dataflow id="2088" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_5" fromId="29" toId="151">
</dataflow>
<dataflow id="2089" from="StgValue_1779" to="sample_period_samples_6_sample_V_addr_5" fromId="1779" toId="151">
</dataflow>
<dataflow id="2090" from="StgValue_2071" to="sample_period_samples_6_sample_V_addr_5" fromId="2071" toId="151">
</dataflow>
<dataflow id="2091" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_5" fromId="30" toId="152">
</dataflow>
<dataflow id="2092" from="StgValue_1779" to="sample_period_samples_7_sample_V_addr_5" fromId="1779" toId="152">
</dataflow>
<dataflow id="2093" from="StgValue_2071" to="sample_period_samples_7_sample_V_addr_5" fromId="2071" toId="152">
</dataflow>
<dataflow id="2094" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_5" fromId="31" toId="153">
</dataflow>
<dataflow id="2095" from="StgValue_1779" to="sample_period_samples_8_sample_V_addr_5" fromId="1779" toId="153">
</dataflow>
<dataflow id="2096" from="StgValue_2071" to="sample_period_samples_8_sample_V_addr_5" fromId="2071" toId="153">
</dataflow>
<dataflow id="2097" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_5" fromId="32" toId="154">
</dataflow>
<dataflow id="2098" from="StgValue_1779" to="sample_period_samples_9_sample_V_addr_5" fromId="1779" toId="154">
</dataflow>
<dataflow id="2099" from="StgValue_2071" to="sample_period_samples_9_sample_V_addr_5" fromId="2071" toId="154">
</dataflow>
<dataflow id="2100" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_5" fromId="33" toId="155">
</dataflow>
<dataflow id="2101" from="StgValue_1779" to="sample_period_samples_10_sample_V_addr_5" fromId="1779" toId="155">
</dataflow>
<dataflow id="2102" from="StgValue_2071" to="sample_period_samples_10_sample_V_addr_5" fromId="2071" toId="155">
</dataflow>
<dataflow id="2103" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_5" fromId="34" toId="156">
</dataflow>
<dataflow id="2104" from="StgValue_1779" to="sample_period_samples_11_sample_V_addr_5" fromId="1779" toId="156">
</dataflow>
<dataflow id="2105" from="StgValue_2071" to="sample_period_samples_11_sample_V_addr_5" fromId="2071" toId="156">
</dataflow>
<dataflow id="2106" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_5" fromId="35" toId="157">
</dataflow>
<dataflow id="2107" from="StgValue_1779" to="sample_period_samples_0_timestamp_V_addr_5" fromId="1779" toId="157">
</dataflow>
<dataflow id="2108" from="StgValue_2071" to="sample_period_samples_0_timestamp_V_addr_5" fromId="2071" toId="157">
</dataflow>
<dataflow id="2109" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_5" fromId="36" toId="158">
</dataflow>
<dataflow id="2110" from="StgValue_1779" to="sample_period_samples_1_timestamp_V_addr_5" fromId="1779" toId="158">
</dataflow>
<dataflow id="2111" from="StgValue_2071" to="sample_period_samples_1_timestamp_V_addr_5" fromId="2071" toId="158">
</dataflow>
<dataflow id="2112" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_5" fromId="37" toId="159">
</dataflow>
<dataflow id="2113" from="StgValue_1779" to="sample_period_samples_2_timestamp_V_addr_5" fromId="1779" toId="159">
</dataflow>
<dataflow id="2114" from="StgValue_2071" to="sample_period_samples_2_timestamp_V_addr_5" fromId="2071" toId="159">
</dataflow>
<dataflow id="2115" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_5" fromId="38" toId="160">
</dataflow>
<dataflow id="2116" from="StgValue_1779" to="sample_period_samples_3_timestamp_V_addr_5" fromId="1779" toId="160">
</dataflow>
<dataflow id="2117" from="StgValue_2071" to="sample_period_samples_3_timestamp_V_addr_5" fromId="2071" toId="160">
</dataflow>
<dataflow id="2118" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_5" fromId="39" toId="161">
</dataflow>
<dataflow id="2119" from="StgValue_1779" to="sample_period_samples_4_timestamp_V_addr_5" fromId="1779" toId="161">
</dataflow>
<dataflow id="2120" from="StgValue_2071" to="sample_period_samples_4_timestamp_V_addr_5" fromId="2071" toId="161">
</dataflow>
<dataflow id="2121" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_5" fromId="40" toId="162">
</dataflow>
<dataflow id="2122" from="StgValue_1779" to="sample_period_samples_5_timestamp_V_addr_5" fromId="1779" toId="162">
</dataflow>
<dataflow id="2123" from="StgValue_2071" to="sample_period_samples_5_timestamp_V_addr_5" fromId="2071" toId="162">
</dataflow>
<dataflow id="2124" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_5" fromId="41" toId="163">
</dataflow>
<dataflow id="2125" from="StgValue_1779" to="sample_period_samples_6_timestamp_V_addr_5" fromId="1779" toId="163">
</dataflow>
<dataflow id="2126" from="StgValue_2071" to="sample_period_samples_6_timestamp_V_addr_5" fromId="2071" toId="163">
</dataflow>
<dataflow id="2127" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_5" fromId="42" toId="164">
</dataflow>
<dataflow id="2128" from="StgValue_1779" to="sample_period_samples_7_timestamp_V_addr_5" fromId="1779" toId="164">
</dataflow>
<dataflow id="2129" from="StgValue_2071" to="sample_period_samples_7_timestamp_V_addr_5" fromId="2071" toId="164">
</dataflow>
<dataflow id="2130" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_5" fromId="43" toId="165">
</dataflow>
<dataflow id="2131" from="StgValue_1779" to="sample_period_samples_8_timestamp_V_addr_5" fromId="1779" toId="165">
</dataflow>
<dataflow id="2132" from="StgValue_2071" to="sample_period_samples_8_timestamp_V_addr_5" fromId="2071" toId="165">
</dataflow>
<dataflow id="2133" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_5" fromId="44" toId="166">
</dataflow>
<dataflow id="2134" from="StgValue_1779" to="sample_period_samples_9_timestamp_V_addr_5" fromId="1779" toId="166">
</dataflow>
<dataflow id="2135" from="StgValue_2071" to="sample_period_samples_9_timestamp_V_addr_5" fromId="2071" toId="166">
</dataflow>
<dataflow id="2136" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_5" fromId="45" toId="167">
</dataflow>
<dataflow id="2137" from="StgValue_1779" to="sample_period_samples_10_timestamp_V_addr_5" fromId="1779" toId="167">
</dataflow>
<dataflow id="2138" from="StgValue_2071" to="sample_period_samples_10_timestamp_V_addr_5" fromId="2071" toId="167">
</dataflow>
<dataflow id="2139" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_5" fromId="46" toId="168">
</dataflow>
<dataflow id="2140" from="StgValue_1779" to="sample_period_samples_11_timestamp_V_addr_5" fromId="1779" toId="168">
</dataflow>
<dataflow id="2141" from="StgValue_2071" to="sample_period_samples_11_timestamp_V_addr_5" fromId="2071" toId="168">
</dataflow>
<dataflow id="2142" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_6" fromId="23" toId="169">
</dataflow>
<dataflow id="2143" from="StgValue_1779" to="sample_period_samples_0_sample_V_addr_6" fromId="1779" toId="169">
</dataflow>
<dataflow id="2145" from="StgValue_2144" to="sample_period_samples_0_sample_V_addr_6" fromId="2144" toId="169">
</dataflow>
<dataflow id="2146" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_6" fromId="24" toId="170">
</dataflow>
<dataflow id="2147" from="StgValue_1779" to="sample_period_samples_1_sample_V_addr_6" fromId="1779" toId="170">
</dataflow>
<dataflow id="2148" from="StgValue_2144" to="sample_period_samples_1_sample_V_addr_6" fromId="2144" toId="170">
</dataflow>
<dataflow id="2149" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_6" fromId="25" toId="171">
</dataflow>
<dataflow id="2150" from="StgValue_1779" to="sample_period_samples_2_sample_V_addr_6" fromId="1779" toId="171">
</dataflow>
<dataflow id="2151" from="StgValue_2144" to="sample_period_samples_2_sample_V_addr_6" fromId="2144" toId="171">
</dataflow>
<dataflow id="2152" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_6" fromId="26" toId="172">
</dataflow>
<dataflow id="2153" from="StgValue_1779" to="sample_period_samples_3_sample_V_addr_6" fromId="1779" toId="172">
</dataflow>
<dataflow id="2154" from="StgValue_2144" to="sample_period_samples_3_sample_V_addr_6" fromId="2144" toId="172">
</dataflow>
<dataflow id="2155" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_6" fromId="27" toId="173">
</dataflow>
<dataflow id="2156" from="StgValue_1779" to="sample_period_samples_4_sample_V_addr_6" fromId="1779" toId="173">
</dataflow>
<dataflow id="2157" from="StgValue_2144" to="sample_period_samples_4_sample_V_addr_6" fromId="2144" toId="173">
</dataflow>
<dataflow id="2158" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_6" fromId="28" toId="174">
</dataflow>
<dataflow id="2159" from="StgValue_1779" to="sample_period_samples_5_sample_V_addr_6" fromId="1779" toId="174">
</dataflow>
<dataflow id="2160" from="StgValue_2144" to="sample_period_samples_5_sample_V_addr_6" fromId="2144" toId="174">
</dataflow>
<dataflow id="2161" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_6" fromId="29" toId="175">
</dataflow>
<dataflow id="2162" from="StgValue_1779" to="sample_period_samples_6_sample_V_addr_6" fromId="1779" toId="175">
</dataflow>
<dataflow id="2163" from="StgValue_2144" to="sample_period_samples_6_sample_V_addr_6" fromId="2144" toId="175">
</dataflow>
<dataflow id="2164" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_6" fromId="30" toId="176">
</dataflow>
<dataflow id="2165" from="StgValue_1779" to="sample_period_samples_7_sample_V_addr_6" fromId="1779" toId="176">
</dataflow>
<dataflow id="2166" from="StgValue_2144" to="sample_period_samples_7_sample_V_addr_6" fromId="2144" toId="176">
</dataflow>
<dataflow id="2167" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_6" fromId="31" toId="177">
</dataflow>
<dataflow id="2168" from="StgValue_1779" to="sample_period_samples_8_sample_V_addr_6" fromId="1779" toId="177">
</dataflow>
<dataflow id="2169" from="StgValue_2144" to="sample_period_samples_8_sample_V_addr_6" fromId="2144" toId="177">
</dataflow>
<dataflow id="2170" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_6" fromId="32" toId="178">
</dataflow>
<dataflow id="2171" from="StgValue_1779" to="sample_period_samples_9_sample_V_addr_6" fromId="1779" toId="178">
</dataflow>
<dataflow id="2172" from="StgValue_2144" to="sample_period_samples_9_sample_V_addr_6" fromId="2144" toId="178">
</dataflow>
<dataflow id="2173" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_6" fromId="33" toId="179">
</dataflow>
<dataflow id="2174" from="StgValue_1779" to="sample_period_samples_10_sample_V_addr_6" fromId="1779" toId="179">
</dataflow>
<dataflow id="2175" from="StgValue_2144" to="sample_period_samples_10_sample_V_addr_6" fromId="2144" toId="179">
</dataflow>
<dataflow id="2176" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_6" fromId="34" toId="180">
</dataflow>
<dataflow id="2177" from="StgValue_1779" to="sample_period_samples_11_sample_V_addr_6" fromId="1779" toId="180">
</dataflow>
<dataflow id="2178" from="StgValue_2144" to="sample_period_samples_11_sample_V_addr_6" fromId="2144" toId="180">
</dataflow>
<dataflow id="2179" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_6" fromId="35" toId="181">
</dataflow>
<dataflow id="2180" from="StgValue_1779" to="sample_period_samples_0_timestamp_V_addr_6" fromId="1779" toId="181">
</dataflow>
<dataflow id="2181" from="StgValue_2144" to="sample_period_samples_0_timestamp_V_addr_6" fromId="2144" toId="181">
</dataflow>
<dataflow id="2182" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_6" fromId="36" toId="182">
</dataflow>
<dataflow id="2183" from="StgValue_1779" to="sample_period_samples_1_timestamp_V_addr_6" fromId="1779" toId="182">
</dataflow>
<dataflow id="2184" from="StgValue_2144" to="sample_period_samples_1_timestamp_V_addr_6" fromId="2144" toId="182">
</dataflow>
<dataflow id="2185" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_6" fromId="37" toId="183">
</dataflow>
<dataflow id="2186" from="StgValue_1779" to="sample_period_samples_2_timestamp_V_addr_6" fromId="1779" toId="183">
</dataflow>
<dataflow id="2187" from="StgValue_2144" to="sample_period_samples_2_timestamp_V_addr_6" fromId="2144" toId="183">
</dataflow>
<dataflow id="2188" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_6" fromId="38" toId="184">
</dataflow>
<dataflow id="2189" from="StgValue_1779" to="sample_period_samples_3_timestamp_V_addr_6" fromId="1779" toId="184">
</dataflow>
<dataflow id="2190" from="StgValue_2144" to="sample_period_samples_3_timestamp_V_addr_6" fromId="2144" toId="184">
</dataflow>
<dataflow id="2191" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_6" fromId="39" toId="185">
</dataflow>
<dataflow id="2192" from="StgValue_1779" to="sample_period_samples_4_timestamp_V_addr_6" fromId="1779" toId="185">
</dataflow>
<dataflow id="2193" from="StgValue_2144" to="sample_period_samples_4_timestamp_V_addr_6" fromId="2144" toId="185">
</dataflow>
<dataflow id="2194" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_6" fromId="40" toId="186">
</dataflow>
<dataflow id="2195" from="StgValue_1779" to="sample_period_samples_5_timestamp_V_addr_6" fromId="1779" toId="186">
</dataflow>
<dataflow id="2196" from="StgValue_2144" to="sample_period_samples_5_timestamp_V_addr_6" fromId="2144" toId="186">
</dataflow>
<dataflow id="2197" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_6" fromId="41" toId="187">
</dataflow>
<dataflow id="2198" from="StgValue_1779" to="sample_period_samples_6_timestamp_V_addr_6" fromId="1779" toId="187">
</dataflow>
<dataflow id="2199" from="StgValue_2144" to="sample_period_samples_6_timestamp_V_addr_6" fromId="2144" toId="187">
</dataflow>
<dataflow id="2200" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_6" fromId="42" toId="188">
</dataflow>
<dataflow id="2201" from="StgValue_1779" to="sample_period_samples_7_timestamp_V_addr_6" fromId="1779" toId="188">
</dataflow>
<dataflow id="2202" from="StgValue_2144" to="sample_period_samples_7_timestamp_V_addr_6" fromId="2144" toId="188">
</dataflow>
<dataflow id="2203" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_6" fromId="43" toId="189">
</dataflow>
<dataflow id="2204" from="StgValue_1779" to="sample_period_samples_8_timestamp_V_addr_6" fromId="1779" toId="189">
</dataflow>
<dataflow id="2205" from="StgValue_2144" to="sample_period_samples_8_timestamp_V_addr_6" fromId="2144" toId="189">
</dataflow>
<dataflow id="2206" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_6" fromId="44" toId="190">
</dataflow>
<dataflow id="2207" from="StgValue_1779" to="sample_period_samples_9_timestamp_V_addr_6" fromId="1779" toId="190">
</dataflow>
<dataflow id="2208" from="StgValue_2144" to="sample_period_samples_9_timestamp_V_addr_6" fromId="2144" toId="190">
</dataflow>
<dataflow id="2209" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_6" fromId="45" toId="191">
</dataflow>
<dataflow id="2210" from="StgValue_1779" to="sample_period_samples_10_timestamp_V_addr_6" fromId="1779" toId="191">
</dataflow>
<dataflow id="2211" from="StgValue_2144" to="sample_period_samples_10_timestamp_V_addr_6" fromId="2144" toId="191">
</dataflow>
<dataflow id="2212" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_6" fromId="46" toId="192">
</dataflow>
<dataflow id="2213" from="StgValue_1779" to="sample_period_samples_11_timestamp_V_addr_6" fromId="1779" toId="192">
</dataflow>
<dataflow id="2214" from="StgValue_2144" to="sample_period_samples_11_timestamp_V_addr_6" fromId="2144" toId="192">
</dataflow>
<dataflow id="2215" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_7" fromId="23" toId="193">
</dataflow>
<dataflow id="2216" from="StgValue_1779" to="sample_period_samples_0_sample_V_addr_7" fromId="1779" toId="193">
</dataflow>
<dataflow id="2218" from="StgValue_2217" to="sample_period_samples_0_sample_V_addr_7" fromId="2217" toId="193">
</dataflow>
<dataflow id="2219" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_7" fromId="24" toId="194">
</dataflow>
<dataflow id="2220" from="StgValue_1779" to="sample_period_samples_1_sample_V_addr_7" fromId="1779" toId="194">
</dataflow>
<dataflow id="2221" from="StgValue_2217" to="sample_period_samples_1_sample_V_addr_7" fromId="2217" toId="194">
</dataflow>
<dataflow id="2222" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_7" fromId="25" toId="195">
</dataflow>
<dataflow id="2223" from="StgValue_1779" to="sample_period_samples_2_sample_V_addr_7" fromId="1779" toId="195">
</dataflow>
<dataflow id="2224" from="StgValue_2217" to="sample_period_samples_2_sample_V_addr_7" fromId="2217" toId="195">
</dataflow>
<dataflow id="2225" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_7" fromId="26" toId="196">
</dataflow>
<dataflow id="2226" from="StgValue_1779" to="sample_period_samples_3_sample_V_addr_7" fromId="1779" toId="196">
</dataflow>
<dataflow id="2227" from="StgValue_2217" to="sample_period_samples_3_sample_V_addr_7" fromId="2217" toId="196">
</dataflow>
<dataflow id="2228" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_7" fromId="27" toId="197">
</dataflow>
<dataflow id="2229" from="StgValue_1779" to="sample_period_samples_4_sample_V_addr_7" fromId="1779" toId="197">
</dataflow>
<dataflow id="2230" from="StgValue_2217" to="sample_period_samples_4_sample_V_addr_7" fromId="2217" toId="197">
</dataflow>
<dataflow id="2231" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_7" fromId="28" toId="198">
</dataflow>
<dataflow id="2232" from="StgValue_1779" to="sample_period_samples_5_sample_V_addr_7" fromId="1779" toId="198">
</dataflow>
<dataflow id="2233" from="StgValue_2217" to="sample_period_samples_5_sample_V_addr_7" fromId="2217" toId="198">
</dataflow>
<dataflow id="2234" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_7" fromId="29" toId="199">
</dataflow>
<dataflow id="2235" from="StgValue_1779" to="sample_period_samples_6_sample_V_addr_7" fromId="1779" toId="199">
</dataflow>
<dataflow id="2236" from="StgValue_2217" to="sample_period_samples_6_sample_V_addr_7" fromId="2217" toId="199">
</dataflow>
<dataflow id="2237" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_7" fromId="30" toId="200">
</dataflow>
<dataflow id="2238" from="StgValue_1779" to="sample_period_samples_7_sample_V_addr_7" fromId="1779" toId="200">
</dataflow>
<dataflow id="2239" from="StgValue_2217" to="sample_period_samples_7_sample_V_addr_7" fromId="2217" toId="200">
</dataflow>
<dataflow id="2240" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_7" fromId="31" toId="201">
</dataflow>
<dataflow id="2241" from="StgValue_1779" to="sample_period_samples_8_sample_V_addr_7" fromId="1779" toId="201">
</dataflow>
<dataflow id="2242" from="StgValue_2217" to="sample_period_samples_8_sample_V_addr_7" fromId="2217" toId="201">
</dataflow>
<dataflow id="2243" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_7" fromId="32" toId="202">
</dataflow>
<dataflow id="2244" from="StgValue_1779" to="sample_period_samples_9_sample_V_addr_7" fromId="1779" toId="202">
</dataflow>
<dataflow id="2245" from="StgValue_2217" to="sample_period_samples_9_sample_V_addr_7" fromId="2217" toId="202">
</dataflow>
<dataflow id="2246" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_7" fromId="33" toId="203">
</dataflow>
<dataflow id="2247" from="StgValue_1779" to="sample_period_samples_10_sample_V_addr_7" fromId="1779" toId="203">
</dataflow>
<dataflow id="2248" from="StgValue_2217" to="sample_period_samples_10_sample_V_addr_7" fromId="2217" toId="203">
</dataflow>
<dataflow id="2249" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_7" fromId="34" toId="204">
</dataflow>
<dataflow id="2250" from="StgValue_1779" to="sample_period_samples_11_sample_V_addr_7" fromId="1779" toId="204">
</dataflow>
<dataflow id="2251" from="StgValue_2217" to="sample_period_samples_11_sample_V_addr_7" fromId="2217" toId="204">
</dataflow>
<dataflow id="2252" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_7" fromId="35" toId="205">
</dataflow>
<dataflow id="2253" from="StgValue_1779" to="sample_period_samples_0_timestamp_V_addr_7" fromId="1779" toId="205">
</dataflow>
<dataflow id="2254" from="StgValue_2217" to="sample_period_samples_0_timestamp_V_addr_7" fromId="2217" toId="205">
</dataflow>
<dataflow id="2255" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_7" fromId="36" toId="206">
</dataflow>
<dataflow id="2256" from="StgValue_1779" to="sample_period_samples_1_timestamp_V_addr_7" fromId="1779" toId="206">
</dataflow>
<dataflow id="2257" from="StgValue_2217" to="sample_period_samples_1_timestamp_V_addr_7" fromId="2217" toId="206">
</dataflow>
<dataflow id="2258" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_7" fromId="37" toId="207">
</dataflow>
<dataflow id="2259" from="StgValue_1779" to="sample_period_samples_2_timestamp_V_addr_7" fromId="1779" toId="207">
</dataflow>
<dataflow id="2260" from="StgValue_2217" to="sample_period_samples_2_timestamp_V_addr_7" fromId="2217" toId="207">
</dataflow>
<dataflow id="2261" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_7" fromId="38" toId="208">
</dataflow>
<dataflow id="2262" from="StgValue_1779" to="sample_period_samples_3_timestamp_V_addr_7" fromId="1779" toId="208">
</dataflow>
<dataflow id="2263" from="StgValue_2217" to="sample_period_samples_3_timestamp_V_addr_7" fromId="2217" toId="208">
</dataflow>
<dataflow id="2264" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_7" fromId="39" toId="209">
</dataflow>
<dataflow id="2265" from="StgValue_1779" to="sample_period_samples_4_timestamp_V_addr_7" fromId="1779" toId="209">
</dataflow>
<dataflow id="2266" from="StgValue_2217" to="sample_period_samples_4_timestamp_V_addr_7" fromId="2217" toId="209">
</dataflow>
<dataflow id="2267" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_7" fromId="40" toId="210">
</dataflow>
<dataflow id="2268" from="StgValue_1779" to="sample_period_samples_5_timestamp_V_addr_7" fromId="1779" toId="210">
</dataflow>
<dataflow id="2269" from="StgValue_2217" to="sample_period_samples_5_timestamp_V_addr_7" fromId="2217" toId="210">
</dataflow>
<dataflow id="2270" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_7" fromId="41" toId="211">
</dataflow>
<dataflow id="2271" from="StgValue_1779" to="sample_period_samples_6_timestamp_V_addr_7" fromId="1779" toId="211">
</dataflow>
<dataflow id="2272" from="StgValue_2217" to="sample_period_samples_6_timestamp_V_addr_7" fromId="2217" toId="211">
</dataflow>
<dataflow id="2273" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_7" fromId="42" toId="212">
</dataflow>
<dataflow id="2274" from="StgValue_1779" to="sample_period_samples_7_timestamp_V_addr_7" fromId="1779" toId="212">
</dataflow>
<dataflow id="2275" from="StgValue_2217" to="sample_period_samples_7_timestamp_V_addr_7" fromId="2217" toId="212">
</dataflow>
<dataflow id="2276" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_7" fromId="43" toId="213">
</dataflow>
<dataflow id="2277" from="StgValue_1779" to="sample_period_samples_8_timestamp_V_addr_7" fromId="1779" toId="213">
</dataflow>
<dataflow id="2278" from="StgValue_2217" to="sample_period_samples_8_timestamp_V_addr_7" fromId="2217" toId="213">
</dataflow>
<dataflow id="2279" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_7" fromId="44" toId="214">
</dataflow>
<dataflow id="2280" from="StgValue_1779" to="sample_period_samples_9_timestamp_V_addr_7" fromId="1779" toId="214">
</dataflow>
<dataflow id="2281" from="StgValue_2217" to="sample_period_samples_9_timestamp_V_addr_7" fromId="2217" toId="214">
</dataflow>
<dataflow id="2282" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_7" fromId="45" toId="215">
</dataflow>
<dataflow id="2283" from="StgValue_1779" to="sample_period_samples_10_timestamp_V_addr_7" fromId="1779" toId="215">
</dataflow>
<dataflow id="2284" from="StgValue_2217" to="sample_period_samples_10_timestamp_V_addr_7" fromId="2217" toId="215">
</dataflow>
<dataflow id="2285" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_7" fromId="46" toId="216">
</dataflow>
<dataflow id="2286" from="StgValue_1779" to="sample_period_samples_11_timestamp_V_addr_7" fromId="1779" toId="216">
</dataflow>
<dataflow id="2287" from="StgValue_2217" to="sample_period_samples_11_timestamp_V_addr_7" fromId="2217" toId="216">
</dataflow>
<dataflow id="2288" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_8" fromId="23" toId="217">
</dataflow>
<dataflow id="2289" from="StgValue_1779" to="sample_period_samples_0_sample_V_addr_8" fromId="1779" toId="217">
</dataflow>
<dataflow id="2291" from="StgValue_2290" to="sample_period_samples_0_sample_V_addr_8" fromId="2290" toId="217">
</dataflow>
<dataflow id="2292" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_8" fromId="24" toId="218">
</dataflow>
<dataflow id="2293" from="StgValue_1779" to="sample_period_samples_1_sample_V_addr_8" fromId="1779" toId="218">
</dataflow>
<dataflow id="2294" from="StgValue_2290" to="sample_period_samples_1_sample_V_addr_8" fromId="2290" toId="218">
</dataflow>
<dataflow id="2295" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_8" fromId="25" toId="219">
</dataflow>
<dataflow id="2296" from="StgValue_1779" to="sample_period_samples_2_sample_V_addr_8" fromId="1779" toId="219">
</dataflow>
<dataflow id="2297" from="StgValue_2290" to="sample_period_samples_2_sample_V_addr_8" fromId="2290" toId="219">
</dataflow>
<dataflow id="2298" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_8" fromId="26" toId="220">
</dataflow>
<dataflow id="2299" from="StgValue_1779" to="sample_period_samples_3_sample_V_addr_8" fromId="1779" toId="220">
</dataflow>
<dataflow id="2300" from="StgValue_2290" to="sample_period_samples_3_sample_V_addr_8" fromId="2290" toId="220">
</dataflow>
<dataflow id="2301" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_8" fromId="27" toId="221">
</dataflow>
<dataflow id="2302" from="StgValue_1779" to="sample_period_samples_4_sample_V_addr_8" fromId="1779" toId="221">
</dataflow>
<dataflow id="2303" from="StgValue_2290" to="sample_period_samples_4_sample_V_addr_8" fromId="2290" toId="221">
</dataflow>
<dataflow id="2304" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_8" fromId="28" toId="222">
</dataflow>
<dataflow id="2305" from="StgValue_1779" to="sample_period_samples_5_sample_V_addr_8" fromId="1779" toId="222">
</dataflow>
<dataflow id="2306" from="StgValue_2290" to="sample_period_samples_5_sample_V_addr_8" fromId="2290" toId="222">
</dataflow>
<dataflow id="2307" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_8" fromId="29" toId="223">
</dataflow>
<dataflow id="2308" from="StgValue_1779" to="sample_period_samples_6_sample_V_addr_8" fromId="1779" toId="223">
</dataflow>
<dataflow id="2309" from="StgValue_2290" to="sample_period_samples_6_sample_V_addr_8" fromId="2290" toId="223">
</dataflow>
<dataflow id="2310" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_8" fromId="30" toId="224">
</dataflow>
<dataflow id="2311" from="StgValue_1779" to="sample_period_samples_7_sample_V_addr_8" fromId="1779" toId="224">
</dataflow>
<dataflow id="2312" from="StgValue_2290" to="sample_period_samples_7_sample_V_addr_8" fromId="2290" toId="224">
</dataflow>
<dataflow id="2313" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_8" fromId="31" toId="225">
</dataflow>
<dataflow id="2314" from="StgValue_1779" to="sample_period_samples_8_sample_V_addr_8" fromId="1779" toId="225">
</dataflow>
<dataflow id="2315" from="StgValue_2290" to="sample_period_samples_8_sample_V_addr_8" fromId="2290" toId="225">
</dataflow>
<dataflow id="2316" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_8" fromId="32" toId="226">
</dataflow>
<dataflow id="2317" from="StgValue_1779" to="sample_period_samples_9_sample_V_addr_8" fromId="1779" toId="226">
</dataflow>
<dataflow id="2318" from="StgValue_2290" to="sample_period_samples_9_sample_V_addr_8" fromId="2290" toId="226">
</dataflow>
<dataflow id="2319" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_8" fromId="33" toId="227">
</dataflow>
<dataflow id="2320" from="StgValue_1779" to="sample_period_samples_10_sample_V_addr_8" fromId="1779" toId="227">
</dataflow>
<dataflow id="2321" from="StgValue_2290" to="sample_period_samples_10_sample_V_addr_8" fromId="2290" toId="227">
</dataflow>
<dataflow id="2322" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_8" fromId="34" toId="228">
</dataflow>
<dataflow id="2323" from="StgValue_1779" to="sample_period_samples_11_sample_V_addr_8" fromId="1779" toId="228">
</dataflow>
<dataflow id="2324" from="StgValue_2290" to="sample_period_samples_11_sample_V_addr_8" fromId="2290" toId="228">
</dataflow>
<dataflow id="2325" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_8" fromId="35" toId="229">
</dataflow>
<dataflow id="2326" from="StgValue_1779" to="sample_period_samples_0_timestamp_V_addr_8" fromId="1779" toId="229">
</dataflow>
<dataflow id="2327" from="StgValue_2290" to="sample_period_samples_0_timestamp_V_addr_8" fromId="2290" toId="229">
</dataflow>
<dataflow id="2328" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_8" fromId="36" toId="230">
</dataflow>
<dataflow id="2329" from="StgValue_1779" to="sample_period_samples_1_timestamp_V_addr_8" fromId="1779" toId="230">
</dataflow>
<dataflow id="2330" from="StgValue_2290" to="sample_period_samples_1_timestamp_V_addr_8" fromId="2290" toId="230">
</dataflow>
<dataflow id="2331" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_8" fromId="37" toId="231">
</dataflow>
<dataflow id="2332" from="StgValue_1779" to="sample_period_samples_2_timestamp_V_addr_8" fromId="1779" toId="231">
</dataflow>
<dataflow id="2333" from="StgValue_2290" to="sample_period_samples_2_timestamp_V_addr_8" fromId="2290" toId="231">
</dataflow>
<dataflow id="2334" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_8" fromId="38" toId="232">
</dataflow>
<dataflow id="2335" from="StgValue_1779" to="sample_period_samples_3_timestamp_V_addr_8" fromId="1779" toId="232">
</dataflow>
<dataflow id="2336" from="StgValue_2290" to="sample_period_samples_3_timestamp_V_addr_8" fromId="2290" toId="232">
</dataflow>
<dataflow id="2337" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_8" fromId="39" toId="233">
</dataflow>
<dataflow id="2338" from="StgValue_1779" to="sample_period_samples_4_timestamp_V_addr_8" fromId="1779" toId="233">
</dataflow>
<dataflow id="2339" from="StgValue_2290" to="sample_period_samples_4_timestamp_V_addr_8" fromId="2290" toId="233">
</dataflow>
<dataflow id="2340" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_8" fromId="40" toId="234">
</dataflow>
<dataflow id="2341" from="StgValue_1779" to="sample_period_samples_5_timestamp_V_addr_8" fromId="1779" toId="234">
</dataflow>
<dataflow id="2342" from="StgValue_2290" to="sample_period_samples_5_timestamp_V_addr_8" fromId="2290" toId="234">
</dataflow>
<dataflow id="2343" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_8" fromId="41" toId="235">
</dataflow>
<dataflow id="2344" from="StgValue_1779" to="sample_period_samples_6_timestamp_V_addr_8" fromId="1779" toId="235">
</dataflow>
<dataflow id="2345" from="StgValue_2290" to="sample_period_samples_6_timestamp_V_addr_8" fromId="2290" toId="235">
</dataflow>
<dataflow id="2346" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_8" fromId="42" toId="236">
</dataflow>
<dataflow id="2347" from="StgValue_1779" to="sample_period_samples_7_timestamp_V_addr_8" fromId="1779" toId="236">
</dataflow>
<dataflow id="2348" from="StgValue_2290" to="sample_period_samples_7_timestamp_V_addr_8" fromId="2290" toId="236">
</dataflow>
<dataflow id="2349" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_8" fromId="43" toId="237">
</dataflow>
<dataflow id="2350" from="StgValue_1779" to="sample_period_samples_8_timestamp_V_addr_8" fromId="1779" toId="237">
</dataflow>
<dataflow id="2351" from="StgValue_2290" to="sample_period_samples_8_timestamp_V_addr_8" fromId="2290" toId="237">
</dataflow>
<dataflow id="2352" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_8" fromId="44" toId="238">
</dataflow>
<dataflow id="2353" from="StgValue_1779" to="sample_period_samples_9_timestamp_V_addr_8" fromId="1779" toId="238">
</dataflow>
<dataflow id="2354" from="StgValue_2290" to="sample_period_samples_9_timestamp_V_addr_8" fromId="2290" toId="238">
</dataflow>
<dataflow id="2355" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_8" fromId="45" toId="239">
</dataflow>
<dataflow id="2356" from="StgValue_1779" to="sample_period_samples_10_timestamp_V_addr_8" fromId="1779" toId="239">
</dataflow>
<dataflow id="2357" from="StgValue_2290" to="sample_period_samples_10_timestamp_V_addr_8" fromId="2290" toId="239">
</dataflow>
<dataflow id="2358" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_8" fromId="46" toId="240">
</dataflow>
<dataflow id="2359" from="StgValue_1779" to="sample_period_samples_11_timestamp_V_addr_8" fromId="1779" toId="240">
</dataflow>
<dataflow id="2360" from="StgValue_2290" to="sample_period_samples_11_timestamp_V_addr_8" fromId="2290" toId="240">
</dataflow>
<dataflow id="2361" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_9" fromId="23" toId="241">
</dataflow>
<dataflow id="2362" from="StgValue_1779" to="sample_period_samples_0_sample_V_addr_9" fromId="1779" toId="241">
</dataflow>
<dataflow id="2364" from="StgValue_2363" to="sample_period_samples_0_sample_V_addr_9" fromId="2363" toId="241">
</dataflow>
<dataflow id="2365" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_9" fromId="24" toId="242">
</dataflow>
<dataflow id="2366" from="StgValue_1779" to="sample_period_samples_1_sample_V_addr_9" fromId="1779" toId="242">
</dataflow>
<dataflow id="2367" from="StgValue_2363" to="sample_period_samples_1_sample_V_addr_9" fromId="2363" toId="242">
</dataflow>
<dataflow id="2368" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_9" fromId="25" toId="243">
</dataflow>
<dataflow id="2369" from="StgValue_1779" to="sample_period_samples_2_sample_V_addr_9" fromId="1779" toId="243">
</dataflow>
<dataflow id="2370" from="StgValue_2363" to="sample_period_samples_2_sample_V_addr_9" fromId="2363" toId="243">
</dataflow>
<dataflow id="2371" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_9" fromId="26" toId="244">
</dataflow>
<dataflow id="2372" from="StgValue_1779" to="sample_period_samples_3_sample_V_addr_9" fromId="1779" toId="244">
</dataflow>
<dataflow id="2373" from="StgValue_2363" to="sample_period_samples_3_sample_V_addr_9" fromId="2363" toId="244">
</dataflow>
<dataflow id="2374" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_9" fromId="27" toId="245">
</dataflow>
<dataflow id="2375" from="StgValue_1779" to="sample_period_samples_4_sample_V_addr_9" fromId="1779" toId="245">
</dataflow>
<dataflow id="2376" from="StgValue_2363" to="sample_period_samples_4_sample_V_addr_9" fromId="2363" toId="245">
</dataflow>
<dataflow id="2377" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_9" fromId="28" toId="246">
</dataflow>
<dataflow id="2378" from="StgValue_1779" to="sample_period_samples_5_sample_V_addr_9" fromId="1779" toId="246">
</dataflow>
<dataflow id="2379" from="StgValue_2363" to="sample_period_samples_5_sample_V_addr_9" fromId="2363" toId="246">
</dataflow>
<dataflow id="2380" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_9" fromId="29" toId="247">
</dataflow>
<dataflow id="2381" from="StgValue_1779" to="sample_period_samples_6_sample_V_addr_9" fromId="1779" toId="247">
</dataflow>
<dataflow id="2382" from="StgValue_2363" to="sample_period_samples_6_sample_V_addr_9" fromId="2363" toId="247">
</dataflow>
<dataflow id="2383" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_9" fromId="30" toId="248">
</dataflow>
<dataflow id="2384" from="StgValue_1779" to="sample_period_samples_7_sample_V_addr_9" fromId="1779" toId="248">
</dataflow>
<dataflow id="2385" from="StgValue_2363" to="sample_period_samples_7_sample_V_addr_9" fromId="2363" toId="248">
</dataflow>
<dataflow id="2386" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_9" fromId="31" toId="249">
</dataflow>
<dataflow id="2387" from="StgValue_1779" to="sample_period_samples_8_sample_V_addr_9" fromId="1779" toId="249">
</dataflow>
<dataflow id="2388" from="StgValue_2363" to="sample_period_samples_8_sample_V_addr_9" fromId="2363" toId="249">
</dataflow>
<dataflow id="2389" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_9" fromId="32" toId="250">
</dataflow>
<dataflow id="2390" from="StgValue_1779" to="sample_period_samples_9_sample_V_addr_9" fromId="1779" toId="250">
</dataflow>
<dataflow id="2391" from="StgValue_2363" to="sample_period_samples_9_sample_V_addr_9" fromId="2363" toId="250">
</dataflow>
<dataflow id="2392" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_9" fromId="33" toId="251">
</dataflow>
<dataflow id="2393" from="StgValue_1779" to="sample_period_samples_10_sample_V_addr_9" fromId="1779" toId="251">
</dataflow>
<dataflow id="2394" from="StgValue_2363" to="sample_period_samples_10_sample_V_addr_9" fromId="2363" toId="251">
</dataflow>
<dataflow id="2395" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_9" fromId="34" toId="252">
</dataflow>
<dataflow id="2396" from="StgValue_1779" to="sample_period_samples_11_sample_V_addr_9" fromId="1779" toId="252">
</dataflow>
<dataflow id="2397" from="StgValue_2363" to="sample_period_samples_11_sample_V_addr_9" fromId="2363" toId="252">
</dataflow>
<dataflow id="2398" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_9" fromId="35" toId="253">
</dataflow>
<dataflow id="2399" from="StgValue_1779" to="sample_period_samples_0_timestamp_V_addr_9" fromId="1779" toId="253">
</dataflow>
<dataflow id="2400" from="StgValue_2363" to="sample_period_samples_0_timestamp_V_addr_9" fromId="2363" toId="253">
</dataflow>
<dataflow id="2401" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_9" fromId="36" toId="254">
</dataflow>
<dataflow id="2402" from="StgValue_1779" to="sample_period_samples_1_timestamp_V_addr_9" fromId="1779" toId="254">
</dataflow>
<dataflow id="2403" from="StgValue_2363" to="sample_period_samples_1_timestamp_V_addr_9" fromId="2363" toId="254">
</dataflow>
<dataflow id="2404" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_9" fromId="37" toId="255">
</dataflow>
<dataflow id="2405" from="StgValue_1779" to="sample_period_samples_2_timestamp_V_addr_9" fromId="1779" toId="255">
</dataflow>
<dataflow id="2406" from="StgValue_2363" to="sample_period_samples_2_timestamp_V_addr_9" fromId="2363" toId="255">
</dataflow>
<dataflow id="2407" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_9" fromId="38" toId="256">
</dataflow>
<dataflow id="2408" from="StgValue_1779" to="sample_period_samples_3_timestamp_V_addr_9" fromId="1779" toId="256">
</dataflow>
<dataflow id="2409" from="StgValue_2363" to="sample_period_samples_3_timestamp_V_addr_9" fromId="2363" toId="256">
</dataflow>
<dataflow id="2410" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_9" fromId="39" toId="257">
</dataflow>
<dataflow id="2411" from="StgValue_1779" to="sample_period_samples_4_timestamp_V_addr_9" fromId="1779" toId="257">
</dataflow>
<dataflow id="2412" from="StgValue_2363" to="sample_period_samples_4_timestamp_V_addr_9" fromId="2363" toId="257">
</dataflow>
<dataflow id="2413" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_9" fromId="40" toId="258">
</dataflow>
<dataflow id="2414" from="StgValue_1779" to="sample_period_samples_5_timestamp_V_addr_9" fromId="1779" toId="258">
</dataflow>
<dataflow id="2415" from="StgValue_2363" to="sample_period_samples_5_timestamp_V_addr_9" fromId="2363" toId="258">
</dataflow>
<dataflow id="2416" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_9" fromId="41" toId="259">
</dataflow>
<dataflow id="2417" from="StgValue_1779" to="sample_period_samples_6_timestamp_V_addr_9" fromId="1779" toId="259">
</dataflow>
<dataflow id="2418" from="StgValue_2363" to="sample_period_samples_6_timestamp_V_addr_9" fromId="2363" toId="259">
</dataflow>
<dataflow id="2419" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_9" fromId="42" toId="260">
</dataflow>
<dataflow id="2420" from="StgValue_1779" to="sample_period_samples_7_timestamp_V_addr_9" fromId="1779" toId="260">
</dataflow>
<dataflow id="2421" from="StgValue_2363" to="sample_period_samples_7_timestamp_V_addr_9" fromId="2363" toId="260">
</dataflow>
<dataflow id="2422" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_9" fromId="43" toId="261">
</dataflow>
<dataflow id="2423" from="StgValue_1779" to="sample_period_samples_8_timestamp_V_addr_9" fromId="1779" toId="261">
</dataflow>
<dataflow id="2424" from="StgValue_2363" to="sample_period_samples_8_timestamp_V_addr_9" fromId="2363" toId="261">
</dataflow>
<dataflow id="2425" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_9" fromId="44" toId="262">
</dataflow>
<dataflow id="2426" from="StgValue_1779" to="sample_period_samples_9_timestamp_V_addr_9" fromId="1779" toId="262">
</dataflow>
<dataflow id="2427" from="StgValue_2363" to="sample_period_samples_9_timestamp_V_addr_9" fromId="2363" toId="262">
</dataflow>
<dataflow id="2428" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_9" fromId="45" toId="263">
</dataflow>
<dataflow id="2429" from="StgValue_1779" to="sample_period_samples_10_timestamp_V_addr_9" fromId="1779" toId="263">
</dataflow>
<dataflow id="2430" from="StgValue_2363" to="sample_period_samples_10_timestamp_V_addr_9" fromId="2363" toId="263">
</dataflow>
<dataflow id="2431" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_9" fromId="46" toId="264">
</dataflow>
<dataflow id="2432" from="StgValue_1779" to="sample_period_samples_11_timestamp_V_addr_9" fromId="1779" toId="264">
</dataflow>
<dataflow id="2433" from="StgValue_2363" to="sample_period_samples_11_timestamp_V_addr_9" fromId="2363" toId="264">
</dataflow>
<dataflow id="2434" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr_10" fromId="23" toId="265">
</dataflow>
<dataflow id="2435" from="StgValue_1779" to="sample_period_samples_0_sample_V_addr_10" fromId="1779" toId="265">
</dataflow>
<dataflow id="2437" from="StgValue_2436" to="sample_period_samples_0_sample_V_addr_10" fromId="2436" toId="265">
</dataflow>
<dataflow id="2438" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr_10" fromId="24" toId="266">
</dataflow>
<dataflow id="2439" from="StgValue_1779" to="sample_period_samples_1_sample_V_addr_10" fromId="1779" toId="266">
</dataflow>
<dataflow id="2440" from="StgValue_2436" to="sample_period_samples_1_sample_V_addr_10" fromId="2436" toId="266">
</dataflow>
<dataflow id="2441" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr_10" fromId="25" toId="267">
</dataflow>
<dataflow id="2442" from="StgValue_1779" to="sample_period_samples_2_sample_V_addr_10" fromId="1779" toId="267">
</dataflow>
<dataflow id="2443" from="StgValue_2436" to="sample_period_samples_2_sample_V_addr_10" fromId="2436" toId="267">
</dataflow>
<dataflow id="2444" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr_10" fromId="26" toId="268">
</dataflow>
<dataflow id="2445" from="StgValue_1779" to="sample_period_samples_3_sample_V_addr_10" fromId="1779" toId="268">
</dataflow>
<dataflow id="2446" from="StgValue_2436" to="sample_period_samples_3_sample_V_addr_10" fromId="2436" toId="268">
</dataflow>
<dataflow id="2447" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr_10" fromId="27" toId="269">
</dataflow>
<dataflow id="2448" from="StgValue_1779" to="sample_period_samples_4_sample_V_addr_10" fromId="1779" toId="269">
</dataflow>
<dataflow id="2449" from="StgValue_2436" to="sample_period_samples_4_sample_V_addr_10" fromId="2436" toId="269">
</dataflow>
<dataflow id="2450" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr_10" fromId="28" toId="270">
</dataflow>
<dataflow id="2451" from="StgValue_1779" to="sample_period_samples_5_sample_V_addr_10" fromId="1779" toId="270">
</dataflow>
<dataflow id="2452" from="StgValue_2436" to="sample_period_samples_5_sample_V_addr_10" fromId="2436" toId="270">
</dataflow>
<dataflow id="2453" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr_10" fromId="29" toId="271">
</dataflow>
<dataflow id="2454" from="StgValue_1779" to="sample_period_samples_6_sample_V_addr_10" fromId="1779" toId="271">
</dataflow>
<dataflow id="2455" from="StgValue_2436" to="sample_period_samples_6_sample_V_addr_10" fromId="2436" toId="271">
</dataflow>
<dataflow id="2456" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr_10" fromId="30" toId="272">
</dataflow>
<dataflow id="2457" from="StgValue_1779" to="sample_period_samples_7_sample_V_addr_10" fromId="1779" toId="272">
</dataflow>
<dataflow id="2458" from="StgValue_2436" to="sample_period_samples_7_sample_V_addr_10" fromId="2436" toId="272">
</dataflow>
<dataflow id="2459" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr_10" fromId="31" toId="273">
</dataflow>
<dataflow id="2460" from="StgValue_1779" to="sample_period_samples_8_sample_V_addr_10" fromId="1779" toId="273">
</dataflow>
<dataflow id="2461" from="StgValue_2436" to="sample_period_samples_8_sample_V_addr_10" fromId="2436" toId="273">
</dataflow>
<dataflow id="2462" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr_10" fromId="32" toId="274">
</dataflow>
<dataflow id="2463" from="StgValue_1779" to="sample_period_samples_9_sample_V_addr_10" fromId="1779" toId="274">
</dataflow>
<dataflow id="2464" from="StgValue_2436" to="sample_period_samples_9_sample_V_addr_10" fromId="2436" toId="274">
</dataflow>
<dataflow id="2465" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr_10" fromId="33" toId="275">
</dataflow>
<dataflow id="2466" from="StgValue_1779" to="sample_period_samples_10_sample_V_addr_10" fromId="1779" toId="275">
</dataflow>
<dataflow id="2467" from="StgValue_2436" to="sample_period_samples_10_sample_V_addr_10" fromId="2436" toId="275">
</dataflow>
<dataflow id="2468" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr_10" fromId="34" toId="276">
</dataflow>
<dataflow id="2469" from="StgValue_1779" to="sample_period_samples_11_sample_V_addr_10" fromId="1779" toId="276">
</dataflow>
<dataflow id="2470" from="StgValue_2436" to="sample_period_samples_11_sample_V_addr_10" fromId="2436" toId="276">
</dataflow>
<dataflow id="2471" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr_10" fromId="35" toId="277">
</dataflow>
<dataflow id="2472" from="StgValue_1779" to="sample_period_samples_0_timestamp_V_addr_10" fromId="1779" toId="277">
</dataflow>
<dataflow id="2473" from="StgValue_2436" to="sample_period_samples_0_timestamp_V_addr_10" fromId="2436" toId="277">
</dataflow>
<dataflow id="2474" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr_10" fromId="36" toId="278">
</dataflow>
<dataflow id="2475" from="StgValue_1779" to="sample_period_samples_1_timestamp_V_addr_10" fromId="1779" toId="278">
</dataflow>
<dataflow id="2476" from="StgValue_2436" to="sample_period_samples_1_timestamp_V_addr_10" fromId="2436" toId="278">
</dataflow>
<dataflow id="2477" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr_10" fromId="37" toId="279">
</dataflow>
<dataflow id="2478" from="StgValue_1779" to="sample_period_samples_2_timestamp_V_addr_10" fromId="1779" toId="279">
</dataflow>
<dataflow id="2479" from="StgValue_2436" to="sample_period_samples_2_timestamp_V_addr_10" fromId="2436" toId="279">
</dataflow>
<dataflow id="2480" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr_10" fromId="38" toId="280">
</dataflow>
<dataflow id="2481" from="StgValue_1779" to="sample_period_samples_3_timestamp_V_addr_10" fromId="1779" toId="280">
</dataflow>
<dataflow id="2482" from="StgValue_2436" to="sample_period_samples_3_timestamp_V_addr_10" fromId="2436" toId="280">
</dataflow>
<dataflow id="2483" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr_10" fromId="39" toId="281">
</dataflow>
<dataflow id="2484" from="StgValue_1779" to="sample_period_samples_4_timestamp_V_addr_10" fromId="1779" toId="281">
</dataflow>
<dataflow id="2485" from="StgValue_2436" to="sample_period_samples_4_timestamp_V_addr_10" fromId="2436" toId="281">
</dataflow>
<dataflow id="2486" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr_10" fromId="40" toId="282">
</dataflow>
<dataflow id="2487" from="StgValue_1779" to="sample_period_samples_5_timestamp_V_addr_10" fromId="1779" toId="282">
</dataflow>
<dataflow id="2488" from="StgValue_2436" to="sample_period_samples_5_timestamp_V_addr_10" fromId="2436" toId="282">
</dataflow>
<dataflow id="2489" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr_10" fromId="41" toId="283">
</dataflow>
<dataflow id="2490" from="StgValue_1779" to="sample_period_samples_6_timestamp_V_addr_10" fromId="1779" toId="283">
</dataflow>
<dataflow id="2491" from="StgValue_2436" to="sample_period_samples_6_timestamp_V_addr_10" fromId="2436" toId="283">
</dataflow>
<dataflow id="2492" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr_10" fromId="42" toId="284">
</dataflow>
<dataflow id="2493" from="StgValue_1779" to="sample_period_samples_7_timestamp_V_addr_10" fromId="1779" toId="284">
</dataflow>
<dataflow id="2494" from="StgValue_2436" to="sample_period_samples_7_timestamp_V_addr_10" fromId="2436" toId="284">
</dataflow>
<dataflow id="2495" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr_10" fromId="43" toId="285">
</dataflow>
<dataflow id="2496" from="StgValue_1779" to="sample_period_samples_8_timestamp_V_addr_10" fromId="1779" toId="285">
</dataflow>
<dataflow id="2497" from="StgValue_2436" to="sample_period_samples_8_timestamp_V_addr_10" fromId="2436" toId="285">
</dataflow>
<dataflow id="2498" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr_10" fromId="44" toId="286">
</dataflow>
<dataflow id="2499" from="StgValue_1779" to="sample_period_samples_9_timestamp_V_addr_10" fromId="1779" toId="286">
</dataflow>
<dataflow id="2500" from="StgValue_2436" to="sample_period_samples_9_timestamp_V_addr_10" fromId="2436" toId="286">
</dataflow>
<dataflow id="2501" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr_10" fromId="45" toId="287">
</dataflow>
<dataflow id="2502" from="StgValue_1779" to="sample_period_samples_10_timestamp_V_addr_10" fromId="1779" toId="287">
</dataflow>
<dataflow id="2503" from="StgValue_2436" to="sample_period_samples_10_timestamp_V_addr_10" fromId="2436" toId="287">
</dataflow>
<dataflow id="2504" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr_10" fromId="46" toId="288">
</dataflow>
<dataflow id="2505" from="StgValue_1779" to="sample_period_samples_11_timestamp_V_addr_10" fromId="1779" toId="288">
</dataflow>
<dataflow id="2506" from="StgValue_2436" to="sample_period_samples_11_timestamp_V_addr_10" fromId="2436" toId="288">
</dataflow>
<dataflow id="2507" from="sample_sample_V" to="sample_sample_V_addr_1" fromId="47" toId="289">
</dataflow>
<dataflow id="2508" from="StgValue_1779" to="sample_sample_V_addr_1" fromId="1779" toId="289">
</dataflow>
<dataflow id="2509" from="StgValue_1779" to="sample_sample_V_addr_1" fromId="1779" toId="289">
</dataflow>
<dataflow id="2510" from="sample_sample_V" to="sample_sample_V_addr_2" fromId="47" toId="290">
</dataflow>
<dataflow id="2511" from="StgValue_1779" to="sample_sample_V_addr_2" fromId="1779" toId="290">
</dataflow>
<dataflow id="2512" from="StgValue_1751" to="sample_sample_V_addr_2" fromId="1751" toId="290">
</dataflow>
<dataflow id="2513" from="sample_sample_V" to="sample_sample_V_addr_3" fromId="47" toId="291">
</dataflow>
<dataflow id="2514" from="StgValue_1779" to="sample_sample_V_addr_3" fromId="1779" toId="291">
</dataflow>
<dataflow id="2515" from="StgValue_1925" to="sample_sample_V_addr_3" fromId="1925" toId="291">
</dataflow>
<dataflow id="2516" from="sample_sample_V" to="sample_sample_V_addr_4" fromId="47" toId="292">
</dataflow>
<dataflow id="2517" from="StgValue_1779" to="sample_sample_V_addr_4" fromId="1779" toId="292">
</dataflow>
<dataflow id="2518" from="StgValue_1998" to="sample_sample_V_addr_4" fromId="1998" toId="292">
</dataflow>
<dataflow id="2519" from="sample_sample_V" to="sample_sample_V_addr_5" fromId="47" toId="293">
</dataflow>
<dataflow id="2520" from="StgValue_1779" to="sample_sample_V_addr_5" fromId="1779" toId="293">
</dataflow>
<dataflow id="2521" from="StgValue_2071" to="sample_sample_V_addr_5" fromId="2071" toId="293">
</dataflow>
<dataflow id="2522" from="sample_sample_V" to="sample_sample_V_addr_6" fromId="47" toId="294">
</dataflow>
<dataflow id="2523" from="StgValue_1779" to="sample_sample_V_addr_6" fromId="1779" toId="294">
</dataflow>
<dataflow id="2524" from="StgValue_2144" to="sample_sample_V_addr_6" fromId="2144" toId="294">
</dataflow>
<dataflow id="2525" from="sample_sample_V" to="sample_sample_V_addr_7" fromId="47" toId="295">
</dataflow>
<dataflow id="2526" from="StgValue_1779" to="sample_sample_V_addr_7" fromId="1779" toId="295">
</dataflow>
<dataflow id="2527" from="StgValue_2217" to="sample_sample_V_addr_7" fromId="2217" toId="295">
</dataflow>
<dataflow id="2528" from="sample_sample_V" to="sample_sample_V_addr_8" fromId="47" toId="296">
</dataflow>
<dataflow id="2529" from="StgValue_1779" to="sample_sample_V_addr_8" fromId="1779" toId="296">
</dataflow>
<dataflow id="2530" from="StgValue_2290" to="sample_sample_V_addr_8" fromId="2290" toId="296">
</dataflow>
<dataflow id="2531" from="sample_sample_V" to="sample_sample_V_addr_9" fromId="47" toId="297">
</dataflow>
<dataflow id="2532" from="StgValue_1779" to="sample_sample_V_addr_9" fromId="1779" toId="297">
</dataflow>
<dataflow id="2533" from="StgValue_2363" to="sample_sample_V_addr_9" fromId="2363" toId="297">
</dataflow>
<dataflow id="2534" from="sample_sample_V" to="sample_sample_V_addr_10" fromId="47" toId="298">
</dataflow>
<dataflow id="2535" from="StgValue_1779" to="sample_sample_V_addr_10" fromId="1779" toId="298">
</dataflow>
<dataflow id="2536" from="StgValue_2436" to="sample_sample_V_addr_10" fromId="2436" toId="298">
</dataflow>
<dataflow id="2537" from="sample_sample_V" to="sample_sample_V_addr_11" fromId="47" toId="299">
</dataflow>
<dataflow id="2538" from="StgValue_1779" to="sample_sample_V_addr_11" fromId="1779" toId="299">
</dataflow>
<dataflow id="2540" from="StgValue_2539" to="sample_sample_V_addr_11" fromId="2539" toId="299">
</dataflow>
<dataflow id="2541" from="sample_sample_V" to="sample_sample_V_addr_12" fromId="47" toId="300">
</dataflow>
<dataflow id="2542" from="StgValue_1779" to="sample_sample_V_addr_12" fromId="1779" toId="300">
</dataflow>
<dataflow id="2544" from="StgValue_2543" to="sample_sample_V_addr_12" fromId="2543" toId="300">
</dataflow>
<dataflow id="2545" from="sample_timestamp_V" to="sample_timestamp_V_addr_1" fromId="48" toId="301">
</dataflow>
<dataflow id="2546" from="StgValue_1779" to="sample_timestamp_V_addr_1" fromId="1779" toId="301">
</dataflow>
<dataflow id="2547" from="StgValue_1779" to="sample_timestamp_V_addr_1" fromId="1779" toId="301">
</dataflow>
<dataflow id="2548" from="sample_timestamp_V" to="sample_timestamp_V_addr_2" fromId="48" toId="302">
</dataflow>
<dataflow id="2549" from="StgValue_1779" to="sample_timestamp_V_addr_2" fromId="1779" toId="302">
</dataflow>
<dataflow id="2550" from="StgValue_1751" to="sample_timestamp_V_addr_2" fromId="1751" toId="302">
</dataflow>
<dataflow id="2551" from="sample_timestamp_V" to="sample_timestamp_V_addr_3" fromId="48" toId="303">
</dataflow>
<dataflow id="2552" from="StgValue_1779" to="sample_timestamp_V_addr_3" fromId="1779" toId="303">
</dataflow>
<dataflow id="2553" from="StgValue_1925" to="sample_timestamp_V_addr_3" fromId="1925" toId="303">
</dataflow>
<dataflow id="2554" from="sample_timestamp_V" to="sample_timestamp_V_addr_4" fromId="48" toId="304">
</dataflow>
<dataflow id="2555" from="StgValue_1779" to="sample_timestamp_V_addr_4" fromId="1779" toId="304">
</dataflow>
<dataflow id="2556" from="StgValue_1998" to="sample_timestamp_V_addr_4" fromId="1998" toId="304">
</dataflow>
<dataflow id="2557" from="sample_timestamp_V" to="sample_timestamp_V_addr_5" fromId="48" toId="305">
</dataflow>
<dataflow id="2558" from="StgValue_1779" to="sample_timestamp_V_addr_5" fromId="1779" toId="305">
</dataflow>
<dataflow id="2559" from="StgValue_2071" to="sample_timestamp_V_addr_5" fromId="2071" toId="305">
</dataflow>
<dataflow id="2560" from="sample_timestamp_V" to="sample_timestamp_V_addr_6" fromId="48" toId="306">
</dataflow>
<dataflow id="2561" from="StgValue_1779" to="sample_timestamp_V_addr_6" fromId="1779" toId="306">
</dataflow>
<dataflow id="2562" from="StgValue_2144" to="sample_timestamp_V_addr_6" fromId="2144" toId="306">
</dataflow>
<dataflow id="2563" from="sample_timestamp_V" to="sample_timestamp_V_addr_7" fromId="48" toId="307">
</dataflow>
<dataflow id="2564" from="StgValue_1779" to="sample_timestamp_V_addr_7" fromId="1779" toId="307">
</dataflow>
<dataflow id="2565" from="StgValue_2217" to="sample_timestamp_V_addr_7" fromId="2217" toId="307">
</dataflow>
<dataflow id="2566" from="sample_timestamp_V" to="sample_timestamp_V_addr_8" fromId="48" toId="308">
</dataflow>
<dataflow id="2567" from="StgValue_1779" to="sample_timestamp_V_addr_8" fromId="1779" toId="308">
</dataflow>
<dataflow id="2568" from="StgValue_2290" to="sample_timestamp_V_addr_8" fromId="2290" toId="308">
</dataflow>
<dataflow id="2569" from="sample_timestamp_V" to="sample_timestamp_V_addr_9" fromId="48" toId="309">
</dataflow>
<dataflow id="2570" from="StgValue_1779" to="sample_timestamp_V_addr_9" fromId="1779" toId="309">
</dataflow>
<dataflow id="2571" from="StgValue_2363" to="sample_timestamp_V_addr_9" fromId="2363" toId="309">
</dataflow>
<dataflow id="2572" from="sample_timestamp_V" to="sample_timestamp_V_addr_10" fromId="48" toId="310">
</dataflow>
<dataflow id="2573" from="StgValue_1779" to="sample_timestamp_V_addr_10" fromId="1779" toId="310">
</dataflow>
<dataflow id="2574" from="StgValue_2436" to="sample_timestamp_V_addr_10" fromId="2436" toId="310">
</dataflow>
<dataflow id="2575" from="sample_timestamp_V" to="sample_timestamp_V_addr_11" fromId="48" toId="311">
</dataflow>
<dataflow id="2576" from="StgValue_1779" to="sample_timestamp_V_addr_11" fromId="1779" toId="311">
</dataflow>
<dataflow id="2577" from="StgValue_2539" to="sample_timestamp_V_addr_11" fromId="2539" toId="311">
</dataflow>
<dataflow id="2578" from="sample_timestamp_V" to="sample_timestamp_V_addr_12" fromId="48" toId="312">
</dataflow>
<dataflow id="2579" from="StgValue_1779" to="sample_timestamp_V_addr_12" fromId="1779" toId="312">
</dataflow>
<dataflow id="2580" from="StgValue_2543" to="sample_timestamp_V_addr_12" fromId="2543" toId="312">
</dataflow>
<dataflow id="2581" from="sliding_window_front_ptr_s" to="sliding_window_front_ptr_load" fromId="1471" toId="313">
</dataflow>
<dataflow id="2582" from="sliding_window_front_ptr_load" to="sext_ln34" fromId="313" toId="314">
</dataflow>
<dataflow id="2583" from="sliding_window_back_ptr_s" to="buffer_idx_1" fromId="1472" toId="315">
</dataflow>
<dataflow id="2584" from="buffer_idx_1" to="trunc_ln22" fromId="315" toId="316">
</dataflow>
<dataflow id="2585" from="StgValue_1734" to="store_ln153" fromId="1734" toId="317">
</dataflow>
<dataflow id="2586" from="idx" to="store_ln153" fromId="18" toId="317">
</dataflow>
<dataflow id="2587" from="n_periods_cast" to="i_08_in" fromId="20" toId="319">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2588" from="br_ln153" to="i_08_in" fromId="318" toId="319">
</dataflow>
<dataflow id="2589" from="i" to="i_08_in" fromId="321" toId="319">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162_1" val="1"/>
</and_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="2590" from="br_ln0" to="i_08_in" fromId="1324" toId="319">
<BackEdge/>
</dataflow>
<dataflow id="2591" from="idx" to="idx_1" fromId="18" toId="320">
</dataflow>
<dataflow id="2592" from="i_08_in" to="i" fromId="319" toId="321">
</dataflow>
<dataflow id="2593" from="StgValue_1739" to="i" fromId="1739" toId="321">
</dataflow>
<dataflow id="2594" from="i_08_in" to="icmp_ln153" fromId="319" toId="322">
</dataflow>
<dataflow id="2595" from="StgValue_1734" to="icmp_ln153" fromId="1734" toId="322">
</dataflow>
<dataflow id="2596" from="icmp_ln153" to="br_ln153" fromId="322" toId="323">
</dataflow>
<dataflow id="2597" from="sext_ln34" to="buffer_idx" fromId="314" toId="324">
</dataflow>
<dataflow id="2598" from="i" to="buffer_idx" fromId="321" toId="324">
</dataflow>
<dataflow id="2599" from="buffer_idx" to="buffer_idx_2" fromId="324" toId="325">
</dataflow>
<dataflow id="2600" from="buffer_idx" to="icmp_ln32" fromId="324" toId="326">
</dataflow>
<dataflow id="2602" from="StgValue_2601" to="icmp_ln32" fromId="2601" toId="326">
</dataflow>
<dataflow id="2603" from="icmp_ln32" to="buffer_idx_3" fromId="326" toId="327">
</dataflow>
<dataflow id="2604" from="trunc_ln22" to="buffer_idx_3" fromId="316" toId="327">
</dataflow>
<dataflow id="2605" from="buffer_idx_2" to="buffer_idx_3" fromId="325" toId="327">
</dataflow>
<dataflow id="2606" from="buffer_idx_3" to="zext_ln46" fromId="327" toId="328">
</dataflow>
<dataflow id="2607" from="sliding_window_buffer_samples_timestamp_V_1_11" to="sliding_window_buffer_samples_timestamp_V_1_11_addr" fromId="1666" toId="329">
</dataflow>
<dataflow id="2608" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_1_11_addr" fromId="1779" toId="329">
</dataflow>
<dataflow id="2609" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_1_11_addr" fromId="328" toId="329">
</dataflow>
<dataflow id="2610" from="sliding_window_buffer_samples_timestamp_V_1_11_addr" to="sliding_window_buffer_samples_timestamp_V_1_11_load" fromId="329" toId="330">
</dataflow>
<dataflow id="2611" from="sliding_window_buffer_samples_timestamp_V_1_10" to="sliding_window_buffer_samples_timestamp_V_1_10_addr" fromId="1667" toId="331">
</dataflow>
<dataflow id="2612" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_1_10_addr" fromId="1779" toId="331">
</dataflow>
<dataflow id="2613" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_1_10_addr" fromId="328" toId="331">
</dataflow>
<dataflow id="2614" from="sliding_window_buffer_samples_timestamp_V_1_10_addr" to="sliding_window_buffer_samples_timestamp_V_1_10_load" fromId="331" toId="332">
</dataflow>
<dataflow id="2615" from="sliding_window_buffer_samples_timestamp_V_1_9" to="sliding_window_buffer_samples_timestamp_V_1_9_addr" fromId="1668" toId="333">
</dataflow>
<dataflow id="2616" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_1_9_addr" fromId="1779" toId="333">
</dataflow>
<dataflow id="2617" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_1_9_addr" fromId="328" toId="333">
</dataflow>
<dataflow id="2618" from="sliding_window_buffer_samples_timestamp_V_1_9_addr" to="sliding_window_buffer_samples_timestamp_V_1_9_load" fromId="333" toId="334">
</dataflow>
<dataflow id="2619" from="sliding_window_buffer_samples_timestamp_V_1_8" to="sliding_window_buffer_samples_timestamp_V_1_8_addr" fromId="1669" toId="335">
</dataflow>
<dataflow id="2620" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_1_8_addr" fromId="1779" toId="335">
</dataflow>
<dataflow id="2621" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_1_8_addr" fromId="328" toId="335">
</dataflow>
<dataflow id="2622" from="sliding_window_buffer_samples_timestamp_V_1_8_addr" to="sliding_window_buffer_samples_timestamp_V_1_8_load" fromId="335" toId="336">
</dataflow>
<dataflow id="2623" from="sliding_window_buffer_samples_timestamp_V_1_7" to="sliding_window_buffer_samples_timestamp_V_1_7_addr" fromId="1670" toId="337">
</dataflow>
<dataflow id="2624" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_1_7_addr" fromId="1779" toId="337">
</dataflow>
<dataflow id="2625" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_1_7_addr" fromId="328" toId="337">
</dataflow>
<dataflow id="2626" from="sliding_window_buffer_samples_timestamp_V_1_7_addr" to="sliding_window_buffer_samples_timestamp_V_1_7_load" fromId="337" toId="338">
</dataflow>
<dataflow id="2627" from="sliding_window_buffer_samples_timestamp_V_1_6" to="sliding_window_buffer_samples_timestamp_V_1_6_addr" fromId="1671" toId="339">
</dataflow>
<dataflow id="2628" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_1_6_addr" fromId="1779" toId="339">
</dataflow>
<dataflow id="2629" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_1_6_addr" fromId="328" toId="339">
</dataflow>
<dataflow id="2630" from="sliding_window_buffer_samples_timestamp_V_1_6_addr" to="sliding_window_buffer_samples_timestamp_V_1_6_load" fromId="339" toId="340">
</dataflow>
<dataflow id="2631" from="sliding_window_buffer_samples_timestamp_V_1_5" to="sliding_window_buffer_samples_timestamp_V_1_5_addr" fromId="1672" toId="341">
</dataflow>
<dataflow id="2632" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_1_5_addr" fromId="1779" toId="341">
</dataflow>
<dataflow id="2633" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_1_5_addr" fromId="328" toId="341">
</dataflow>
<dataflow id="2634" from="sliding_window_buffer_samples_timestamp_V_1_5_addr" to="sliding_window_buffer_samples_timestamp_V_1_5_load" fromId="341" toId="342">
</dataflow>
<dataflow id="2635" from="sliding_window_buffer_samples_timestamp_V_1_4" to="sliding_window_buffer_samples_timestamp_V_1_4_addr" fromId="1673" toId="343">
</dataflow>
<dataflow id="2636" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_1_4_addr" fromId="1779" toId="343">
</dataflow>
<dataflow id="2637" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_1_4_addr" fromId="328" toId="343">
</dataflow>
<dataflow id="2638" from="sliding_window_buffer_samples_timestamp_V_1_4_addr" to="sliding_window_buffer_samples_timestamp_V_1_4_load" fromId="343" toId="344">
</dataflow>
<dataflow id="2639" from="sliding_window_buffer_samples_timestamp_V_1_3" to="sliding_window_buffer_samples_timestamp_V_1_3_addr" fromId="1674" toId="345">
</dataflow>
<dataflow id="2640" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_1_3_addr" fromId="1779" toId="345">
</dataflow>
<dataflow id="2641" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_1_3_addr" fromId="328" toId="345">
</dataflow>
<dataflow id="2642" from="sliding_window_buffer_samples_timestamp_V_1_3_addr" to="sliding_window_buffer_samples_timestamp_V_1_3_load" fromId="345" toId="346">
</dataflow>
<dataflow id="2643" from="sliding_window_buffer_samples_timestamp_V_1_2" to="sliding_window_buffer_samples_timestamp_V_1_2_addr" fromId="1675" toId="347">
</dataflow>
<dataflow id="2644" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_1_2_addr" fromId="1779" toId="347">
</dataflow>
<dataflow id="2645" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_1_2_addr" fromId="328" toId="347">
</dataflow>
<dataflow id="2646" from="sliding_window_buffer_samples_timestamp_V_1_2_addr" to="sliding_window_buffer_samples_timestamp_V_1_2_load" fromId="347" toId="348">
</dataflow>
<dataflow id="2647" from="sliding_window_buffer_samples_timestamp_V_1_1" to="sliding_window_buffer_samples_timestamp_V_1_1_addr" fromId="1676" toId="349">
</dataflow>
<dataflow id="2648" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_1_1_addr" fromId="1779" toId="349">
</dataflow>
<dataflow id="2649" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_1_1_addr" fromId="328" toId="349">
</dataflow>
<dataflow id="2650" from="sliding_window_buffer_samples_timestamp_V_1_1_addr" to="sliding_window_buffer_samples_timestamp_V_1_1_load" fromId="349" toId="350">
</dataflow>
<dataflow id="2651" from="sliding_window_buffer_samples_timestamp_V_1_0" to="sliding_window_buffer_samples_timestamp_V_1_0_addr" fromId="1677" toId="351">
</dataflow>
<dataflow id="2652" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_1_0_addr" fromId="1779" toId="351">
</dataflow>
<dataflow id="2653" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_1_0_addr" fromId="328" toId="351">
</dataflow>
<dataflow id="2654" from="sliding_window_buffer_samples_timestamp_V_1_0_addr" to="sliding_window_buffer_samples_timestamp_V_1_0_load" fromId="351" toId="352">
</dataflow>
<dataflow id="2655" from="sliding_window_buffer_samples_sample_V_1_11" to="sliding_window_buffer_samples_sample_V_1_11_addr" fromId="1678" toId="353">
</dataflow>
<dataflow id="2656" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_1_11_addr" fromId="1779" toId="353">
</dataflow>
<dataflow id="2657" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_1_11_addr" fromId="328" toId="353">
</dataflow>
<dataflow id="2658" from="sliding_window_buffer_samples_sample_V_1_11_addr" to="sliding_window_buffer_samples_sample_V_1_11_load" fromId="353" toId="354">
</dataflow>
<dataflow id="2659" from="sliding_window_buffer_samples_sample_V_1_10" to="sliding_window_buffer_samples_sample_V_1_10_addr" fromId="1679" toId="355">
</dataflow>
<dataflow id="2660" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_1_10_addr" fromId="1779" toId="355">
</dataflow>
<dataflow id="2661" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_1_10_addr" fromId="328" toId="355">
</dataflow>
<dataflow id="2662" from="sliding_window_buffer_samples_sample_V_1_10_addr" to="sliding_window_buffer_samples_sample_V_1_10_load" fromId="355" toId="356">
</dataflow>
<dataflow id="2663" from="sliding_window_buffer_samples_sample_V_1_9" to="sliding_window_buffer_samples_sample_V_1_9_addr" fromId="1680" toId="357">
</dataflow>
<dataflow id="2664" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_1_9_addr" fromId="1779" toId="357">
</dataflow>
<dataflow id="2665" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_1_9_addr" fromId="328" toId="357">
</dataflow>
<dataflow id="2666" from="sliding_window_buffer_samples_sample_V_1_9_addr" to="sliding_window_buffer_samples_sample_V_1_9_load" fromId="357" toId="358">
</dataflow>
<dataflow id="2667" from="sliding_window_buffer_samples_sample_V_1_8" to="sliding_window_buffer_samples_sample_V_1_8_addr" fromId="1681" toId="359">
</dataflow>
<dataflow id="2668" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_1_8_addr" fromId="1779" toId="359">
</dataflow>
<dataflow id="2669" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_1_8_addr" fromId="328" toId="359">
</dataflow>
<dataflow id="2670" from="sliding_window_buffer_samples_sample_V_1_8_addr" to="sliding_window_buffer_samples_sample_V_1_8_load" fromId="359" toId="360">
</dataflow>
<dataflow id="2671" from="sliding_window_buffer_samples_sample_V_1_7" to="sliding_window_buffer_samples_sample_V_1_7_addr" fromId="1682" toId="361">
</dataflow>
<dataflow id="2672" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_1_7_addr" fromId="1779" toId="361">
</dataflow>
<dataflow id="2673" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_1_7_addr" fromId="328" toId="361">
</dataflow>
<dataflow id="2674" from="sliding_window_buffer_samples_sample_V_1_7_addr" to="sliding_window_buffer_samples_sample_V_1_7_load" fromId="361" toId="362">
</dataflow>
<dataflow id="2675" from="sliding_window_buffer_samples_sample_V_1_6" to="sliding_window_buffer_samples_sample_V_1_6_addr" fromId="1683" toId="363">
</dataflow>
<dataflow id="2676" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_1_6_addr" fromId="1779" toId="363">
</dataflow>
<dataflow id="2677" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_1_6_addr" fromId="328" toId="363">
</dataflow>
<dataflow id="2678" from="sliding_window_buffer_samples_sample_V_1_6_addr" to="sliding_window_buffer_samples_sample_V_1_6_load" fromId="363" toId="364">
</dataflow>
<dataflow id="2679" from="sliding_window_buffer_samples_sample_V_1_5" to="sliding_window_buffer_samples_sample_V_1_5_addr" fromId="1684" toId="365">
</dataflow>
<dataflow id="2680" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_1_5_addr" fromId="1779" toId="365">
</dataflow>
<dataflow id="2681" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_1_5_addr" fromId="328" toId="365">
</dataflow>
<dataflow id="2682" from="sliding_window_buffer_samples_sample_V_1_5_addr" to="sliding_window_buffer_samples_sample_V_1_5_load" fromId="365" toId="366">
</dataflow>
<dataflow id="2683" from="sliding_window_buffer_samples_sample_V_1_4" to="sliding_window_buffer_samples_sample_V_1_4_addr" fromId="1685" toId="367">
</dataflow>
<dataflow id="2684" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_1_4_addr" fromId="1779" toId="367">
</dataflow>
<dataflow id="2685" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_1_4_addr" fromId="328" toId="367">
</dataflow>
<dataflow id="2686" from="sliding_window_buffer_samples_sample_V_1_4_addr" to="sliding_window_buffer_samples_sample_V_1_4_load" fromId="367" toId="368">
</dataflow>
<dataflow id="2687" from="sliding_window_buffer_samples_sample_V_1_3" to="sliding_window_buffer_samples_sample_V_1_3_addr" fromId="1686" toId="369">
</dataflow>
<dataflow id="2688" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_1_3_addr" fromId="1779" toId="369">
</dataflow>
<dataflow id="2689" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_1_3_addr" fromId="328" toId="369">
</dataflow>
<dataflow id="2690" from="sliding_window_buffer_samples_sample_V_1_3_addr" to="sliding_window_buffer_samples_sample_V_1_3_load" fromId="369" toId="370">
</dataflow>
<dataflow id="2691" from="sliding_window_buffer_samples_sample_V_1_2" to="sliding_window_buffer_samples_sample_V_1_2_addr" fromId="1687" toId="371">
</dataflow>
<dataflow id="2692" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_1_2_addr" fromId="1779" toId="371">
</dataflow>
<dataflow id="2693" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_1_2_addr" fromId="328" toId="371">
</dataflow>
<dataflow id="2694" from="sliding_window_buffer_samples_sample_V_1_2_addr" to="sliding_window_buffer_samples_sample_V_1_2_load" fromId="371" toId="372">
</dataflow>
<dataflow id="2695" from="sliding_window_buffer_samples_sample_V_1_1" to="sliding_window_buffer_samples_sample_V_1_1_addr" fromId="1688" toId="373">
</dataflow>
<dataflow id="2696" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_1_1_addr" fromId="1779" toId="373">
</dataflow>
<dataflow id="2697" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_1_1_addr" fromId="328" toId="373">
</dataflow>
<dataflow id="2698" from="sliding_window_buffer_samples_sample_V_1_1_addr" to="sliding_window_buffer_samples_sample_V_1_1_load" fromId="373" toId="374">
</dataflow>
<dataflow id="2699" from="sliding_window_buffer_samples_sample_V_1_0" to="sliding_window_buffer_samples_sample_V_1_0_addr" fromId="1689" toId="375">
</dataflow>
<dataflow id="2700" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_1_0_addr" fromId="1779" toId="375">
</dataflow>
<dataflow id="2701" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_1_0_addr" fromId="328" toId="375">
</dataflow>
<dataflow id="2702" from="sliding_window_buffer_samples_sample_V_1_0_addr" to="sliding_window_buffer_samples_sample_V_1_0_load" fromId="375" toId="376">
</dataflow>
<dataflow id="2703" from="sliding_window_buffer_samples_timestamp_V_0_11" to="sliding_window_buffer_samples_timestamp_V_0_11_addr" fromId="1690" toId="377">
</dataflow>
<dataflow id="2704" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_0_11_addr" fromId="1779" toId="377">
</dataflow>
<dataflow id="2705" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_0_11_addr" fromId="328" toId="377">
</dataflow>
<dataflow id="2706" from="sliding_window_buffer_samples_timestamp_V_0_11_addr" to="sliding_window_buffer_samples_timestamp_V_0_11_load" fromId="377" toId="378">
</dataflow>
<dataflow id="2707" from="sliding_window_buffer_samples_timestamp_V_0_10" to="sliding_window_buffer_samples_timestamp_V_0_10_addr" fromId="1691" toId="379">
</dataflow>
<dataflow id="2708" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_0_10_addr" fromId="1779" toId="379">
</dataflow>
<dataflow id="2709" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_0_10_addr" fromId="328" toId="379">
</dataflow>
<dataflow id="2710" from="sliding_window_buffer_samples_timestamp_V_0_10_addr" to="sliding_window_buffer_samples_timestamp_V_0_10_load" fromId="379" toId="380">
</dataflow>
<dataflow id="2711" from="sliding_window_buffer_samples_timestamp_V_0_9" to="sliding_window_buffer_samples_timestamp_V_0_9_addr" fromId="1692" toId="381">
</dataflow>
<dataflow id="2712" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_0_9_addr" fromId="1779" toId="381">
</dataflow>
<dataflow id="2713" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_0_9_addr" fromId="328" toId="381">
</dataflow>
<dataflow id="2714" from="sliding_window_buffer_samples_timestamp_V_0_9_addr" to="sliding_window_buffer_samples_timestamp_V_0_9_load" fromId="381" toId="382">
</dataflow>
<dataflow id="2715" from="sliding_window_buffer_samples_timestamp_V_0_8" to="sliding_window_buffer_samples_timestamp_V_0_8_addr" fromId="1693" toId="383">
</dataflow>
<dataflow id="2716" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_0_8_addr" fromId="1779" toId="383">
</dataflow>
<dataflow id="2717" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_0_8_addr" fromId="328" toId="383">
</dataflow>
<dataflow id="2718" from="sliding_window_buffer_samples_timestamp_V_0_8_addr" to="sliding_window_buffer_samples_timestamp_V_0_8_load" fromId="383" toId="384">
</dataflow>
<dataflow id="2719" from="sliding_window_buffer_samples_timestamp_V_0_7" to="sliding_window_buffer_samples_timestamp_V_0_7_addr" fromId="1694" toId="385">
</dataflow>
<dataflow id="2720" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_0_7_addr" fromId="1779" toId="385">
</dataflow>
<dataflow id="2721" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_0_7_addr" fromId="328" toId="385">
</dataflow>
<dataflow id="2722" from="sliding_window_buffer_samples_timestamp_V_0_7_addr" to="sliding_window_buffer_samples_timestamp_V_0_7_load" fromId="385" toId="386">
</dataflow>
<dataflow id="2723" from="sliding_window_buffer_samples_timestamp_V_0_6" to="sliding_window_buffer_samples_timestamp_V_0_6_addr" fromId="1695" toId="387">
</dataflow>
<dataflow id="2724" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_0_6_addr" fromId="1779" toId="387">
</dataflow>
<dataflow id="2725" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_0_6_addr" fromId="328" toId="387">
</dataflow>
<dataflow id="2726" from="sliding_window_buffer_samples_timestamp_V_0_6_addr" to="sliding_window_buffer_samples_timestamp_V_0_6_load" fromId="387" toId="388">
</dataflow>
<dataflow id="2727" from="sliding_window_buffer_samples_timestamp_V_0_5" to="sliding_window_buffer_samples_timestamp_V_0_5_addr" fromId="1696" toId="389">
</dataflow>
<dataflow id="2728" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_0_5_addr" fromId="1779" toId="389">
</dataflow>
<dataflow id="2729" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_0_5_addr" fromId="328" toId="389">
</dataflow>
<dataflow id="2730" from="sliding_window_buffer_samples_timestamp_V_0_5_addr" to="sliding_window_buffer_samples_timestamp_V_0_5_load" fromId="389" toId="390">
</dataflow>
<dataflow id="2731" from="sliding_window_buffer_samples_timestamp_V_0_4" to="sliding_window_buffer_samples_timestamp_V_0_4_addr" fromId="1697" toId="391">
</dataflow>
<dataflow id="2732" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_0_4_addr" fromId="1779" toId="391">
</dataflow>
<dataflow id="2733" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_0_4_addr" fromId="328" toId="391">
</dataflow>
<dataflow id="2734" from="sliding_window_buffer_samples_timestamp_V_0_4_addr" to="sliding_window_buffer_samples_timestamp_V_0_4_load" fromId="391" toId="392">
</dataflow>
<dataflow id="2735" from="sliding_window_buffer_samples_timestamp_V_0_3" to="sliding_window_buffer_samples_timestamp_V_0_3_addr" fromId="1698" toId="393">
</dataflow>
<dataflow id="2736" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_0_3_addr" fromId="1779" toId="393">
</dataflow>
<dataflow id="2737" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_0_3_addr" fromId="328" toId="393">
</dataflow>
<dataflow id="2738" from="sliding_window_buffer_samples_timestamp_V_0_3_addr" to="sliding_window_buffer_samples_timestamp_V_0_3_load" fromId="393" toId="394">
</dataflow>
<dataflow id="2739" from="sliding_window_buffer_samples_timestamp_V_0_2" to="sliding_window_buffer_samples_timestamp_V_0_2_addr" fromId="1699" toId="395">
</dataflow>
<dataflow id="2740" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_0_2_addr" fromId="1779" toId="395">
</dataflow>
<dataflow id="2741" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_0_2_addr" fromId="328" toId="395">
</dataflow>
<dataflow id="2742" from="sliding_window_buffer_samples_timestamp_V_0_2_addr" to="sliding_window_buffer_samples_timestamp_V_0_2_load" fromId="395" toId="396">
</dataflow>
<dataflow id="2743" from="sliding_window_buffer_samples_timestamp_V_0_1" to="sliding_window_buffer_samples_timestamp_V_0_1_addr" fromId="1700" toId="397">
</dataflow>
<dataflow id="2744" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_0_1_addr" fromId="1779" toId="397">
</dataflow>
<dataflow id="2745" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_0_1_addr" fromId="328" toId="397">
</dataflow>
<dataflow id="2746" from="sliding_window_buffer_samples_timestamp_V_0_1_addr" to="sliding_window_buffer_samples_timestamp_V_0_1_load" fromId="397" toId="398">
</dataflow>
<dataflow id="2747" from="sliding_window_buffer_samples_timestamp_V_0_0" to="sliding_window_buffer_samples_timestamp_V_0_0_addr" fromId="1701" toId="399">
</dataflow>
<dataflow id="2748" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_0_0_addr" fromId="1779" toId="399">
</dataflow>
<dataflow id="2749" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_0_0_addr" fromId="328" toId="399">
</dataflow>
<dataflow id="2750" from="sliding_window_buffer_samples_timestamp_V_0_0_addr" to="sliding_window_buffer_samples_timestamp_V_0_0_load" fromId="399" toId="400">
</dataflow>
<dataflow id="2751" from="sliding_window_buffer_samples_sample_V_0_11" to="sliding_window_buffer_samples_sample_V_0_11_addr" fromId="1702" toId="401">
</dataflow>
<dataflow id="2752" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_0_11_addr" fromId="1779" toId="401">
</dataflow>
<dataflow id="2753" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_0_11_addr" fromId="328" toId="401">
</dataflow>
<dataflow id="2754" from="sliding_window_buffer_samples_sample_V_0_11_addr" to="sliding_window_buffer_samples_sample_V_0_11_load" fromId="401" toId="402">
</dataflow>
<dataflow id="2755" from="sliding_window_buffer_samples_sample_V_0_10" to="sliding_window_buffer_samples_sample_V_0_10_addr" fromId="1703" toId="403">
</dataflow>
<dataflow id="2756" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_0_10_addr" fromId="1779" toId="403">
</dataflow>
<dataflow id="2757" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_0_10_addr" fromId="328" toId="403">
</dataflow>
<dataflow id="2758" from="sliding_window_buffer_samples_sample_V_0_10_addr" to="sliding_window_buffer_samples_sample_V_0_10_load" fromId="403" toId="404">
</dataflow>
<dataflow id="2759" from="sliding_window_buffer_samples_sample_V_0_9" to="sliding_window_buffer_samples_sample_V_0_9_addr" fromId="1704" toId="405">
</dataflow>
<dataflow id="2760" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_0_9_addr" fromId="1779" toId="405">
</dataflow>
<dataflow id="2761" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_0_9_addr" fromId="328" toId="405">
</dataflow>
<dataflow id="2762" from="sliding_window_buffer_samples_sample_V_0_9_addr" to="sliding_window_buffer_samples_sample_V_0_9_load" fromId="405" toId="406">
</dataflow>
<dataflow id="2763" from="sliding_window_buffer_samples_sample_V_0_8" to="sliding_window_buffer_samples_sample_V_0_8_addr" fromId="1705" toId="407">
</dataflow>
<dataflow id="2764" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_0_8_addr" fromId="1779" toId="407">
</dataflow>
<dataflow id="2765" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_0_8_addr" fromId="328" toId="407">
</dataflow>
<dataflow id="2766" from="sliding_window_buffer_samples_sample_V_0_8_addr" to="sliding_window_buffer_samples_sample_V_0_8_load" fromId="407" toId="408">
</dataflow>
<dataflow id="2767" from="sliding_window_buffer_samples_sample_V_0_7" to="sliding_window_buffer_samples_sample_V_0_7_addr" fromId="1706" toId="409">
</dataflow>
<dataflow id="2768" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_0_7_addr" fromId="1779" toId="409">
</dataflow>
<dataflow id="2769" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_0_7_addr" fromId="328" toId="409">
</dataflow>
<dataflow id="2770" from="sliding_window_buffer_samples_sample_V_0_7_addr" to="sliding_window_buffer_samples_sample_V_0_7_load" fromId="409" toId="410">
</dataflow>
<dataflow id="2771" from="sliding_window_buffer_samples_sample_V_0_6" to="sliding_window_buffer_samples_sample_V_0_6_addr" fromId="1707" toId="411">
</dataflow>
<dataflow id="2772" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_0_6_addr" fromId="1779" toId="411">
</dataflow>
<dataflow id="2773" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_0_6_addr" fromId="328" toId="411">
</dataflow>
<dataflow id="2774" from="sliding_window_buffer_samples_sample_V_0_6_addr" to="sliding_window_buffer_samples_sample_V_0_6_load" fromId="411" toId="412">
</dataflow>
<dataflow id="2775" from="sliding_window_buffer_samples_sample_V_0_5" to="sliding_window_buffer_samples_sample_V_0_5_addr" fromId="1708" toId="413">
</dataflow>
<dataflow id="2776" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_0_5_addr" fromId="1779" toId="413">
</dataflow>
<dataflow id="2777" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_0_5_addr" fromId="328" toId="413">
</dataflow>
<dataflow id="2778" from="sliding_window_buffer_samples_sample_V_0_5_addr" to="sliding_window_buffer_samples_sample_V_0_5_load" fromId="413" toId="414">
</dataflow>
<dataflow id="2779" from="sliding_window_buffer_samples_sample_V_0_4" to="sliding_window_buffer_samples_sample_V_0_4_addr" fromId="1709" toId="415">
</dataflow>
<dataflow id="2780" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_0_4_addr" fromId="1779" toId="415">
</dataflow>
<dataflow id="2781" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_0_4_addr" fromId="328" toId="415">
</dataflow>
<dataflow id="2782" from="sliding_window_buffer_samples_sample_V_0_4_addr" to="sliding_window_buffer_samples_sample_V_0_4_load" fromId="415" toId="416">
</dataflow>
<dataflow id="2783" from="sliding_window_buffer_samples_sample_V_0_3" to="sliding_window_buffer_samples_sample_V_0_3_addr" fromId="1710" toId="417">
</dataflow>
<dataflow id="2784" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_0_3_addr" fromId="1779" toId="417">
</dataflow>
<dataflow id="2785" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_0_3_addr" fromId="328" toId="417">
</dataflow>
<dataflow id="2786" from="sliding_window_buffer_samples_sample_V_0_3_addr" to="sliding_window_buffer_samples_sample_V_0_3_load" fromId="417" toId="418">
</dataflow>
<dataflow id="2787" from="sliding_window_buffer_samples_sample_V_0_2" to="sliding_window_buffer_samples_sample_V_0_2_addr" fromId="1711" toId="419">
</dataflow>
<dataflow id="2788" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_0_2_addr" fromId="1779" toId="419">
</dataflow>
<dataflow id="2789" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_0_2_addr" fromId="328" toId="419">
</dataflow>
<dataflow id="2790" from="sliding_window_buffer_samples_sample_V_0_2_addr" to="sliding_window_buffer_samples_sample_V_0_2_load" fromId="419" toId="420">
</dataflow>
<dataflow id="2791" from="sliding_window_buffer_samples_sample_V_0_1" to="sliding_window_buffer_samples_sample_V_0_1_addr" fromId="1712" toId="421">
</dataflow>
<dataflow id="2792" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_0_1_addr" fromId="1779" toId="421">
</dataflow>
<dataflow id="2793" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_0_1_addr" fromId="328" toId="421">
</dataflow>
<dataflow id="2794" from="sliding_window_buffer_samples_sample_V_0_1_addr" to="sliding_window_buffer_samples_sample_V_0_1_load" fromId="421" toId="422">
</dataflow>
<dataflow id="2795" from="sliding_window_buffer_samples_sample_V_0_0" to="sliding_window_buffer_samples_sample_V_0_0_addr" fromId="1713" toId="423">
</dataflow>
<dataflow id="2796" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_0_0_addr" fromId="1779" toId="423">
</dataflow>
<dataflow id="2797" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_0_0_addr" fromId="328" toId="423">
</dataflow>
<dataflow id="2798" from="sliding_window_buffer_samples_sample_V_0_0_addr" to="sliding_window_buffer_samples_sample_V_0_0_load" fromId="423" toId="424">
</dataflow>
<dataflow id="2799" from="idx_1" to="ret_ln184" fromId="320" toId="425">
</dataflow>
<dataflow id="2800" from="sliding_window_buffer_samples_timestamp_V_3_11" to="sliding_window_buffer_samples_timestamp_V_3_11_addr" fromId="1618" toId="426">
</dataflow>
<dataflow id="2801" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_3_11_addr" fromId="1779" toId="426">
</dataflow>
<dataflow id="2802" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_3_11_addr" fromId="328" toId="426">
</dataflow>
<dataflow id="2803" from="sliding_window_buffer_samples_timestamp_V_3_11_addr" to="sliding_window_buffer_samples_timestamp_V_3_11_load" fromId="426" toId="427">
</dataflow>
<dataflow id="2804" from="sliding_window_buffer_samples_timestamp_V_3_10" to="sliding_window_buffer_samples_timestamp_V_3_10_addr" fromId="1619" toId="428">
</dataflow>
<dataflow id="2805" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_3_10_addr" fromId="1779" toId="428">
</dataflow>
<dataflow id="2806" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_3_10_addr" fromId="328" toId="428">
</dataflow>
<dataflow id="2807" from="sliding_window_buffer_samples_timestamp_V_3_10_addr" to="sliding_window_buffer_samples_timestamp_V_3_10_load" fromId="428" toId="429">
</dataflow>
<dataflow id="2808" from="sliding_window_buffer_samples_timestamp_V_3_9" to="sliding_window_buffer_samples_timestamp_V_3_9_addr" fromId="1620" toId="430">
</dataflow>
<dataflow id="2809" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_3_9_addr" fromId="1779" toId="430">
</dataflow>
<dataflow id="2810" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_3_9_addr" fromId="328" toId="430">
</dataflow>
<dataflow id="2811" from="sliding_window_buffer_samples_timestamp_V_3_9_addr" to="sliding_window_buffer_samples_timestamp_V_3_9_load" fromId="430" toId="431">
</dataflow>
<dataflow id="2812" from="sliding_window_buffer_samples_timestamp_V_3_8" to="sliding_window_buffer_samples_timestamp_V_3_8_addr" fromId="1621" toId="432">
</dataflow>
<dataflow id="2813" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_3_8_addr" fromId="1779" toId="432">
</dataflow>
<dataflow id="2814" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_3_8_addr" fromId="328" toId="432">
</dataflow>
<dataflow id="2815" from="sliding_window_buffer_samples_timestamp_V_3_8_addr" to="sliding_window_buffer_samples_timestamp_V_3_8_load" fromId="432" toId="433">
</dataflow>
<dataflow id="2816" from="sliding_window_buffer_samples_timestamp_V_3_7" to="sliding_window_buffer_samples_timestamp_V_3_7_addr" fromId="1622" toId="434">
</dataflow>
<dataflow id="2817" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_3_7_addr" fromId="1779" toId="434">
</dataflow>
<dataflow id="2818" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_3_7_addr" fromId="328" toId="434">
</dataflow>
<dataflow id="2819" from="sliding_window_buffer_samples_timestamp_V_3_7_addr" to="sliding_window_buffer_samples_timestamp_V_3_7_load" fromId="434" toId="435">
</dataflow>
<dataflow id="2820" from="sliding_window_buffer_samples_timestamp_V_3_6" to="sliding_window_buffer_samples_timestamp_V_3_6_addr" fromId="1623" toId="436">
</dataflow>
<dataflow id="2821" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_3_6_addr" fromId="1779" toId="436">
</dataflow>
<dataflow id="2822" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_3_6_addr" fromId="328" toId="436">
</dataflow>
<dataflow id="2823" from="sliding_window_buffer_samples_timestamp_V_3_6_addr" to="sliding_window_buffer_samples_timestamp_V_3_6_load" fromId="436" toId="437">
</dataflow>
<dataflow id="2824" from="sliding_window_buffer_samples_timestamp_V_3_5" to="sliding_window_buffer_samples_timestamp_V_3_5_addr" fromId="1624" toId="438">
</dataflow>
<dataflow id="2825" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_3_5_addr" fromId="1779" toId="438">
</dataflow>
<dataflow id="2826" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_3_5_addr" fromId="328" toId="438">
</dataflow>
<dataflow id="2827" from="sliding_window_buffer_samples_timestamp_V_3_5_addr" to="sliding_window_buffer_samples_timestamp_V_3_5_load" fromId="438" toId="439">
</dataflow>
<dataflow id="2828" from="sliding_window_buffer_samples_timestamp_V_3_4" to="sliding_window_buffer_samples_timestamp_V_3_4_addr" fromId="1625" toId="440">
</dataflow>
<dataflow id="2829" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_3_4_addr" fromId="1779" toId="440">
</dataflow>
<dataflow id="2830" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_3_4_addr" fromId="328" toId="440">
</dataflow>
<dataflow id="2831" from="sliding_window_buffer_samples_timestamp_V_3_4_addr" to="sliding_window_buffer_samples_timestamp_V_3_4_load" fromId="440" toId="441">
</dataflow>
<dataflow id="2832" from="sliding_window_buffer_samples_timestamp_V_3_3" to="sliding_window_buffer_samples_timestamp_V_3_3_addr" fromId="1626" toId="442">
</dataflow>
<dataflow id="2833" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_3_3_addr" fromId="1779" toId="442">
</dataflow>
<dataflow id="2834" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_3_3_addr" fromId="328" toId="442">
</dataflow>
<dataflow id="2835" from="sliding_window_buffer_samples_timestamp_V_3_3_addr" to="sliding_window_buffer_samples_timestamp_V_3_3_load" fromId="442" toId="443">
</dataflow>
<dataflow id="2836" from="sliding_window_buffer_samples_timestamp_V_3_2" to="sliding_window_buffer_samples_timestamp_V_3_2_addr" fromId="1627" toId="444">
</dataflow>
<dataflow id="2837" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_3_2_addr" fromId="1779" toId="444">
</dataflow>
<dataflow id="2838" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_3_2_addr" fromId="328" toId="444">
</dataflow>
<dataflow id="2839" from="sliding_window_buffer_samples_timestamp_V_3_2_addr" to="sliding_window_buffer_samples_timestamp_V_3_2_load" fromId="444" toId="445">
</dataflow>
<dataflow id="2840" from="sliding_window_buffer_samples_timestamp_V_3_1" to="sliding_window_buffer_samples_timestamp_V_3_1_addr" fromId="1628" toId="446">
</dataflow>
<dataflow id="2841" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_3_1_addr" fromId="1779" toId="446">
</dataflow>
<dataflow id="2842" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_3_1_addr" fromId="328" toId="446">
</dataflow>
<dataflow id="2843" from="sliding_window_buffer_samples_timestamp_V_3_1_addr" to="sliding_window_buffer_samples_timestamp_V_3_1_load" fromId="446" toId="447">
</dataflow>
<dataflow id="2844" from="sliding_window_buffer_samples_timestamp_V_3_0" to="sliding_window_buffer_samples_timestamp_V_3_0_addr" fromId="1629" toId="448">
</dataflow>
<dataflow id="2845" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_3_0_addr" fromId="1779" toId="448">
</dataflow>
<dataflow id="2846" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_3_0_addr" fromId="328" toId="448">
</dataflow>
<dataflow id="2847" from="sliding_window_buffer_samples_timestamp_V_3_0_addr" to="sliding_window_buffer_samples_timestamp_V_3_0_load" fromId="448" toId="449">
</dataflow>
<dataflow id="2848" from="sliding_window_buffer_samples_sample_V_3_11" to="sliding_window_buffer_samples_sample_V_3_11_addr" fromId="1630" toId="450">
</dataflow>
<dataflow id="2849" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_3_11_addr" fromId="1779" toId="450">
</dataflow>
<dataflow id="2850" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_3_11_addr" fromId="328" toId="450">
</dataflow>
<dataflow id="2851" from="sliding_window_buffer_samples_sample_V_3_11_addr" to="sliding_window_buffer_samples_sample_V_3_11_load" fromId="450" toId="451">
</dataflow>
<dataflow id="2852" from="sliding_window_buffer_samples_sample_V_3_10" to="sliding_window_buffer_samples_sample_V_3_10_addr" fromId="1631" toId="452">
</dataflow>
<dataflow id="2853" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_3_10_addr" fromId="1779" toId="452">
</dataflow>
<dataflow id="2854" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_3_10_addr" fromId="328" toId="452">
</dataflow>
<dataflow id="2855" from="sliding_window_buffer_samples_sample_V_3_10_addr" to="sliding_window_buffer_samples_sample_V_3_10_load" fromId="452" toId="453">
</dataflow>
<dataflow id="2856" from="sliding_window_buffer_samples_sample_V_3_9" to="sliding_window_buffer_samples_sample_V_3_9_addr" fromId="1632" toId="454">
</dataflow>
<dataflow id="2857" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_3_9_addr" fromId="1779" toId="454">
</dataflow>
<dataflow id="2858" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_3_9_addr" fromId="328" toId="454">
</dataflow>
<dataflow id="2859" from="sliding_window_buffer_samples_sample_V_3_9_addr" to="sliding_window_buffer_samples_sample_V_3_9_load" fromId="454" toId="455">
</dataflow>
<dataflow id="2860" from="sliding_window_buffer_samples_sample_V_3_8" to="sliding_window_buffer_samples_sample_V_3_8_addr" fromId="1633" toId="456">
</dataflow>
<dataflow id="2861" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_3_8_addr" fromId="1779" toId="456">
</dataflow>
<dataflow id="2862" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_3_8_addr" fromId="328" toId="456">
</dataflow>
<dataflow id="2863" from="sliding_window_buffer_samples_sample_V_3_8_addr" to="sliding_window_buffer_samples_sample_V_3_8_load" fromId="456" toId="457">
</dataflow>
<dataflow id="2864" from="sliding_window_buffer_samples_sample_V_3_7" to="sliding_window_buffer_samples_sample_V_3_7_addr" fromId="1634" toId="458">
</dataflow>
<dataflow id="2865" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_3_7_addr" fromId="1779" toId="458">
</dataflow>
<dataflow id="2866" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_3_7_addr" fromId="328" toId="458">
</dataflow>
<dataflow id="2867" from="sliding_window_buffer_samples_sample_V_3_7_addr" to="sliding_window_buffer_samples_sample_V_3_7_load" fromId="458" toId="459">
</dataflow>
<dataflow id="2868" from="sliding_window_buffer_samples_sample_V_3_6" to="sliding_window_buffer_samples_sample_V_3_6_addr" fromId="1635" toId="460">
</dataflow>
<dataflow id="2869" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_3_6_addr" fromId="1779" toId="460">
</dataflow>
<dataflow id="2870" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_3_6_addr" fromId="328" toId="460">
</dataflow>
<dataflow id="2871" from="sliding_window_buffer_samples_sample_V_3_6_addr" to="sliding_window_buffer_samples_sample_V_3_6_load" fromId="460" toId="461">
</dataflow>
<dataflow id="2872" from="sliding_window_buffer_samples_sample_V_3_5" to="sliding_window_buffer_samples_sample_V_3_5_addr" fromId="1636" toId="462">
</dataflow>
<dataflow id="2873" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_3_5_addr" fromId="1779" toId="462">
</dataflow>
<dataflow id="2874" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_3_5_addr" fromId="328" toId="462">
</dataflow>
<dataflow id="2875" from="sliding_window_buffer_samples_sample_V_3_5_addr" to="sliding_window_buffer_samples_sample_V_3_5_load" fromId="462" toId="463">
</dataflow>
<dataflow id="2876" from="sliding_window_buffer_samples_sample_V_3_4" to="sliding_window_buffer_samples_sample_V_3_4_addr" fromId="1637" toId="464">
</dataflow>
<dataflow id="2877" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_3_4_addr" fromId="1779" toId="464">
</dataflow>
<dataflow id="2878" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_3_4_addr" fromId="328" toId="464">
</dataflow>
<dataflow id="2879" from="sliding_window_buffer_samples_sample_V_3_4_addr" to="sliding_window_buffer_samples_sample_V_3_4_load" fromId="464" toId="465">
</dataflow>
<dataflow id="2880" from="sliding_window_buffer_samples_sample_V_3_3" to="sliding_window_buffer_samples_sample_V_3_3_addr" fromId="1638" toId="466">
</dataflow>
<dataflow id="2881" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_3_3_addr" fromId="1779" toId="466">
</dataflow>
<dataflow id="2882" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_3_3_addr" fromId="328" toId="466">
</dataflow>
<dataflow id="2883" from="sliding_window_buffer_samples_sample_V_3_3_addr" to="sliding_window_buffer_samples_sample_V_3_3_load" fromId="466" toId="467">
</dataflow>
<dataflow id="2884" from="sliding_window_buffer_samples_sample_V_3_2" to="sliding_window_buffer_samples_sample_V_3_2_addr" fromId="1639" toId="468">
</dataflow>
<dataflow id="2885" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_3_2_addr" fromId="1779" toId="468">
</dataflow>
<dataflow id="2886" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_3_2_addr" fromId="328" toId="468">
</dataflow>
<dataflow id="2887" from="sliding_window_buffer_samples_sample_V_3_2_addr" to="sliding_window_buffer_samples_sample_V_3_2_load" fromId="468" toId="469">
</dataflow>
<dataflow id="2888" from="sliding_window_buffer_samples_sample_V_3_1" to="sliding_window_buffer_samples_sample_V_3_1_addr" fromId="1640" toId="470">
</dataflow>
<dataflow id="2889" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_3_1_addr" fromId="1779" toId="470">
</dataflow>
<dataflow id="2890" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_3_1_addr" fromId="328" toId="470">
</dataflow>
<dataflow id="2891" from="sliding_window_buffer_samples_sample_V_3_1_addr" to="sliding_window_buffer_samples_sample_V_3_1_load" fromId="470" toId="471">
</dataflow>
<dataflow id="2892" from="sliding_window_buffer_samples_sample_V_3_0" to="sliding_window_buffer_samples_sample_V_3_0_addr" fromId="1641" toId="472">
</dataflow>
<dataflow id="2893" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_3_0_addr" fromId="1779" toId="472">
</dataflow>
<dataflow id="2894" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_3_0_addr" fromId="328" toId="472">
</dataflow>
<dataflow id="2895" from="sliding_window_buffer_samples_sample_V_3_0_addr" to="sliding_window_buffer_samples_sample_V_3_0_load" fromId="472" toId="473">
</dataflow>
<dataflow id="2896" from="sliding_window_buffer_samples_timestamp_V_2_11" to="sliding_window_buffer_samples_timestamp_V_2_11_addr" fromId="1642" toId="474">
</dataflow>
<dataflow id="2897" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_2_11_addr" fromId="1779" toId="474">
</dataflow>
<dataflow id="2898" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_2_11_addr" fromId="328" toId="474">
</dataflow>
<dataflow id="2899" from="sliding_window_buffer_samples_timestamp_V_2_11_addr" to="sliding_window_buffer_samples_timestamp_V_2_11_load" fromId="474" toId="475">
</dataflow>
<dataflow id="2900" from="sliding_window_buffer_samples_timestamp_V_2_10" to="sliding_window_buffer_samples_timestamp_V_2_10_addr" fromId="1643" toId="476">
</dataflow>
<dataflow id="2901" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_2_10_addr" fromId="1779" toId="476">
</dataflow>
<dataflow id="2902" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_2_10_addr" fromId="328" toId="476">
</dataflow>
<dataflow id="2903" from="sliding_window_buffer_samples_timestamp_V_2_10_addr" to="sliding_window_buffer_samples_timestamp_V_2_10_load" fromId="476" toId="477">
</dataflow>
<dataflow id="2904" from="sliding_window_buffer_samples_timestamp_V_2_9" to="sliding_window_buffer_samples_timestamp_V_2_9_addr" fromId="1644" toId="478">
</dataflow>
<dataflow id="2905" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_2_9_addr" fromId="1779" toId="478">
</dataflow>
<dataflow id="2906" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_2_9_addr" fromId="328" toId="478">
</dataflow>
<dataflow id="2907" from="sliding_window_buffer_samples_timestamp_V_2_9_addr" to="sliding_window_buffer_samples_timestamp_V_2_9_load" fromId="478" toId="479">
</dataflow>
<dataflow id="2908" from="sliding_window_buffer_samples_timestamp_V_2_8" to="sliding_window_buffer_samples_timestamp_V_2_8_addr" fromId="1645" toId="480">
</dataflow>
<dataflow id="2909" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_2_8_addr" fromId="1779" toId="480">
</dataflow>
<dataflow id="2910" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_2_8_addr" fromId="328" toId="480">
</dataflow>
<dataflow id="2911" from="sliding_window_buffer_samples_timestamp_V_2_8_addr" to="sliding_window_buffer_samples_timestamp_V_2_8_load" fromId="480" toId="481">
</dataflow>
<dataflow id="2912" from="sliding_window_buffer_samples_timestamp_V_2_7" to="sliding_window_buffer_samples_timestamp_V_2_7_addr" fromId="1646" toId="482">
</dataflow>
<dataflow id="2913" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_2_7_addr" fromId="1779" toId="482">
</dataflow>
<dataflow id="2914" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_2_7_addr" fromId="328" toId="482">
</dataflow>
<dataflow id="2915" from="sliding_window_buffer_samples_timestamp_V_2_7_addr" to="sliding_window_buffer_samples_timestamp_V_2_7_load" fromId="482" toId="483">
</dataflow>
<dataflow id="2916" from="sliding_window_buffer_samples_timestamp_V_2_6" to="sliding_window_buffer_samples_timestamp_V_2_6_addr" fromId="1647" toId="484">
</dataflow>
<dataflow id="2917" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_2_6_addr" fromId="1779" toId="484">
</dataflow>
<dataflow id="2918" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_2_6_addr" fromId="328" toId="484">
</dataflow>
<dataflow id="2919" from="sliding_window_buffer_samples_timestamp_V_2_6_addr" to="sliding_window_buffer_samples_timestamp_V_2_6_load" fromId="484" toId="485">
</dataflow>
<dataflow id="2920" from="sliding_window_buffer_samples_timestamp_V_2_5" to="sliding_window_buffer_samples_timestamp_V_2_5_addr" fromId="1648" toId="486">
</dataflow>
<dataflow id="2921" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_2_5_addr" fromId="1779" toId="486">
</dataflow>
<dataflow id="2922" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_2_5_addr" fromId="328" toId="486">
</dataflow>
<dataflow id="2923" from="sliding_window_buffer_samples_timestamp_V_2_5_addr" to="sliding_window_buffer_samples_timestamp_V_2_5_load" fromId="486" toId="487">
</dataflow>
<dataflow id="2924" from="sliding_window_buffer_samples_timestamp_V_2_4" to="sliding_window_buffer_samples_timestamp_V_2_4_addr" fromId="1649" toId="488">
</dataflow>
<dataflow id="2925" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_2_4_addr" fromId="1779" toId="488">
</dataflow>
<dataflow id="2926" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_2_4_addr" fromId="328" toId="488">
</dataflow>
<dataflow id="2927" from="sliding_window_buffer_samples_timestamp_V_2_4_addr" to="sliding_window_buffer_samples_timestamp_V_2_4_load" fromId="488" toId="489">
</dataflow>
<dataflow id="2928" from="sliding_window_buffer_samples_timestamp_V_2_3" to="sliding_window_buffer_samples_timestamp_V_2_3_addr" fromId="1650" toId="490">
</dataflow>
<dataflow id="2929" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_2_3_addr" fromId="1779" toId="490">
</dataflow>
<dataflow id="2930" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_2_3_addr" fromId="328" toId="490">
</dataflow>
<dataflow id="2931" from="sliding_window_buffer_samples_timestamp_V_2_3_addr" to="sliding_window_buffer_samples_timestamp_V_2_3_load" fromId="490" toId="491">
</dataflow>
<dataflow id="2932" from="sliding_window_buffer_samples_timestamp_V_2_2" to="sliding_window_buffer_samples_timestamp_V_2_2_addr" fromId="1651" toId="492">
</dataflow>
<dataflow id="2933" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_2_2_addr" fromId="1779" toId="492">
</dataflow>
<dataflow id="2934" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_2_2_addr" fromId="328" toId="492">
</dataflow>
<dataflow id="2935" from="sliding_window_buffer_samples_timestamp_V_2_2_addr" to="sliding_window_buffer_samples_timestamp_V_2_2_load" fromId="492" toId="493">
</dataflow>
<dataflow id="2936" from="sliding_window_buffer_samples_timestamp_V_2_1" to="sliding_window_buffer_samples_timestamp_V_2_1_addr" fromId="1652" toId="494">
</dataflow>
<dataflow id="2937" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_2_1_addr" fromId="1779" toId="494">
</dataflow>
<dataflow id="2938" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_2_1_addr" fromId="328" toId="494">
</dataflow>
<dataflow id="2939" from="sliding_window_buffer_samples_timestamp_V_2_1_addr" to="sliding_window_buffer_samples_timestamp_V_2_1_load" fromId="494" toId="495">
</dataflow>
<dataflow id="2940" from="sliding_window_buffer_samples_timestamp_V_2_0" to="sliding_window_buffer_samples_timestamp_V_2_0_addr" fromId="1653" toId="496">
</dataflow>
<dataflow id="2941" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_2_0_addr" fromId="1779" toId="496">
</dataflow>
<dataflow id="2942" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_2_0_addr" fromId="328" toId="496">
</dataflow>
<dataflow id="2943" from="sliding_window_buffer_samples_timestamp_V_2_0_addr" to="sliding_window_buffer_samples_timestamp_V_2_0_load" fromId="496" toId="497">
</dataflow>
<dataflow id="2944" from="sliding_window_buffer_samples_sample_V_2_11" to="sliding_window_buffer_samples_sample_V_2_11_addr" fromId="1654" toId="498">
</dataflow>
<dataflow id="2945" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_2_11_addr" fromId="1779" toId="498">
</dataflow>
<dataflow id="2946" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_2_11_addr" fromId="328" toId="498">
</dataflow>
<dataflow id="2947" from="sliding_window_buffer_samples_sample_V_2_11_addr" to="sliding_window_buffer_samples_sample_V_2_11_load" fromId="498" toId="499">
</dataflow>
<dataflow id="2948" from="sliding_window_buffer_samples_sample_V_2_10" to="sliding_window_buffer_samples_sample_V_2_10_addr" fromId="1655" toId="500">
</dataflow>
<dataflow id="2949" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_2_10_addr" fromId="1779" toId="500">
</dataflow>
<dataflow id="2950" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_2_10_addr" fromId="328" toId="500">
</dataflow>
<dataflow id="2951" from="sliding_window_buffer_samples_sample_V_2_10_addr" to="sliding_window_buffer_samples_sample_V_2_10_load" fromId="500" toId="501">
</dataflow>
<dataflow id="2952" from="sliding_window_buffer_samples_sample_V_2_9" to="sliding_window_buffer_samples_sample_V_2_9_addr" fromId="1656" toId="502">
</dataflow>
<dataflow id="2953" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_2_9_addr" fromId="1779" toId="502">
</dataflow>
<dataflow id="2954" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_2_9_addr" fromId="328" toId="502">
</dataflow>
<dataflow id="2955" from="sliding_window_buffer_samples_sample_V_2_9_addr" to="sliding_window_buffer_samples_sample_V_2_9_load" fromId="502" toId="503">
</dataflow>
<dataflow id="2956" from="sliding_window_buffer_samples_sample_V_2_8" to="sliding_window_buffer_samples_sample_V_2_8_addr" fromId="1657" toId="504">
</dataflow>
<dataflow id="2957" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_2_8_addr" fromId="1779" toId="504">
</dataflow>
<dataflow id="2958" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_2_8_addr" fromId="328" toId="504">
</dataflow>
<dataflow id="2959" from="sliding_window_buffer_samples_sample_V_2_8_addr" to="sliding_window_buffer_samples_sample_V_2_8_load" fromId="504" toId="505">
</dataflow>
<dataflow id="2960" from="sliding_window_buffer_samples_sample_V_2_7" to="sliding_window_buffer_samples_sample_V_2_7_addr" fromId="1658" toId="506">
</dataflow>
<dataflow id="2961" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_2_7_addr" fromId="1779" toId="506">
</dataflow>
<dataflow id="2962" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_2_7_addr" fromId="328" toId="506">
</dataflow>
<dataflow id="2963" from="sliding_window_buffer_samples_sample_V_2_7_addr" to="sliding_window_buffer_samples_sample_V_2_7_load" fromId="506" toId="507">
</dataflow>
<dataflow id="2964" from="sliding_window_buffer_samples_sample_V_2_6" to="sliding_window_buffer_samples_sample_V_2_6_addr" fromId="1659" toId="508">
</dataflow>
<dataflow id="2965" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_2_6_addr" fromId="1779" toId="508">
</dataflow>
<dataflow id="2966" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_2_6_addr" fromId="328" toId="508">
</dataflow>
<dataflow id="2967" from="sliding_window_buffer_samples_sample_V_2_6_addr" to="sliding_window_buffer_samples_sample_V_2_6_load" fromId="508" toId="509">
</dataflow>
<dataflow id="2968" from="sliding_window_buffer_samples_sample_V_2_5" to="sliding_window_buffer_samples_sample_V_2_5_addr" fromId="1660" toId="510">
</dataflow>
<dataflow id="2969" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_2_5_addr" fromId="1779" toId="510">
</dataflow>
<dataflow id="2970" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_2_5_addr" fromId="328" toId="510">
</dataflow>
<dataflow id="2971" from="sliding_window_buffer_samples_sample_V_2_5_addr" to="sliding_window_buffer_samples_sample_V_2_5_load" fromId="510" toId="511">
</dataflow>
<dataflow id="2972" from="sliding_window_buffer_samples_sample_V_2_4" to="sliding_window_buffer_samples_sample_V_2_4_addr" fromId="1661" toId="512">
</dataflow>
<dataflow id="2973" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_2_4_addr" fromId="1779" toId="512">
</dataflow>
<dataflow id="2974" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_2_4_addr" fromId="328" toId="512">
</dataflow>
<dataflow id="2975" from="sliding_window_buffer_samples_sample_V_2_4_addr" to="sliding_window_buffer_samples_sample_V_2_4_load" fromId="512" toId="513">
</dataflow>
<dataflow id="2976" from="sliding_window_buffer_samples_sample_V_2_3" to="sliding_window_buffer_samples_sample_V_2_3_addr" fromId="1662" toId="514">
</dataflow>
<dataflow id="2977" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_2_3_addr" fromId="1779" toId="514">
</dataflow>
<dataflow id="2978" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_2_3_addr" fromId="328" toId="514">
</dataflow>
<dataflow id="2979" from="sliding_window_buffer_samples_sample_V_2_3_addr" to="sliding_window_buffer_samples_sample_V_2_3_load" fromId="514" toId="515">
</dataflow>
<dataflow id="2980" from="sliding_window_buffer_samples_sample_V_2_2" to="sliding_window_buffer_samples_sample_V_2_2_addr" fromId="1663" toId="516">
</dataflow>
<dataflow id="2981" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_2_2_addr" fromId="1779" toId="516">
</dataflow>
<dataflow id="2982" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_2_2_addr" fromId="328" toId="516">
</dataflow>
<dataflow id="2983" from="sliding_window_buffer_samples_sample_V_2_2_addr" to="sliding_window_buffer_samples_sample_V_2_2_load" fromId="516" toId="517">
</dataflow>
<dataflow id="2984" from="sliding_window_buffer_samples_sample_V_2_1" to="sliding_window_buffer_samples_sample_V_2_1_addr" fromId="1664" toId="518">
</dataflow>
<dataflow id="2985" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_2_1_addr" fromId="1779" toId="518">
</dataflow>
<dataflow id="2986" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_2_1_addr" fromId="328" toId="518">
</dataflow>
<dataflow id="2987" from="sliding_window_buffer_samples_sample_V_2_1_addr" to="sliding_window_buffer_samples_sample_V_2_1_load" fromId="518" toId="519">
</dataflow>
<dataflow id="2988" from="sliding_window_buffer_samples_sample_V_2_0" to="sliding_window_buffer_samples_sample_V_2_0_addr" fromId="1665" toId="520">
</dataflow>
<dataflow id="2989" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_2_0_addr" fromId="1779" toId="520">
</dataflow>
<dataflow id="2990" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_2_0_addr" fromId="328" toId="520">
</dataflow>
<dataflow id="2991" from="sliding_window_buffer_samples_sample_V_2_0_addr" to="sliding_window_buffer_samples_sample_V_2_0_load" fromId="520" toId="521">
</dataflow>
<dataflow id="2992" from="sliding_window_buffer_samples_timestamp_V_1_11_addr" to="sliding_window_buffer_samples_timestamp_V_1_11_load" fromId="329" toId="522">
</dataflow>
<dataflow id="2993" from="sliding_window_buffer_samples_timestamp_V_1_10_addr" to="sliding_window_buffer_samples_timestamp_V_1_10_load" fromId="331" toId="523">
</dataflow>
<dataflow id="2994" from="sliding_window_buffer_samples_timestamp_V_1_9_addr" to="sliding_window_buffer_samples_timestamp_V_1_9_load" fromId="333" toId="524">
</dataflow>
<dataflow id="2995" from="sliding_window_buffer_samples_timestamp_V_1_8_addr" to="sliding_window_buffer_samples_timestamp_V_1_8_load" fromId="335" toId="525">
</dataflow>
<dataflow id="2996" from="sliding_window_buffer_samples_timestamp_V_1_7_addr" to="sliding_window_buffer_samples_timestamp_V_1_7_load" fromId="337" toId="526">
</dataflow>
<dataflow id="2997" from="sliding_window_buffer_samples_timestamp_V_1_6_addr" to="sliding_window_buffer_samples_timestamp_V_1_6_load" fromId="339" toId="527">
</dataflow>
<dataflow id="2998" from="sliding_window_buffer_samples_timestamp_V_1_5_addr" to="sliding_window_buffer_samples_timestamp_V_1_5_load" fromId="341" toId="528">
</dataflow>
<dataflow id="2999" from="sliding_window_buffer_samples_timestamp_V_1_4_addr" to="sliding_window_buffer_samples_timestamp_V_1_4_load" fromId="343" toId="529">
</dataflow>
<dataflow id="3000" from="sliding_window_buffer_samples_timestamp_V_1_3_addr" to="sliding_window_buffer_samples_timestamp_V_1_3_load" fromId="345" toId="530">
</dataflow>
<dataflow id="3001" from="sliding_window_buffer_samples_timestamp_V_1_2_addr" to="sliding_window_buffer_samples_timestamp_V_1_2_load" fromId="347" toId="531">
</dataflow>
<dataflow id="3002" from="sliding_window_buffer_samples_timestamp_V_1_1_addr" to="sliding_window_buffer_samples_timestamp_V_1_1_load" fromId="349" toId="532">
</dataflow>
<dataflow id="3003" from="sliding_window_buffer_samples_timestamp_V_1_0_addr" to="sliding_window_buffer_samples_timestamp_V_1_0_load" fromId="351" toId="533">
</dataflow>
<dataflow id="3004" from="sliding_window_buffer_samples_sample_V_1_11_addr" to="sliding_window_buffer_samples_sample_V_1_11_load" fromId="353" toId="534">
</dataflow>
<dataflow id="3005" from="sliding_window_buffer_samples_sample_V_1_10_addr" to="sliding_window_buffer_samples_sample_V_1_10_load" fromId="355" toId="535">
</dataflow>
<dataflow id="3006" from="sliding_window_buffer_samples_sample_V_1_9_addr" to="sliding_window_buffer_samples_sample_V_1_9_load" fromId="357" toId="536">
</dataflow>
<dataflow id="3007" from="sliding_window_buffer_samples_sample_V_1_8_addr" to="sliding_window_buffer_samples_sample_V_1_8_load" fromId="359" toId="537">
</dataflow>
<dataflow id="3008" from="sliding_window_buffer_samples_sample_V_1_7_addr" to="sliding_window_buffer_samples_sample_V_1_7_load" fromId="361" toId="538">
</dataflow>
<dataflow id="3009" from="sliding_window_buffer_samples_sample_V_1_6_addr" to="sliding_window_buffer_samples_sample_V_1_6_load" fromId="363" toId="539">
</dataflow>
<dataflow id="3010" from="sliding_window_buffer_samples_sample_V_1_5_addr" to="sliding_window_buffer_samples_sample_V_1_5_load" fromId="365" toId="540">
</dataflow>
<dataflow id="3011" from="sliding_window_buffer_samples_sample_V_1_4_addr" to="sliding_window_buffer_samples_sample_V_1_4_load" fromId="367" toId="541">
</dataflow>
<dataflow id="3012" from="sliding_window_buffer_samples_sample_V_1_3_addr" to="sliding_window_buffer_samples_sample_V_1_3_load" fromId="369" toId="542">
</dataflow>
<dataflow id="3013" from="sliding_window_buffer_samples_sample_V_1_2_addr" to="sliding_window_buffer_samples_sample_V_1_2_load" fromId="371" toId="543">
</dataflow>
<dataflow id="3014" from="sliding_window_buffer_samples_sample_V_1_1_addr" to="sliding_window_buffer_samples_sample_V_1_1_load" fromId="373" toId="544">
</dataflow>
<dataflow id="3015" from="sliding_window_buffer_samples_sample_V_1_0_addr" to="sliding_window_buffer_samples_sample_V_1_0_load" fromId="375" toId="545">
</dataflow>
<dataflow id="3016" from="sliding_window_buffer_samples_timestamp_V_0_11_addr" to="sliding_window_buffer_samples_timestamp_V_0_11_load" fromId="377" toId="546">
</dataflow>
<dataflow id="3017" from="sliding_window_buffer_samples_timestamp_V_0_10_addr" to="sliding_window_buffer_samples_timestamp_V_0_10_load" fromId="379" toId="547">
</dataflow>
<dataflow id="3018" from="sliding_window_buffer_samples_timestamp_V_0_9_addr" to="sliding_window_buffer_samples_timestamp_V_0_9_load" fromId="381" toId="548">
</dataflow>
<dataflow id="3019" from="sliding_window_buffer_samples_timestamp_V_0_8_addr" to="sliding_window_buffer_samples_timestamp_V_0_8_load" fromId="383" toId="549">
</dataflow>
<dataflow id="3020" from="sliding_window_buffer_samples_timestamp_V_0_7_addr" to="sliding_window_buffer_samples_timestamp_V_0_7_load" fromId="385" toId="550">
</dataflow>
<dataflow id="3021" from="sliding_window_buffer_samples_timestamp_V_0_6_addr" to="sliding_window_buffer_samples_timestamp_V_0_6_load" fromId="387" toId="551">
</dataflow>
<dataflow id="3022" from="sliding_window_buffer_samples_timestamp_V_0_5_addr" to="sliding_window_buffer_samples_timestamp_V_0_5_load" fromId="389" toId="552">
</dataflow>
<dataflow id="3023" from="sliding_window_buffer_samples_timestamp_V_0_4_addr" to="sliding_window_buffer_samples_timestamp_V_0_4_load" fromId="391" toId="553">
</dataflow>
<dataflow id="3024" from="sliding_window_buffer_samples_timestamp_V_0_3_addr" to="sliding_window_buffer_samples_timestamp_V_0_3_load" fromId="393" toId="554">
</dataflow>
<dataflow id="3025" from="sliding_window_buffer_samples_timestamp_V_0_2_addr" to="sliding_window_buffer_samples_timestamp_V_0_2_load" fromId="395" toId="555">
</dataflow>
<dataflow id="3026" from="sliding_window_buffer_samples_timestamp_V_0_1_addr" to="sliding_window_buffer_samples_timestamp_V_0_1_load" fromId="397" toId="556">
</dataflow>
<dataflow id="3027" from="sliding_window_buffer_samples_timestamp_V_0_0_addr" to="sliding_window_buffer_samples_timestamp_V_0_0_load" fromId="399" toId="557">
</dataflow>
<dataflow id="3028" from="sliding_window_buffer_samples_sample_V_0_11_addr" to="sliding_window_buffer_samples_sample_V_0_11_load" fromId="401" toId="558">
</dataflow>
<dataflow id="3029" from="sliding_window_buffer_samples_sample_V_0_10_addr" to="sliding_window_buffer_samples_sample_V_0_10_load" fromId="403" toId="559">
</dataflow>
<dataflow id="3030" from="sliding_window_buffer_samples_sample_V_0_9_addr" to="sliding_window_buffer_samples_sample_V_0_9_load" fromId="405" toId="560">
</dataflow>
<dataflow id="3031" from="sliding_window_buffer_samples_sample_V_0_8_addr" to="sliding_window_buffer_samples_sample_V_0_8_load" fromId="407" toId="561">
</dataflow>
<dataflow id="3032" from="sliding_window_buffer_samples_sample_V_0_7_addr" to="sliding_window_buffer_samples_sample_V_0_7_load" fromId="409" toId="562">
</dataflow>
<dataflow id="3033" from="sliding_window_buffer_samples_sample_V_0_6_addr" to="sliding_window_buffer_samples_sample_V_0_6_load" fromId="411" toId="563">
</dataflow>
<dataflow id="3034" from="sliding_window_buffer_samples_sample_V_0_5_addr" to="sliding_window_buffer_samples_sample_V_0_5_load" fromId="413" toId="564">
</dataflow>
<dataflow id="3035" from="sliding_window_buffer_samples_sample_V_0_4_addr" to="sliding_window_buffer_samples_sample_V_0_4_load" fromId="415" toId="565">
</dataflow>
<dataflow id="3036" from="sliding_window_buffer_samples_sample_V_0_3_addr" to="sliding_window_buffer_samples_sample_V_0_3_load" fromId="417" toId="566">
</dataflow>
<dataflow id="3037" from="sliding_window_buffer_samples_sample_V_0_2_addr" to="sliding_window_buffer_samples_sample_V_0_2_load" fromId="419" toId="567">
</dataflow>
<dataflow id="3038" from="sliding_window_buffer_samples_sample_V_0_1_addr" to="sliding_window_buffer_samples_sample_V_0_1_load" fromId="421" toId="568">
</dataflow>
<dataflow id="3039" from="sliding_window_buffer_samples_sample_V_0_0_addr" to="sliding_window_buffer_samples_sample_V_0_0_load" fromId="423" toId="569">
</dataflow>
<dataflow id="3040" from="sliding_window_buffer_samples_sample_V_0_0_load" to="store_ln157" fromId="569" toId="570">
</dataflow>
<dataflow id="3041" from="sample_period_samples_0_sample_V_addr_1" to="store_ln157" fromId="49" toId="570">
</dataflow>
<dataflow id="3042" from="sliding_window_buffer_samples_sample_V_0_1_load" to="store_ln157" fromId="568" toId="571">
</dataflow>
<dataflow id="3043" from="sample_period_samples_1_sample_V_addr_1" to="store_ln157" fromId="50" toId="571">
</dataflow>
<dataflow id="3044" from="sliding_window_buffer_samples_sample_V_0_2_load" to="store_ln157" fromId="567" toId="572">
</dataflow>
<dataflow id="3045" from="sample_period_samples_2_sample_V_addr_1" to="store_ln157" fromId="51" toId="572">
</dataflow>
<dataflow id="3046" from="sliding_window_buffer_samples_sample_V_0_3_load" to="store_ln157" fromId="566" toId="573">
</dataflow>
<dataflow id="3047" from="sample_period_samples_3_sample_V_addr_1" to="store_ln157" fromId="52" toId="573">
</dataflow>
<dataflow id="3048" from="sliding_window_buffer_samples_sample_V_0_4_load" to="store_ln157" fromId="565" toId="574">
</dataflow>
<dataflow id="3049" from="sample_period_samples_4_sample_V_addr_1" to="store_ln157" fromId="53" toId="574">
</dataflow>
<dataflow id="3050" from="sliding_window_buffer_samples_sample_V_0_5_load" to="store_ln157" fromId="564" toId="575">
</dataflow>
<dataflow id="3051" from="sample_period_samples_5_sample_V_addr_1" to="store_ln157" fromId="54" toId="575">
</dataflow>
<dataflow id="3052" from="sliding_window_buffer_samples_sample_V_0_6_load" to="store_ln157" fromId="563" toId="576">
</dataflow>
<dataflow id="3053" from="sample_period_samples_6_sample_V_addr_1" to="store_ln157" fromId="55" toId="576">
</dataflow>
<dataflow id="3054" from="sliding_window_buffer_samples_sample_V_0_7_load" to="store_ln157" fromId="562" toId="577">
</dataflow>
<dataflow id="3055" from="sample_period_samples_7_sample_V_addr_1" to="store_ln157" fromId="56" toId="577">
</dataflow>
<dataflow id="3056" from="sliding_window_buffer_samples_sample_V_0_8_load" to="store_ln157" fromId="561" toId="578">
</dataflow>
<dataflow id="3057" from="sample_period_samples_8_sample_V_addr_1" to="store_ln157" fromId="57" toId="578">
</dataflow>
<dataflow id="3058" from="sliding_window_buffer_samples_sample_V_0_9_load" to="store_ln157" fromId="560" toId="579">
</dataflow>
<dataflow id="3059" from="sample_period_samples_9_sample_V_addr_1" to="store_ln157" fromId="58" toId="579">
</dataflow>
<dataflow id="3060" from="sliding_window_buffer_samples_sample_V_0_10_load" to="store_ln157" fromId="559" toId="580">
</dataflow>
<dataflow id="3061" from="sample_period_samples_10_sample_V_addr_1" to="store_ln157" fromId="59" toId="580">
</dataflow>
<dataflow id="3062" from="sliding_window_buffer_samples_sample_V_0_11_load" to="store_ln157" fromId="558" toId="581">
</dataflow>
<dataflow id="3063" from="sample_period_samples_11_sample_V_addr_1" to="store_ln157" fromId="60" toId="581">
</dataflow>
<dataflow id="3064" from="sliding_window_buffer_samples_timestamp_V_0_0_load" to="store_ln157" fromId="557" toId="582">
</dataflow>
<dataflow id="3065" from="sample_period_samples_0_timestamp_V_addr_1" to="store_ln157" fromId="61" toId="582">
</dataflow>
<dataflow id="3066" from="sliding_window_buffer_samples_timestamp_V_0_1_load" to="store_ln157" fromId="556" toId="583">
</dataflow>
<dataflow id="3067" from="sample_period_samples_1_timestamp_V_addr_1" to="store_ln157" fromId="62" toId="583">
</dataflow>
<dataflow id="3068" from="sliding_window_buffer_samples_timestamp_V_0_2_load" to="store_ln157" fromId="555" toId="584">
</dataflow>
<dataflow id="3069" from="sample_period_samples_2_timestamp_V_addr_1" to="store_ln157" fromId="63" toId="584">
</dataflow>
<dataflow id="3070" from="sliding_window_buffer_samples_timestamp_V_0_3_load" to="store_ln157" fromId="554" toId="585">
</dataflow>
<dataflow id="3071" from="sample_period_samples_3_timestamp_V_addr_1" to="store_ln157" fromId="64" toId="585">
</dataflow>
<dataflow id="3072" from="sliding_window_buffer_samples_timestamp_V_0_4_load" to="store_ln157" fromId="553" toId="586">
</dataflow>
<dataflow id="3073" from="sample_period_samples_4_timestamp_V_addr_1" to="store_ln157" fromId="65" toId="586">
</dataflow>
<dataflow id="3074" from="sliding_window_buffer_samples_timestamp_V_0_5_load" to="store_ln157" fromId="552" toId="587">
</dataflow>
<dataflow id="3075" from="sample_period_samples_5_timestamp_V_addr_1" to="store_ln157" fromId="66" toId="587">
</dataflow>
<dataflow id="3076" from="sliding_window_buffer_samples_timestamp_V_0_6_load" to="store_ln157" fromId="551" toId="588">
</dataflow>
<dataflow id="3077" from="sample_period_samples_6_timestamp_V_addr_1" to="store_ln157" fromId="67" toId="588">
</dataflow>
<dataflow id="3078" from="sliding_window_buffer_samples_timestamp_V_0_7_load" to="store_ln157" fromId="550" toId="589">
</dataflow>
<dataflow id="3079" from="sample_period_samples_7_timestamp_V_addr_1" to="store_ln157" fromId="68" toId="589">
</dataflow>
<dataflow id="3080" from="sliding_window_buffer_samples_timestamp_V_0_8_load" to="store_ln157" fromId="549" toId="590">
</dataflow>
<dataflow id="3081" from="sample_period_samples_8_timestamp_V_addr_1" to="store_ln157" fromId="69" toId="590">
</dataflow>
<dataflow id="3082" from="sliding_window_buffer_samples_timestamp_V_0_9_load" to="store_ln157" fromId="548" toId="591">
</dataflow>
<dataflow id="3083" from="sample_period_samples_9_timestamp_V_addr_1" to="store_ln157" fromId="70" toId="591">
</dataflow>
<dataflow id="3084" from="sliding_window_buffer_samples_timestamp_V_0_10_load" to="store_ln157" fromId="547" toId="592">
</dataflow>
<dataflow id="3085" from="sample_period_samples_10_timestamp_V_addr_1" to="store_ln157" fromId="71" toId="592">
</dataflow>
<dataflow id="3086" from="sliding_window_buffer_samples_timestamp_V_0_11_load" to="store_ln157" fromId="546" toId="593">
</dataflow>
<dataflow id="3087" from="sample_period_samples_11_timestamp_V_addr_1" to="store_ln157" fromId="72" toId="593">
</dataflow>
<dataflow id="3088" from="sliding_window_buffer_samples_sample_V_1_0_load" to="store_ln157" fromId="545" toId="594">
</dataflow>
<dataflow id="3089" from="sample_period_samples_0_sample_V_addr_2" to="store_ln157" fromId="73" toId="594">
</dataflow>
<dataflow id="3090" from="sliding_window_buffer_samples_sample_V_1_1_load" to="store_ln157" fromId="544" toId="595">
</dataflow>
<dataflow id="3091" from="sample_period_samples_1_sample_V_addr_2" to="store_ln157" fromId="74" toId="595">
</dataflow>
<dataflow id="3092" from="sliding_window_buffer_samples_sample_V_1_2_load" to="store_ln157" fromId="543" toId="596">
</dataflow>
<dataflow id="3093" from="sample_period_samples_2_sample_V_addr_2" to="store_ln157" fromId="75" toId="596">
</dataflow>
<dataflow id="3094" from="sliding_window_buffer_samples_sample_V_1_3_load" to="store_ln157" fromId="542" toId="597">
</dataflow>
<dataflow id="3095" from="sample_period_samples_3_sample_V_addr_2" to="store_ln157" fromId="76" toId="597">
</dataflow>
<dataflow id="3096" from="sliding_window_buffer_samples_sample_V_1_4_load" to="store_ln157" fromId="541" toId="598">
</dataflow>
<dataflow id="3097" from="sample_period_samples_4_sample_V_addr_2" to="store_ln157" fromId="77" toId="598">
</dataflow>
<dataflow id="3098" from="sliding_window_buffer_samples_sample_V_1_5_load" to="store_ln157" fromId="540" toId="599">
</dataflow>
<dataflow id="3099" from="sample_period_samples_5_sample_V_addr_2" to="store_ln157" fromId="78" toId="599">
</dataflow>
<dataflow id="3100" from="sliding_window_buffer_samples_sample_V_1_6_load" to="store_ln157" fromId="539" toId="600">
</dataflow>
<dataflow id="3101" from="sample_period_samples_6_sample_V_addr_2" to="store_ln157" fromId="79" toId="600">
</dataflow>
<dataflow id="3102" from="sliding_window_buffer_samples_sample_V_1_7_load" to="store_ln157" fromId="538" toId="601">
</dataflow>
<dataflow id="3103" from="sample_period_samples_7_sample_V_addr_2" to="store_ln157" fromId="80" toId="601">
</dataflow>
<dataflow id="3104" from="sliding_window_buffer_samples_sample_V_1_8_load" to="store_ln157" fromId="537" toId="602">
</dataflow>
<dataflow id="3105" from="sample_period_samples_8_sample_V_addr_2" to="store_ln157" fromId="81" toId="602">
</dataflow>
<dataflow id="3106" from="sliding_window_buffer_samples_sample_V_1_9_load" to="store_ln157" fromId="536" toId="603">
</dataflow>
<dataflow id="3107" from="sample_period_samples_9_sample_V_addr_2" to="store_ln157" fromId="82" toId="603">
</dataflow>
<dataflow id="3108" from="sliding_window_buffer_samples_sample_V_1_10_load" to="store_ln157" fromId="535" toId="604">
</dataflow>
<dataflow id="3109" from="sample_period_samples_10_sample_V_addr_2" to="store_ln157" fromId="83" toId="604">
</dataflow>
<dataflow id="3110" from="sliding_window_buffer_samples_sample_V_1_11_load" to="store_ln157" fromId="534" toId="605">
</dataflow>
<dataflow id="3111" from="sample_period_samples_11_sample_V_addr_2" to="store_ln157" fromId="84" toId="605">
</dataflow>
<dataflow id="3112" from="sliding_window_buffer_samples_timestamp_V_1_0_load" to="store_ln157" fromId="533" toId="606">
</dataflow>
<dataflow id="3113" from="sample_period_samples_0_timestamp_V_addr_2" to="store_ln157" fromId="85" toId="606">
</dataflow>
<dataflow id="3114" from="sliding_window_buffer_samples_timestamp_V_1_1_load" to="store_ln157" fromId="532" toId="607">
</dataflow>
<dataflow id="3115" from="sample_period_samples_1_timestamp_V_addr_2" to="store_ln157" fromId="86" toId="607">
</dataflow>
<dataflow id="3116" from="sliding_window_buffer_samples_timestamp_V_1_2_load" to="store_ln157" fromId="531" toId="608">
</dataflow>
<dataflow id="3117" from="sample_period_samples_2_timestamp_V_addr_2" to="store_ln157" fromId="87" toId="608">
</dataflow>
<dataflow id="3118" from="sliding_window_buffer_samples_timestamp_V_1_3_load" to="store_ln157" fromId="530" toId="609">
</dataflow>
<dataflow id="3119" from="sample_period_samples_3_timestamp_V_addr_2" to="store_ln157" fromId="88" toId="609">
</dataflow>
<dataflow id="3120" from="sliding_window_buffer_samples_timestamp_V_1_4_load" to="store_ln157" fromId="529" toId="610">
</dataflow>
<dataflow id="3121" from="sample_period_samples_4_timestamp_V_addr_2" to="store_ln157" fromId="89" toId="610">
</dataflow>
<dataflow id="3122" from="sliding_window_buffer_samples_timestamp_V_1_5_load" to="store_ln157" fromId="528" toId="611">
</dataflow>
<dataflow id="3123" from="sample_period_samples_5_timestamp_V_addr_2" to="store_ln157" fromId="90" toId="611">
</dataflow>
<dataflow id="3124" from="sliding_window_buffer_samples_timestamp_V_1_6_load" to="store_ln157" fromId="527" toId="612">
</dataflow>
<dataflow id="3125" from="sample_period_samples_6_timestamp_V_addr_2" to="store_ln157" fromId="91" toId="612">
</dataflow>
<dataflow id="3126" from="sliding_window_buffer_samples_timestamp_V_1_7_load" to="store_ln157" fromId="526" toId="613">
</dataflow>
<dataflow id="3127" from="sample_period_samples_7_timestamp_V_addr_2" to="store_ln157" fromId="92" toId="613">
</dataflow>
<dataflow id="3128" from="sliding_window_buffer_samples_timestamp_V_1_8_load" to="store_ln157" fromId="525" toId="614">
</dataflow>
<dataflow id="3129" from="sample_period_samples_8_timestamp_V_addr_2" to="store_ln157" fromId="93" toId="614">
</dataflow>
<dataflow id="3130" from="sliding_window_buffer_samples_timestamp_V_1_9_load" to="store_ln157" fromId="524" toId="615">
</dataflow>
<dataflow id="3131" from="sample_period_samples_9_timestamp_V_addr_2" to="store_ln157" fromId="94" toId="615">
</dataflow>
<dataflow id="3132" from="sliding_window_buffer_samples_timestamp_V_1_10_load" to="store_ln157" fromId="523" toId="616">
</dataflow>
<dataflow id="3133" from="sample_period_samples_10_timestamp_V_addr_2" to="store_ln157" fromId="95" toId="616">
</dataflow>
<dataflow id="3134" from="sliding_window_buffer_samples_timestamp_V_1_11_load" to="store_ln157" fromId="522" toId="617">
</dataflow>
<dataflow id="3135" from="sample_period_samples_11_timestamp_V_addr_2" to="store_ln157" fromId="96" toId="617">
</dataflow>
<dataflow id="3136" from="sliding_window_buffer_samples_timestamp_V_5_11" to="sliding_window_buffer_samples_timestamp_V_5_11_addr" fromId="1570" toId="618">
</dataflow>
<dataflow id="3137" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_5_11_addr" fromId="1779" toId="618">
</dataflow>
<dataflow id="3138" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_5_11_addr" fromId="328" toId="618">
</dataflow>
<dataflow id="3139" from="sliding_window_buffer_samples_timestamp_V_5_11_addr" to="sliding_window_buffer_samples_timestamp_V_5_11_load" fromId="618" toId="619">
</dataflow>
<dataflow id="3140" from="sliding_window_buffer_samples_timestamp_V_5_10" to="sliding_window_buffer_samples_timestamp_V_5_10_addr" fromId="1571" toId="620">
</dataflow>
<dataflow id="3141" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_5_10_addr" fromId="1779" toId="620">
</dataflow>
<dataflow id="3142" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_5_10_addr" fromId="328" toId="620">
</dataflow>
<dataflow id="3143" from="sliding_window_buffer_samples_timestamp_V_5_10_addr" to="sliding_window_buffer_samples_timestamp_V_5_10_load" fromId="620" toId="621">
</dataflow>
<dataflow id="3144" from="sliding_window_buffer_samples_timestamp_V_5_9" to="sliding_window_buffer_samples_timestamp_V_5_9_addr" fromId="1572" toId="622">
</dataflow>
<dataflow id="3145" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_5_9_addr" fromId="1779" toId="622">
</dataflow>
<dataflow id="3146" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_5_9_addr" fromId="328" toId="622">
</dataflow>
<dataflow id="3147" from="sliding_window_buffer_samples_timestamp_V_5_9_addr" to="sliding_window_buffer_samples_timestamp_V_5_9_load" fromId="622" toId="623">
</dataflow>
<dataflow id="3148" from="sliding_window_buffer_samples_timestamp_V_5_8" to="sliding_window_buffer_samples_timestamp_V_5_8_addr" fromId="1573" toId="624">
</dataflow>
<dataflow id="3149" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_5_8_addr" fromId="1779" toId="624">
</dataflow>
<dataflow id="3150" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_5_8_addr" fromId="328" toId="624">
</dataflow>
<dataflow id="3151" from="sliding_window_buffer_samples_timestamp_V_5_8_addr" to="sliding_window_buffer_samples_timestamp_V_5_8_load" fromId="624" toId="625">
</dataflow>
<dataflow id="3152" from="sliding_window_buffer_samples_timestamp_V_5_7" to="sliding_window_buffer_samples_timestamp_V_5_7_addr" fromId="1574" toId="626">
</dataflow>
<dataflow id="3153" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_5_7_addr" fromId="1779" toId="626">
</dataflow>
<dataflow id="3154" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_5_7_addr" fromId="328" toId="626">
</dataflow>
<dataflow id="3155" from="sliding_window_buffer_samples_timestamp_V_5_7_addr" to="sliding_window_buffer_samples_timestamp_V_5_7_load" fromId="626" toId="627">
</dataflow>
<dataflow id="3156" from="sliding_window_buffer_samples_timestamp_V_5_6" to="sliding_window_buffer_samples_timestamp_V_5_6_addr" fromId="1575" toId="628">
</dataflow>
<dataflow id="3157" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_5_6_addr" fromId="1779" toId="628">
</dataflow>
<dataflow id="3158" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_5_6_addr" fromId="328" toId="628">
</dataflow>
<dataflow id="3159" from="sliding_window_buffer_samples_timestamp_V_5_6_addr" to="sliding_window_buffer_samples_timestamp_V_5_6_load" fromId="628" toId="629">
</dataflow>
<dataflow id="3160" from="sliding_window_buffer_samples_timestamp_V_5_5" to="sliding_window_buffer_samples_timestamp_V_5_5_addr" fromId="1576" toId="630">
</dataflow>
<dataflow id="3161" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_5_5_addr" fromId="1779" toId="630">
</dataflow>
<dataflow id="3162" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_5_5_addr" fromId="328" toId="630">
</dataflow>
<dataflow id="3163" from="sliding_window_buffer_samples_timestamp_V_5_5_addr" to="sliding_window_buffer_samples_timestamp_V_5_5_load" fromId="630" toId="631">
</dataflow>
<dataflow id="3164" from="sliding_window_buffer_samples_timestamp_V_5_4" to="sliding_window_buffer_samples_timestamp_V_5_4_addr" fromId="1577" toId="632">
</dataflow>
<dataflow id="3165" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_5_4_addr" fromId="1779" toId="632">
</dataflow>
<dataflow id="3166" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_5_4_addr" fromId="328" toId="632">
</dataflow>
<dataflow id="3167" from="sliding_window_buffer_samples_timestamp_V_5_4_addr" to="sliding_window_buffer_samples_timestamp_V_5_4_load" fromId="632" toId="633">
</dataflow>
<dataflow id="3168" from="sliding_window_buffer_samples_timestamp_V_5_3" to="sliding_window_buffer_samples_timestamp_V_5_3_addr" fromId="1578" toId="634">
</dataflow>
<dataflow id="3169" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_5_3_addr" fromId="1779" toId="634">
</dataflow>
<dataflow id="3170" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_5_3_addr" fromId="328" toId="634">
</dataflow>
<dataflow id="3171" from="sliding_window_buffer_samples_timestamp_V_5_3_addr" to="sliding_window_buffer_samples_timestamp_V_5_3_load" fromId="634" toId="635">
</dataflow>
<dataflow id="3172" from="sliding_window_buffer_samples_timestamp_V_5_2" to="sliding_window_buffer_samples_timestamp_V_5_2_addr" fromId="1579" toId="636">
</dataflow>
<dataflow id="3173" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_5_2_addr" fromId="1779" toId="636">
</dataflow>
<dataflow id="3174" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_5_2_addr" fromId="328" toId="636">
</dataflow>
<dataflow id="3175" from="sliding_window_buffer_samples_timestamp_V_5_2_addr" to="sliding_window_buffer_samples_timestamp_V_5_2_load" fromId="636" toId="637">
</dataflow>
<dataflow id="3176" from="sliding_window_buffer_samples_timestamp_V_5_1" to="sliding_window_buffer_samples_timestamp_V_5_1_addr" fromId="1580" toId="638">
</dataflow>
<dataflow id="3177" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_5_1_addr" fromId="1779" toId="638">
</dataflow>
<dataflow id="3178" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_5_1_addr" fromId="328" toId="638">
</dataflow>
<dataflow id="3179" from="sliding_window_buffer_samples_timestamp_V_5_1_addr" to="sliding_window_buffer_samples_timestamp_V_5_1_load" fromId="638" toId="639">
</dataflow>
<dataflow id="3180" from="sliding_window_buffer_samples_timestamp_V_5_0" to="sliding_window_buffer_samples_timestamp_V_5_0_addr" fromId="1581" toId="640">
</dataflow>
<dataflow id="3181" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_5_0_addr" fromId="1779" toId="640">
</dataflow>
<dataflow id="3182" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_5_0_addr" fromId="328" toId="640">
</dataflow>
<dataflow id="3183" from="sliding_window_buffer_samples_timestamp_V_5_0_addr" to="sliding_window_buffer_samples_timestamp_V_5_0_load" fromId="640" toId="641">
</dataflow>
<dataflow id="3184" from="sliding_window_buffer_samples_sample_V_5_11" to="sliding_window_buffer_samples_sample_V_5_11_addr" fromId="1582" toId="642">
</dataflow>
<dataflow id="3185" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_5_11_addr" fromId="1779" toId="642">
</dataflow>
<dataflow id="3186" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_5_11_addr" fromId="328" toId="642">
</dataflow>
<dataflow id="3187" from="sliding_window_buffer_samples_sample_V_5_11_addr" to="sliding_window_buffer_samples_sample_V_5_11_load" fromId="642" toId="643">
</dataflow>
<dataflow id="3188" from="sliding_window_buffer_samples_sample_V_5_10" to="sliding_window_buffer_samples_sample_V_5_10_addr" fromId="1583" toId="644">
</dataflow>
<dataflow id="3189" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_5_10_addr" fromId="1779" toId="644">
</dataflow>
<dataflow id="3190" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_5_10_addr" fromId="328" toId="644">
</dataflow>
<dataflow id="3191" from="sliding_window_buffer_samples_sample_V_5_10_addr" to="sliding_window_buffer_samples_sample_V_5_10_load" fromId="644" toId="645">
</dataflow>
<dataflow id="3192" from="sliding_window_buffer_samples_sample_V_5_9" to="sliding_window_buffer_samples_sample_V_5_9_addr" fromId="1584" toId="646">
</dataflow>
<dataflow id="3193" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_5_9_addr" fromId="1779" toId="646">
</dataflow>
<dataflow id="3194" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_5_9_addr" fromId="328" toId="646">
</dataflow>
<dataflow id="3195" from="sliding_window_buffer_samples_sample_V_5_9_addr" to="sliding_window_buffer_samples_sample_V_5_9_load" fromId="646" toId="647">
</dataflow>
<dataflow id="3196" from="sliding_window_buffer_samples_sample_V_5_8" to="sliding_window_buffer_samples_sample_V_5_8_addr" fromId="1585" toId="648">
</dataflow>
<dataflow id="3197" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_5_8_addr" fromId="1779" toId="648">
</dataflow>
<dataflow id="3198" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_5_8_addr" fromId="328" toId="648">
</dataflow>
<dataflow id="3199" from="sliding_window_buffer_samples_sample_V_5_8_addr" to="sliding_window_buffer_samples_sample_V_5_8_load" fromId="648" toId="649">
</dataflow>
<dataflow id="3200" from="sliding_window_buffer_samples_sample_V_5_7" to="sliding_window_buffer_samples_sample_V_5_7_addr" fromId="1586" toId="650">
</dataflow>
<dataflow id="3201" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_5_7_addr" fromId="1779" toId="650">
</dataflow>
<dataflow id="3202" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_5_7_addr" fromId="328" toId="650">
</dataflow>
<dataflow id="3203" from="sliding_window_buffer_samples_sample_V_5_7_addr" to="sliding_window_buffer_samples_sample_V_5_7_load" fromId="650" toId="651">
</dataflow>
<dataflow id="3204" from="sliding_window_buffer_samples_sample_V_5_6" to="sliding_window_buffer_samples_sample_V_5_6_addr" fromId="1587" toId="652">
</dataflow>
<dataflow id="3205" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_5_6_addr" fromId="1779" toId="652">
</dataflow>
<dataflow id="3206" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_5_6_addr" fromId="328" toId="652">
</dataflow>
<dataflow id="3207" from="sliding_window_buffer_samples_sample_V_5_6_addr" to="sliding_window_buffer_samples_sample_V_5_6_load" fromId="652" toId="653">
</dataflow>
<dataflow id="3208" from="sliding_window_buffer_samples_sample_V_5_5" to="sliding_window_buffer_samples_sample_V_5_5_addr" fromId="1588" toId="654">
</dataflow>
<dataflow id="3209" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_5_5_addr" fromId="1779" toId="654">
</dataflow>
<dataflow id="3210" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_5_5_addr" fromId="328" toId="654">
</dataflow>
<dataflow id="3211" from="sliding_window_buffer_samples_sample_V_5_5_addr" to="sliding_window_buffer_samples_sample_V_5_5_load" fromId="654" toId="655">
</dataflow>
<dataflow id="3212" from="sliding_window_buffer_samples_sample_V_5_4" to="sliding_window_buffer_samples_sample_V_5_4_addr" fromId="1589" toId="656">
</dataflow>
<dataflow id="3213" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_5_4_addr" fromId="1779" toId="656">
</dataflow>
<dataflow id="3214" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_5_4_addr" fromId="328" toId="656">
</dataflow>
<dataflow id="3215" from="sliding_window_buffer_samples_sample_V_5_4_addr" to="sliding_window_buffer_samples_sample_V_5_4_load" fromId="656" toId="657">
</dataflow>
<dataflow id="3216" from="sliding_window_buffer_samples_sample_V_5_3" to="sliding_window_buffer_samples_sample_V_5_3_addr" fromId="1590" toId="658">
</dataflow>
<dataflow id="3217" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_5_3_addr" fromId="1779" toId="658">
</dataflow>
<dataflow id="3218" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_5_3_addr" fromId="328" toId="658">
</dataflow>
<dataflow id="3219" from="sliding_window_buffer_samples_sample_V_5_3_addr" to="sliding_window_buffer_samples_sample_V_5_3_load" fromId="658" toId="659">
</dataflow>
<dataflow id="3220" from="sliding_window_buffer_samples_sample_V_5_2" to="sliding_window_buffer_samples_sample_V_5_2_addr" fromId="1591" toId="660">
</dataflow>
<dataflow id="3221" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_5_2_addr" fromId="1779" toId="660">
</dataflow>
<dataflow id="3222" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_5_2_addr" fromId="328" toId="660">
</dataflow>
<dataflow id="3223" from="sliding_window_buffer_samples_sample_V_5_2_addr" to="sliding_window_buffer_samples_sample_V_5_2_load" fromId="660" toId="661">
</dataflow>
<dataflow id="3224" from="sliding_window_buffer_samples_sample_V_5_1" to="sliding_window_buffer_samples_sample_V_5_1_addr" fromId="1592" toId="662">
</dataflow>
<dataflow id="3225" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_5_1_addr" fromId="1779" toId="662">
</dataflow>
<dataflow id="3226" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_5_1_addr" fromId="328" toId="662">
</dataflow>
<dataflow id="3227" from="sliding_window_buffer_samples_sample_V_5_1_addr" to="sliding_window_buffer_samples_sample_V_5_1_load" fromId="662" toId="663">
</dataflow>
<dataflow id="3228" from="sliding_window_buffer_samples_sample_V_5_0" to="sliding_window_buffer_samples_sample_V_5_0_addr" fromId="1593" toId="664">
</dataflow>
<dataflow id="3229" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_5_0_addr" fromId="1779" toId="664">
</dataflow>
<dataflow id="3230" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_5_0_addr" fromId="328" toId="664">
</dataflow>
<dataflow id="3231" from="sliding_window_buffer_samples_sample_V_5_0_addr" to="sliding_window_buffer_samples_sample_V_5_0_load" fromId="664" toId="665">
</dataflow>
<dataflow id="3232" from="sliding_window_buffer_samples_timestamp_V_4_11" to="sliding_window_buffer_samples_timestamp_V_4_11_addr" fromId="1594" toId="666">
</dataflow>
<dataflow id="3233" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_4_11_addr" fromId="1779" toId="666">
</dataflow>
<dataflow id="3234" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_4_11_addr" fromId="328" toId="666">
</dataflow>
<dataflow id="3235" from="sliding_window_buffer_samples_timestamp_V_4_11_addr" to="sliding_window_buffer_samples_timestamp_V_4_11_load" fromId="666" toId="667">
</dataflow>
<dataflow id="3236" from="sliding_window_buffer_samples_timestamp_V_4_10" to="sliding_window_buffer_samples_timestamp_V_4_10_addr" fromId="1595" toId="668">
</dataflow>
<dataflow id="3237" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_4_10_addr" fromId="1779" toId="668">
</dataflow>
<dataflow id="3238" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_4_10_addr" fromId="328" toId="668">
</dataflow>
<dataflow id="3239" from="sliding_window_buffer_samples_timestamp_V_4_10_addr" to="sliding_window_buffer_samples_timestamp_V_4_10_load" fromId="668" toId="669">
</dataflow>
<dataflow id="3240" from="sliding_window_buffer_samples_timestamp_V_4_9" to="sliding_window_buffer_samples_timestamp_V_4_9_addr" fromId="1596" toId="670">
</dataflow>
<dataflow id="3241" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_4_9_addr" fromId="1779" toId="670">
</dataflow>
<dataflow id="3242" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_4_9_addr" fromId="328" toId="670">
</dataflow>
<dataflow id="3243" from="sliding_window_buffer_samples_timestamp_V_4_9_addr" to="sliding_window_buffer_samples_timestamp_V_4_9_load" fromId="670" toId="671">
</dataflow>
<dataflow id="3244" from="sliding_window_buffer_samples_timestamp_V_4_8" to="sliding_window_buffer_samples_timestamp_V_4_8_addr" fromId="1597" toId="672">
</dataflow>
<dataflow id="3245" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_4_8_addr" fromId="1779" toId="672">
</dataflow>
<dataflow id="3246" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_4_8_addr" fromId="328" toId="672">
</dataflow>
<dataflow id="3247" from="sliding_window_buffer_samples_timestamp_V_4_8_addr" to="sliding_window_buffer_samples_timestamp_V_4_8_load" fromId="672" toId="673">
</dataflow>
<dataflow id="3248" from="sliding_window_buffer_samples_timestamp_V_4_7" to="sliding_window_buffer_samples_timestamp_V_4_7_addr" fromId="1598" toId="674">
</dataflow>
<dataflow id="3249" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_4_7_addr" fromId="1779" toId="674">
</dataflow>
<dataflow id="3250" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_4_7_addr" fromId="328" toId="674">
</dataflow>
<dataflow id="3251" from="sliding_window_buffer_samples_timestamp_V_4_7_addr" to="sliding_window_buffer_samples_timestamp_V_4_7_load" fromId="674" toId="675">
</dataflow>
<dataflow id="3252" from="sliding_window_buffer_samples_timestamp_V_4_6" to="sliding_window_buffer_samples_timestamp_V_4_6_addr" fromId="1599" toId="676">
</dataflow>
<dataflow id="3253" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_4_6_addr" fromId="1779" toId="676">
</dataflow>
<dataflow id="3254" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_4_6_addr" fromId="328" toId="676">
</dataflow>
<dataflow id="3255" from="sliding_window_buffer_samples_timestamp_V_4_6_addr" to="sliding_window_buffer_samples_timestamp_V_4_6_load" fromId="676" toId="677">
</dataflow>
<dataflow id="3256" from="sliding_window_buffer_samples_timestamp_V_4_5" to="sliding_window_buffer_samples_timestamp_V_4_5_addr" fromId="1600" toId="678">
</dataflow>
<dataflow id="3257" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_4_5_addr" fromId="1779" toId="678">
</dataflow>
<dataflow id="3258" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_4_5_addr" fromId="328" toId="678">
</dataflow>
<dataflow id="3259" from="sliding_window_buffer_samples_timestamp_V_4_5_addr" to="sliding_window_buffer_samples_timestamp_V_4_5_load" fromId="678" toId="679">
</dataflow>
<dataflow id="3260" from="sliding_window_buffer_samples_timestamp_V_4_4" to="sliding_window_buffer_samples_timestamp_V_4_4_addr" fromId="1601" toId="680">
</dataflow>
<dataflow id="3261" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_4_4_addr" fromId="1779" toId="680">
</dataflow>
<dataflow id="3262" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_4_4_addr" fromId="328" toId="680">
</dataflow>
<dataflow id="3263" from="sliding_window_buffer_samples_timestamp_V_4_4_addr" to="sliding_window_buffer_samples_timestamp_V_4_4_load" fromId="680" toId="681">
</dataflow>
<dataflow id="3264" from="sliding_window_buffer_samples_timestamp_V_4_3" to="sliding_window_buffer_samples_timestamp_V_4_3_addr" fromId="1602" toId="682">
</dataflow>
<dataflow id="3265" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_4_3_addr" fromId="1779" toId="682">
</dataflow>
<dataflow id="3266" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_4_3_addr" fromId="328" toId="682">
</dataflow>
<dataflow id="3267" from="sliding_window_buffer_samples_timestamp_V_4_3_addr" to="sliding_window_buffer_samples_timestamp_V_4_3_load" fromId="682" toId="683">
</dataflow>
<dataflow id="3268" from="sliding_window_buffer_samples_timestamp_V_4_2" to="sliding_window_buffer_samples_timestamp_V_4_2_addr" fromId="1603" toId="684">
</dataflow>
<dataflow id="3269" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_4_2_addr" fromId="1779" toId="684">
</dataflow>
<dataflow id="3270" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_4_2_addr" fromId="328" toId="684">
</dataflow>
<dataflow id="3271" from="sliding_window_buffer_samples_timestamp_V_4_2_addr" to="sliding_window_buffer_samples_timestamp_V_4_2_load" fromId="684" toId="685">
</dataflow>
<dataflow id="3272" from="sliding_window_buffer_samples_timestamp_V_4_1" to="sliding_window_buffer_samples_timestamp_V_4_1_addr" fromId="1604" toId="686">
</dataflow>
<dataflow id="3273" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_4_1_addr" fromId="1779" toId="686">
</dataflow>
<dataflow id="3274" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_4_1_addr" fromId="328" toId="686">
</dataflow>
<dataflow id="3275" from="sliding_window_buffer_samples_timestamp_V_4_1_addr" to="sliding_window_buffer_samples_timestamp_V_4_1_load" fromId="686" toId="687">
</dataflow>
<dataflow id="3276" from="sliding_window_buffer_samples_timestamp_V_4_0" to="sliding_window_buffer_samples_timestamp_V_4_0_addr" fromId="1605" toId="688">
</dataflow>
<dataflow id="3277" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_4_0_addr" fromId="1779" toId="688">
</dataflow>
<dataflow id="3278" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_4_0_addr" fromId="328" toId="688">
</dataflow>
<dataflow id="3279" from="sliding_window_buffer_samples_timestamp_V_4_0_addr" to="sliding_window_buffer_samples_timestamp_V_4_0_load" fromId="688" toId="689">
</dataflow>
<dataflow id="3280" from="sliding_window_buffer_samples_sample_V_4_11" to="sliding_window_buffer_samples_sample_V_4_11_addr" fromId="1606" toId="690">
</dataflow>
<dataflow id="3281" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_4_11_addr" fromId="1779" toId="690">
</dataflow>
<dataflow id="3282" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_4_11_addr" fromId="328" toId="690">
</dataflow>
<dataflow id="3283" from="sliding_window_buffer_samples_sample_V_4_11_addr" to="sliding_window_buffer_samples_sample_V_4_11_load" fromId="690" toId="691">
</dataflow>
<dataflow id="3284" from="sliding_window_buffer_samples_sample_V_4_10" to="sliding_window_buffer_samples_sample_V_4_10_addr" fromId="1607" toId="692">
</dataflow>
<dataflow id="3285" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_4_10_addr" fromId="1779" toId="692">
</dataflow>
<dataflow id="3286" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_4_10_addr" fromId="328" toId="692">
</dataflow>
<dataflow id="3287" from="sliding_window_buffer_samples_sample_V_4_10_addr" to="sliding_window_buffer_samples_sample_V_4_10_load" fromId="692" toId="693">
</dataflow>
<dataflow id="3288" from="sliding_window_buffer_samples_sample_V_4_9" to="sliding_window_buffer_samples_sample_V_4_9_addr" fromId="1608" toId="694">
</dataflow>
<dataflow id="3289" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_4_9_addr" fromId="1779" toId="694">
</dataflow>
<dataflow id="3290" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_4_9_addr" fromId="328" toId="694">
</dataflow>
<dataflow id="3291" from="sliding_window_buffer_samples_sample_V_4_9_addr" to="sliding_window_buffer_samples_sample_V_4_9_load" fromId="694" toId="695">
</dataflow>
<dataflow id="3292" from="sliding_window_buffer_samples_sample_V_4_8" to="sliding_window_buffer_samples_sample_V_4_8_addr" fromId="1609" toId="696">
</dataflow>
<dataflow id="3293" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_4_8_addr" fromId="1779" toId="696">
</dataflow>
<dataflow id="3294" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_4_8_addr" fromId="328" toId="696">
</dataflow>
<dataflow id="3295" from="sliding_window_buffer_samples_sample_V_4_8_addr" to="sliding_window_buffer_samples_sample_V_4_8_load" fromId="696" toId="697">
</dataflow>
<dataflow id="3296" from="sliding_window_buffer_samples_sample_V_4_7" to="sliding_window_buffer_samples_sample_V_4_7_addr" fromId="1610" toId="698">
</dataflow>
<dataflow id="3297" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_4_7_addr" fromId="1779" toId="698">
</dataflow>
<dataflow id="3298" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_4_7_addr" fromId="328" toId="698">
</dataflow>
<dataflow id="3299" from="sliding_window_buffer_samples_sample_V_4_7_addr" to="sliding_window_buffer_samples_sample_V_4_7_load" fromId="698" toId="699">
</dataflow>
<dataflow id="3300" from="sliding_window_buffer_samples_sample_V_4_6" to="sliding_window_buffer_samples_sample_V_4_6_addr" fromId="1611" toId="700">
</dataflow>
<dataflow id="3301" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_4_6_addr" fromId="1779" toId="700">
</dataflow>
<dataflow id="3302" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_4_6_addr" fromId="328" toId="700">
</dataflow>
<dataflow id="3303" from="sliding_window_buffer_samples_sample_V_4_6_addr" to="sliding_window_buffer_samples_sample_V_4_6_load" fromId="700" toId="701">
</dataflow>
<dataflow id="3304" from="sliding_window_buffer_samples_sample_V_4_5" to="sliding_window_buffer_samples_sample_V_4_5_addr" fromId="1612" toId="702">
</dataflow>
<dataflow id="3305" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_4_5_addr" fromId="1779" toId="702">
</dataflow>
<dataflow id="3306" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_4_5_addr" fromId="328" toId="702">
</dataflow>
<dataflow id="3307" from="sliding_window_buffer_samples_sample_V_4_5_addr" to="sliding_window_buffer_samples_sample_V_4_5_load" fromId="702" toId="703">
</dataflow>
<dataflow id="3308" from="sliding_window_buffer_samples_sample_V_4_4" to="sliding_window_buffer_samples_sample_V_4_4_addr" fromId="1613" toId="704">
</dataflow>
<dataflow id="3309" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_4_4_addr" fromId="1779" toId="704">
</dataflow>
<dataflow id="3310" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_4_4_addr" fromId="328" toId="704">
</dataflow>
<dataflow id="3311" from="sliding_window_buffer_samples_sample_V_4_4_addr" to="sliding_window_buffer_samples_sample_V_4_4_load" fromId="704" toId="705">
</dataflow>
<dataflow id="3312" from="sliding_window_buffer_samples_sample_V_4_3" to="sliding_window_buffer_samples_sample_V_4_3_addr" fromId="1614" toId="706">
</dataflow>
<dataflow id="3313" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_4_3_addr" fromId="1779" toId="706">
</dataflow>
<dataflow id="3314" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_4_3_addr" fromId="328" toId="706">
</dataflow>
<dataflow id="3315" from="sliding_window_buffer_samples_sample_V_4_3_addr" to="sliding_window_buffer_samples_sample_V_4_3_load" fromId="706" toId="707">
</dataflow>
<dataflow id="3316" from="sliding_window_buffer_samples_sample_V_4_2" to="sliding_window_buffer_samples_sample_V_4_2_addr" fromId="1615" toId="708">
</dataflow>
<dataflow id="3317" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_4_2_addr" fromId="1779" toId="708">
</dataflow>
<dataflow id="3318" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_4_2_addr" fromId="328" toId="708">
</dataflow>
<dataflow id="3319" from="sliding_window_buffer_samples_sample_V_4_2_addr" to="sliding_window_buffer_samples_sample_V_4_2_load" fromId="708" toId="709">
</dataflow>
<dataflow id="3320" from="sliding_window_buffer_samples_sample_V_4_1" to="sliding_window_buffer_samples_sample_V_4_1_addr" fromId="1616" toId="710">
</dataflow>
<dataflow id="3321" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_4_1_addr" fromId="1779" toId="710">
</dataflow>
<dataflow id="3322" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_4_1_addr" fromId="328" toId="710">
</dataflow>
<dataflow id="3323" from="sliding_window_buffer_samples_sample_V_4_1_addr" to="sliding_window_buffer_samples_sample_V_4_1_load" fromId="710" toId="711">
</dataflow>
<dataflow id="3324" from="sliding_window_buffer_samples_sample_V_4_0" to="sliding_window_buffer_samples_sample_V_4_0_addr" fromId="1617" toId="712">
</dataflow>
<dataflow id="3325" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_4_0_addr" fromId="1779" toId="712">
</dataflow>
<dataflow id="3326" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_4_0_addr" fromId="328" toId="712">
</dataflow>
<dataflow id="3327" from="sliding_window_buffer_samples_sample_V_4_0_addr" to="sliding_window_buffer_samples_sample_V_4_0_load" fromId="712" toId="713">
</dataflow>
<dataflow id="3328" from="sliding_window_buffer_samples_timestamp_V_3_11_addr" to="sliding_window_buffer_samples_timestamp_V_3_11_load" fromId="426" toId="714">
</dataflow>
<dataflow id="3329" from="sliding_window_buffer_samples_timestamp_V_3_10_addr" to="sliding_window_buffer_samples_timestamp_V_3_10_load" fromId="428" toId="715">
</dataflow>
<dataflow id="3330" from="sliding_window_buffer_samples_timestamp_V_3_9_addr" to="sliding_window_buffer_samples_timestamp_V_3_9_load" fromId="430" toId="716">
</dataflow>
<dataflow id="3331" from="sliding_window_buffer_samples_timestamp_V_3_8_addr" to="sliding_window_buffer_samples_timestamp_V_3_8_load" fromId="432" toId="717">
</dataflow>
<dataflow id="3332" from="sliding_window_buffer_samples_timestamp_V_3_7_addr" to="sliding_window_buffer_samples_timestamp_V_3_7_load" fromId="434" toId="718">
</dataflow>
<dataflow id="3333" from="sliding_window_buffer_samples_timestamp_V_3_6_addr" to="sliding_window_buffer_samples_timestamp_V_3_6_load" fromId="436" toId="719">
</dataflow>
<dataflow id="3334" from="sliding_window_buffer_samples_timestamp_V_3_5_addr" to="sliding_window_buffer_samples_timestamp_V_3_5_load" fromId="438" toId="720">
</dataflow>
<dataflow id="3335" from="sliding_window_buffer_samples_timestamp_V_3_4_addr" to="sliding_window_buffer_samples_timestamp_V_3_4_load" fromId="440" toId="721">
</dataflow>
<dataflow id="3336" from="sliding_window_buffer_samples_timestamp_V_3_3_addr" to="sliding_window_buffer_samples_timestamp_V_3_3_load" fromId="442" toId="722">
</dataflow>
<dataflow id="3337" from="sliding_window_buffer_samples_timestamp_V_3_2_addr" to="sliding_window_buffer_samples_timestamp_V_3_2_load" fromId="444" toId="723">
</dataflow>
<dataflow id="3338" from="sliding_window_buffer_samples_timestamp_V_3_1_addr" to="sliding_window_buffer_samples_timestamp_V_3_1_load" fromId="446" toId="724">
</dataflow>
<dataflow id="3339" from="sliding_window_buffer_samples_timestamp_V_3_0_addr" to="sliding_window_buffer_samples_timestamp_V_3_0_load" fromId="448" toId="725">
</dataflow>
<dataflow id="3340" from="sliding_window_buffer_samples_sample_V_3_11_addr" to="sliding_window_buffer_samples_sample_V_3_11_load" fromId="450" toId="726">
</dataflow>
<dataflow id="3341" from="sliding_window_buffer_samples_sample_V_3_10_addr" to="sliding_window_buffer_samples_sample_V_3_10_load" fromId="452" toId="727">
</dataflow>
<dataflow id="3342" from="sliding_window_buffer_samples_sample_V_3_9_addr" to="sliding_window_buffer_samples_sample_V_3_9_load" fromId="454" toId="728">
</dataflow>
<dataflow id="3343" from="sliding_window_buffer_samples_sample_V_3_8_addr" to="sliding_window_buffer_samples_sample_V_3_8_load" fromId="456" toId="729">
</dataflow>
<dataflow id="3344" from="sliding_window_buffer_samples_sample_V_3_7_addr" to="sliding_window_buffer_samples_sample_V_3_7_load" fromId="458" toId="730">
</dataflow>
<dataflow id="3345" from="sliding_window_buffer_samples_sample_V_3_6_addr" to="sliding_window_buffer_samples_sample_V_3_6_load" fromId="460" toId="731">
</dataflow>
<dataflow id="3346" from="sliding_window_buffer_samples_sample_V_3_5_addr" to="sliding_window_buffer_samples_sample_V_3_5_load" fromId="462" toId="732">
</dataflow>
<dataflow id="3347" from="sliding_window_buffer_samples_sample_V_3_4_addr" to="sliding_window_buffer_samples_sample_V_3_4_load" fromId="464" toId="733">
</dataflow>
<dataflow id="3348" from="sliding_window_buffer_samples_sample_V_3_3_addr" to="sliding_window_buffer_samples_sample_V_3_3_load" fromId="466" toId="734">
</dataflow>
<dataflow id="3349" from="sliding_window_buffer_samples_sample_V_3_2_addr" to="sliding_window_buffer_samples_sample_V_3_2_load" fromId="468" toId="735">
</dataflow>
<dataflow id="3350" from="sliding_window_buffer_samples_sample_V_3_1_addr" to="sliding_window_buffer_samples_sample_V_3_1_load" fromId="470" toId="736">
</dataflow>
<dataflow id="3351" from="sliding_window_buffer_samples_sample_V_3_0_addr" to="sliding_window_buffer_samples_sample_V_3_0_load" fromId="472" toId="737">
</dataflow>
<dataflow id="3352" from="sliding_window_buffer_samples_timestamp_V_2_11_addr" to="sliding_window_buffer_samples_timestamp_V_2_11_load" fromId="474" toId="738">
</dataflow>
<dataflow id="3353" from="sliding_window_buffer_samples_timestamp_V_2_10_addr" to="sliding_window_buffer_samples_timestamp_V_2_10_load" fromId="476" toId="739">
</dataflow>
<dataflow id="3354" from="sliding_window_buffer_samples_timestamp_V_2_9_addr" to="sliding_window_buffer_samples_timestamp_V_2_9_load" fromId="478" toId="740">
</dataflow>
<dataflow id="3355" from="sliding_window_buffer_samples_timestamp_V_2_8_addr" to="sliding_window_buffer_samples_timestamp_V_2_8_load" fromId="480" toId="741">
</dataflow>
<dataflow id="3356" from="sliding_window_buffer_samples_timestamp_V_2_7_addr" to="sliding_window_buffer_samples_timestamp_V_2_7_load" fromId="482" toId="742">
</dataflow>
<dataflow id="3357" from="sliding_window_buffer_samples_timestamp_V_2_6_addr" to="sliding_window_buffer_samples_timestamp_V_2_6_load" fromId="484" toId="743">
</dataflow>
<dataflow id="3358" from="sliding_window_buffer_samples_timestamp_V_2_5_addr" to="sliding_window_buffer_samples_timestamp_V_2_5_load" fromId="486" toId="744">
</dataflow>
<dataflow id="3359" from="sliding_window_buffer_samples_timestamp_V_2_4_addr" to="sliding_window_buffer_samples_timestamp_V_2_4_load" fromId="488" toId="745">
</dataflow>
<dataflow id="3360" from="sliding_window_buffer_samples_timestamp_V_2_3_addr" to="sliding_window_buffer_samples_timestamp_V_2_3_load" fromId="490" toId="746">
</dataflow>
<dataflow id="3361" from="sliding_window_buffer_samples_timestamp_V_2_2_addr" to="sliding_window_buffer_samples_timestamp_V_2_2_load" fromId="492" toId="747">
</dataflow>
<dataflow id="3362" from="sliding_window_buffer_samples_timestamp_V_2_1_addr" to="sliding_window_buffer_samples_timestamp_V_2_1_load" fromId="494" toId="748">
</dataflow>
<dataflow id="3363" from="sliding_window_buffer_samples_timestamp_V_2_0_addr" to="sliding_window_buffer_samples_timestamp_V_2_0_load" fromId="496" toId="749">
</dataflow>
<dataflow id="3364" from="sliding_window_buffer_samples_sample_V_2_11_addr" to="sliding_window_buffer_samples_sample_V_2_11_load" fromId="498" toId="750">
</dataflow>
<dataflow id="3365" from="sliding_window_buffer_samples_sample_V_2_10_addr" to="sliding_window_buffer_samples_sample_V_2_10_load" fromId="500" toId="751">
</dataflow>
<dataflow id="3366" from="sliding_window_buffer_samples_sample_V_2_9_addr" to="sliding_window_buffer_samples_sample_V_2_9_load" fromId="502" toId="752">
</dataflow>
<dataflow id="3367" from="sliding_window_buffer_samples_sample_V_2_8_addr" to="sliding_window_buffer_samples_sample_V_2_8_load" fromId="504" toId="753">
</dataflow>
<dataflow id="3368" from="sliding_window_buffer_samples_sample_V_2_7_addr" to="sliding_window_buffer_samples_sample_V_2_7_load" fromId="506" toId="754">
</dataflow>
<dataflow id="3369" from="sliding_window_buffer_samples_sample_V_2_6_addr" to="sliding_window_buffer_samples_sample_V_2_6_load" fromId="508" toId="755">
</dataflow>
<dataflow id="3370" from="sliding_window_buffer_samples_sample_V_2_5_addr" to="sliding_window_buffer_samples_sample_V_2_5_load" fromId="510" toId="756">
</dataflow>
<dataflow id="3371" from="sliding_window_buffer_samples_sample_V_2_4_addr" to="sliding_window_buffer_samples_sample_V_2_4_load" fromId="512" toId="757">
</dataflow>
<dataflow id="3372" from="sliding_window_buffer_samples_sample_V_2_3_addr" to="sliding_window_buffer_samples_sample_V_2_3_load" fromId="514" toId="758">
</dataflow>
<dataflow id="3373" from="sliding_window_buffer_samples_sample_V_2_2_addr" to="sliding_window_buffer_samples_sample_V_2_2_load" fromId="516" toId="759">
</dataflow>
<dataflow id="3374" from="sliding_window_buffer_samples_sample_V_2_1_addr" to="sliding_window_buffer_samples_sample_V_2_1_load" fromId="518" toId="760">
</dataflow>
<dataflow id="3375" from="sliding_window_buffer_samples_sample_V_2_0_addr" to="sliding_window_buffer_samples_sample_V_2_0_load" fromId="520" toId="761">
</dataflow>
<dataflow id="3376" from="sliding_window_buffer_samples_sample_V_2_0_load" to="store_ln157" fromId="761" toId="762">
</dataflow>
<dataflow id="3377" from="sample_period_samples_0_sample_V_addr_3" to="store_ln157" fromId="97" toId="762">
</dataflow>
<dataflow id="3378" from="sliding_window_buffer_samples_sample_V_2_1_load" to="store_ln157" fromId="760" toId="763">
</dataflow>
<dataflow id="3379" from="sample_period_samples_1_sample_V_addr_3" to="store_ln157" fromId="98" toId="763">
</dataflow>
<dataflow id="3380" from="sliding_window_buffer_samples_sample_V_2_2_load" to="store_ln157" fromId="759" toId="764">
</dataflow>
<dataflow id="3381" from="sample_period_samples_2_sample_V_addr_3" to="store_ln157" fromId="99" toId="764">
</dataflow>
<dataflow id="3382" from="sliding_window_buffer_samples_sample_V_2_3_load" to="store_ln157" fromId="758" toId="765">
</dataflow>
<dataflow id="3383" from="sample_period_samples_3_sample_V_addr_3" to="store_ln157" fromId="100" toId="765">
</dataflow>
<dataflow id="3384" from="sliding_window_buffer_samples_sample_V_2_4_load" to="store_ln157" fromId="757" toId="766">
</dataflow>
<dataflow id="3385" from="sample_period_samples_4_sample_V_addr_3" to="store_ln157" fromId="101" toId="766">
</dataflow>
<dataflow id="3386" from="sliding_window_buffer_samples_sample_V_2_5_load" to="store_ln157" fromId="756" toId="767">
</dataflow>
<dataflow id="3387" from="sample_period_samples_5_sample_V_addr_3" to="store_ln157" fromId="102" toId="767">
</dataflow>
<dataflow id="3388" from="sliding_window_buffer_samples_sample_V_2_6_load" to="store_ln157" fromId="755" toId="768">
</dataflow>
<dataflow id="3389" from="sample_period_samples_6_sample_V_addr_3" to="store_ln157" fromId="103" toId="768">
</dataflow>
<dataflow id="3390" from="sliding_window_buffer_samples_sample_V_2_7_load" to="store_ln157" fromId="754" toId="769">
</dataflow>
<dataflow id="3391" from="sample_period_samples_7_sample_V_addr_3" to="store_ln157" fromId="104" toId="769">
</dataflow>
<dataflow id="3392" from="sliding_window_buffer_samples_sample_V_2_8_load" to="store_ln157" fromId="753" toId="770">
</dataflow>
<dataflow id="3393" from="sample_period_samples_8_sample_V_addr_3" to="store_ln157" fromId="105" toId="770">
</dataflow>
<dataflow id="3394" from="sliding_window_buffer_samples_sample_V_2_9_load" to="store_ln157" fromId="752" toId="771">
</dataflow>
<dataflow id="3395" from="sample_period_samples_9_sample_V_addr_3" to="store_ln157" fromId="106" toId="771">
</dataflow>
<dataflow id="3396" from="sliding_window_buffer_samples_sample_V_2_10_load" to="store_ln157" fromId="751" toId="772">
</dataflow>
<dataflow id="3397" from="sample_period_samples_10_sample_V_addr_3" to="store_ln157" fromId="107" toId="772">
</dataflow>
<dataflow id="3398" from="sliding_window_buffer_samples_sample_V_2_11_load" to="store_ln157" fromId="750" toId="773">
</dataflow>
<dataflow id="3399" from="sample_period_samples_11_sample_V_addr_3" to="store_ln157" fromId="108" toId="773">
</dataflow>
<dataflow id="3400" from="sliding_window_buffer_samples_timestamp_V_2_0_load" to="store_ln157" fromId="749" toId="774">
</dataflow>
<dataflow id="3401" from="sample_period_samples_0_timestamp_V_addr_3" to="store_ln157" fromId="109" toId="774">
</dataflow>
<dataflow id="3402" from="sliding_window_buffer_samples_timestamp_V_2_1_load" to="store_ln157" fromId="748" toId="775">
</dataflow>
<dataflow id="3403" from="sample_period_samples_1_timestamp_V_addr_3" to="store_ln157" fromId="110" toId="775">
</dataflow>
<dataflow id="3404" from="sliding_window_buffer_samples_timestamp_V_2_2_load" to="store_ln157" fromId="747" toId="776">
</dataflow>
<dataflow id="3405" from="sample_period_samples_2_timestamp_V_addr_3" to="store_ln157" fromId="111" toId="776">
</dataflow>
<dataflow id="3406" from="sliding_window_buffer_samples_timestamp_V_2_3_load" to="store_ln157" fromId="746" toId="777">
</dataflow>
<dataflow id="3407" from="sample_period_samples_3_timestamp_V_addr_3" to="store_ln157" fromId="112" toId="777">
</dataflow>
<dataflow id="3408" from="sliding_window_buffer_samples_timestamp_V_2_4_load" to="store_ln157" fromId="745" toId="778">
</dataflow>
<dataflow id="3409" from="sample_period_samples_4_timestamp_V_addr_3" to="store_ln157" fromId="113" toId="778">
</dataflow>
<dataflow id="3410" from="sliding_window_buffer_samples_timestamp_V_2_5_load" to="store_ln157" fromId="744" toId="779">
</dataflow>
<dataflow id="3411" from="sample_period_samples_5_timestamp_V_addr_3" to="store_ln157" fromId="114" toId="779">
</dataflow>
<dataflow id="3412" from="sliding_window_buffer_samples_timestamp_V_2_6_load" to="store_ln157" fromId="743" toId="780">
</dataflow>
<dataflow id="3413" from="sample_period_samples_6_timestamp_V_addr_3" to="store_ln157" fromId="115" toId="780">
</dataflow>
<dataflow id="3414" from="sliding_window_buffer_samples_timestamp_V_2_7_load" to="store_ln157" fromId="742" toId="781">
</dataflow>
<dataflow id="3415" from="sample_period_samples_7_timestamp_V_addr_3" to="store_ln157" fromId="116" toId="781">
</dataflow>
<dataflow id="3416" from="sliding_window_buffer_samples_timestamp_V_2_8_load" to="store_ln157" fromId="741" toId="782">
</dataflow>
<dataflow id="3417" from="sample_period_samples_8_timestamp_V_addr_3" to="store_ln157" fromId="117" toId="782">
</dataflow>
<dataflow id="3418" from="sliding_window_buffer_samples_timestamp_V_2_9_load" to="store_ln157" fromId="740" toId="783">
</dataflow>
<dataflow id="3419" from="sample_period_samples_9_timestamp_V_addr_3" to="store_ln157" fromId="118" toId="783">
</dataflow>
<dataflow id="3420" from="sliding_window_buffer_samples_timestamp_V_2_10_load" to="store_ln157" fromId="739" toId="784">
</dataflow>
<dataflow id="3421" from="sample_period_samples_10_timestamp_V_addr_3" to="store_ln157" fromId="119" toId="784">
</dataflow>
<dataflow id="3422" from="sliding_window_buffer_samples_timestamp_V_2_11_load" to="store_ln157" fromId="738" toId="785">
</dataflow>
<dataflow id="3423" from="sample_period_samples_11_timestamp_V_addr_3" to="store_ln157" fromId="120" toId="785">
</dataflow>
<dataflow id="3424" from="sliding_window_buffer_samples_sample_V_3_0_load" to="store_ln157" fromId="737" toId="786">
</dataflow>
<dataflow id="3425" from="sample_period_samples_0_sample_V_addr_4" to="store_ln157" fromId="121" toId="786">
</dataflow>
<dataflow id="3426" from="sliding_window_buffer_samples_sample_V_3_1_load" to="store_ln157" fromId="736" toId="787">
</dataflow>
<dataflow id="3427" from="sample_period_samples_1_sample_V_addr_4" to="store_ln157" fromId="122" toId="787">
</dataflow>
<dataflow id="3428" from="sliding_window_buffer_samples_sample_V_3_2_load" to="store_ln157" fromId="735" toId="788">
</dataflow>
<dataflow id="3429" from="sample_period_samples_2_sample_V_addr_4" to="store_ln157" fromId="123" toId="788">
</dataflow>
<dataflow id="3430" from="sliding_window_buffer_samples_sample_V_3_3_load" to="store_ln157" fromId="734" toId="789">
</dataflow>
<dataflow id="3431" from="sample_period_samples_3_sample_V_addr_4" to="store_ln157" fromId="124" toId="789">
</dataflow>
<dataflow id="3432" from="sliding_window_buffer_samples_sample_V_3_4_load" to="store_ln157" fromId="733" toId="790">
</dataflow>
<dataflow id="3433" from="sample_period_samples_4_sample_V_addr_4" to="store_ln157" fromId="125" toId="790">
</dataflow>
<dataflow id="3434" from="sliding_window_buffer_samples_sample_V_3_5_load" to="store_ln157" fromId="732" toId="791">
</dataflow>
<dataflow id="3435" from="sample_period_samples_5_sample_V_addr_4" to="store_ln157" fromId="126" toId="791">
</dataflow>
<dataflow id="3436" from="sliding_window_buffer_samples_sample_V_3_6_load" to="store_ln157" fromId="731" toId="792">
</dataflow>
<dataflow id="3437" from="sample_period_samples_6_sample_V_addr_4" to="store_ln157" fromId="127" toId="792">
</dataflow>
<dataflow id="3438" from="sliding_window_buffer_samples_sample_V_3_7_load" to="store_ln157" fromId="730" toId="793">
</dataflow>
<dataflow id="3439" from="sample_period_samples_7_sample_V_addr_4" to="store_ln157" fromId="128" toId="793">
</dataflow>
<dataflow id="3440" from="sliding_window_buffer_samples_sample_V_3_8_load" to="store_ln157" fromId="729" toId="794">
</dataflow>
<dataflow id="3441" from="sample_period_samples_8_sample_V_addr_4" to="store_ln157" fromId="129" toId="794">
</dataflow>
<dataflow id="3442" from="sliding_window_buffer_samples_sample_V_3_9_load" to="store_ln157" fromId="728" toId="795">
</dataflow>
<dataflow id="3443" from="sample_period_samples_9_sample_V_addr_4" to="store_ln157" fromId="130" toId="795">
</dataflow>
<dataflow id="3444" from="sliding_window_buffer_samples_sample_V_3_10_load" to="store_ln157" fromId="727" toId="796">
</dataflow>
<dataflow id="3445" from="sample_period_samples_10_sample_V_addr_4" to="store_ln157" fromId="131" toId="796">
</dataflow>
<dataflow id="3446" from="sliding_window_buffer_samples_sample_V_3_11_load" to="store_ln157" fromId="726" toId="797">
</dataflow>
<dataflow id="3447" from="sample_period_samples_11_sample_V_addr_4" to="store_ln157" fromId="132" toId="797">
</dataflow>
<dataflow id="3448" from="sliding_window_buffer_samples_timestamp_V_3_0_load" to="store_ln157" fromId="725" toId="798">
</dataflow>
<dataflow id="3449" from="sample_period_samples_0_timestamp_V_addr_4" to="store_ln157" fromId="133" toId="798">
</dataflow>
<dataflow id="3450" from="sliding_window_buffer_samples_timestamp_V_3_1_load" to="store_ln157" fromId="724" toId="799">
</dataflow>
<dataflow id="3451" from="sample_period_samples_1_timestamp_V_addr_4" to="store_ln157" fromId="134" toId="799">
</dataflow>
<dataflow id="3452" from="sliding_window_buffer_samples_timestamp_V_3_2_load" to="store_ln157" fromId="723" toId="800">
</dataflow>
<dataflow id="3453" from="sample_period_samples_2_timestamp_V_addr_4" to="store_ln157" fromId="135" toId="800">
</dataflow>
<dataflow id="3454" from="sliding_window_buffer_samples_timestamp_V_3_3_load" to="store_ln157" fromId="722" toId="801">
</dataflow>
<dataflow id="3455" from="sample_period_samples_3_timestamp_V_addr_4" to="store_ln157" fromId="136" toId="801">
</dataflow>
<dataflow id="3456" from="sliding_window_buffer_samples_timestamp_V_3_4_load" to="store_ln157" fromId="721" toId="802">
</dataflow>
<dataflow id="3457" from="sample_period_samples_4_timestamp_V_addr_4" to="store_ln157" fromId="137" toId="802">
</dataflow>
<dataflow id="3458" from="sliding_window_buffer_samples_timestamp_V_3_5_load" to="store_ln157" fromId="720" toId="803">
</dataflow>
<dataflow id="3459" from="sample_period_samples_5_timestamp_V_addr_4" to="store_ln157" fromId="138" toId="803">
</dataflow>
<dataflow id="3460" from="sliding_window_buffer_samples_timestamp_V_3_6_load" to="store_ln157" fromId="719" toId="804">
</dataflow>
<dataflow id="3461" from="sample_period_samples_6_timestamp_V_addr_4" to="store_ln157" fromId="139" toId="804">
</dataflow>
<dataflow id="3462" from="sliding_window_buffer_samples_timestamp_V_3_7_load" to="store_ln157" fromId="718" toId="805">
</dataflow>
<dataflow id="3463" from="sample_period_samples_7_timestamp_V_addr_4" to="store_ln157" fromId="140" toId="805">
</dataflow>
<dataflow id="3464" from="sliding_window_buffer_samples_timestamp_V_3_8_load" to="store_ln157" fromId="717" toId="806">
</dataflow>
<dataflow id="3465" from="sample_period_samples_8_timestamp_V_addr_4" to="store_ln157" fromId="141" toId="806">
</dataflow>
<dataflow id="3466" from="sliding_window_buffer_samples_timestamp_V_3_9_load" to="store_ln157" fromId="716" toId="807">
</dataflow>
<dataflow id="3467" from="sample_period_samples_9_timestamp_V_addr_4" to="store_ln157" fromId="142" toId="807">
</dataflow>
<dataflow id="3468" from="sliding_window_buffer_samples_timestamp_V_3_10_load" to="store_ln157" fromId="715" toId="808">
</dataflow>
<dataflow id="3469" from="sample_period_samples_10_timestamp_V_addr_4" to="store_ln157" fromId="143" toId="808">
</dataflow>
<dataflow id="3470" from="sliding_window_buffer_samples_timestamp_V_3_11_load" to="store_ln157" fromId="714" toId="809">
</dataflow>
<dataflow id="3471" from="sample_period_samples_11_timestamp_V_addr_4" to="store_ln157" fromId="144" toId="809">
</dataflow>
<dataflow id="3472" from="sliding_window_buffer_samples_timestamp_V_7_11" to="sliding_window_buffer_samples_timestamp_V_7_11_addr" fromId="1522" toId="810">
</dataflow>
<dataflow id="3473" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_7_11_addr" fromId="1779" toId="810">
</dataflow>
<dataflow id="3474" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_7_11_addr" fromId="328" toId="810">
</dataflow>
<dataflow id="3475" from="sliding_window_buffer_samples_timestamp_V_7_11_addr" to="sliding_window_buffer_samples_timestamp_V_7_11_load" fromId="810" toId="811">
</dataflow>
<dataflow id="3476" from="sliding_window_buffer_samples_timestamp_V_7_10" to="sliding_window_buffer_samples_timestamp_V_7_10_addr" fromId="1523" toId="812">
</dataflow>
<dataflow id="3477" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_7_10_addr" fromId="1779" toId="812">
</dataflow>
<dataflow id="3478" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_7_10_addr" fromId="328" toId="812">
</dataflow>
<dataflow id="3479" from="sliding_window_buffer_samples_timestamp_V_7_10_addr" to="sliding_window_buffer_samples_timestamp_V_7_10_load" fromId="812" toId="813">
</dataflow>
<dataflow id="3480" from="sliding_window_buffer_samples_timestamp_V_7_9" to="sliding_window_buffer_samples_timestamp_V_7_9_addr" fromId="1524" toId="814">
</dataflow>
<dataflow id="3481" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_7_9_addr" fromId="1779" toId="814">
</dataflow>
<dataflow id="3482" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_7_9_addr" fromId="328" toId="814">
</dataflow>
<dataflow id="3483" from="sliding_window_buffer_samples_timestamp_V_7_9_addr" to="sliding_window_buffer_samples_timestamp_V_7_9_load" fromId="814" toId="815">
</dataflow>
<dataflow id="3484" from="sliding_window_buffer_samples_timestamp_V_7_8" to="sliding_window_buffer_samples_timestamp_V_7_8_addr" fromId="1525" toId="816">
</dataflow>
<dataflow id="3485" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_7_8_addr" fromId="1779" toId="816">
</dataflow>
<dataflow id="3486" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_7_8_addr" fromId="328" toId="816">
</dataflow>
<dataflow id="3487" from="sliding_window_buffer_samples_timestamp_V_7_8_addr" to="sliding_window_buffer_samples_timestamp_V_7_8_load" fromId="816" toId="817">
</dataflow>
<dataflow id="3488" from="sliding_window_buffer_samples_timestamp_V_7_7" to="sliding_window_buffer_samples_timestamp_V_7_7_addr" fromId="1526" toId="818">
</dataflow>
<dataflow id="3489" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_7_7_addr" fromId="1779" toId="818">
</dataflow>
<dataflow id="3490" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_7_7_addr" fromId="328" toId="818">
</dataflow>
<dataflow id="3491" from="sliding_window_buffer_samples_timestamp_V_7_7_addr" to="sliding_window_buffer_samples_timestamp_V_7_7_load" fromId="818" toId="819">
</dataflow>
<dataflow id="3492" from="sliding_window_buffer_samples_timestamp_V_7_6" to="sliding_window_buffer_samples_timestamp_V_7_6_addr" fromId="1527" toId="820">
</dataflow>
<dataflow id="3493" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_7_6_addr" fromId="1779" toId="820">
</dataflow>
<dataflow id="3494" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_7_6_addr" fromId="328" toId="820">
</dataflow>
<dataflow id="3495" from="sliding_window_buffer_samples_timestamp_V_7_6_addr" to="sliding_window_buffer_samples_timestamp_V_7_6_load" fromId="820" toId="821">
</dataflow>
<dataflow id="3496" from="sliding_window_buffer_samples_timestamp_V_7_5" to="sliding_window_buffer_samples_timestamp_V_7_5_addr" fromId="1528" toId="822">
</dataflow>
<dataflow id="3497" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_7_5_addr" fromId="1779" toId="822">
</dataflow>
<dataflow id="3498" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_7_5_addr" fromId="328" toId="822">
</dataflow>
<dataflow id="3499" from="sliding_window_buffer_samples_timestamp_V_7_5_addr" to="sliding_window_buffer_samples_timestamp_V_7_5_load" fromId="822" toId="823">
</dataflow>
<dataflow id="3500" from="sliding_window_buffer_samples_timestamp_V_7_4" to="sliding_window_buffer_samples_timestamp_V_7_4_addr" fromId="1529" toId="824">
</dataflow>
<dataflow id="3501" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_7_4_addr" fromId="1779" toId="824">
</dataflow>
<dataflow id="3502" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_7_4_addr" fromId="328" toId="824">
</dataflow>
<dataflow id="3503" from="sliding_window_buffer_samples_timestamp_V_7_4_addr" to="sliding_window_buffer_samples_timestamp_V_7_4_load" fromId="824" toId="825">
</dataflow>
<dataflow id="3504" from="sliding_window_buffer_samples_timestamp_V_7_3" to="sliding_window_buffer_samples_timestamp_V_7_3_addr" fromId="1530" toId="826">
</dataflow>
<dataflow id="3505" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_7_3_addr" fromId="1779" toId="826">
</dataflow>
<dataflow id="3506" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_7_3_addr" fromId="328" toId="826">
</dataflow>
<dataflow id="3507" from="sliding_window_buffer_samples_timestamp_V_7_3_addr" to="sliding_window_buffer_samples_timestamp_V_7_3_load" fromId="826" toId="827">
</dataflow>
<dataflow id="3508" from="sliding_window_buffer_samples_timestamp_V_7_2" to="sliding_window_buffer_samples_timestamp_V_7_2_addr" fromId="1531" toId="828">
</dataflow>
<dataflow id="3509" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_7_2_addr" fromId="1779" toId="828">
</dataflow>
<dataflow id="3510" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_7_2_addr" fromId="328" toId="828">
</dataflow>
<dataflow id="3511" from="sliding_window_buffer_samples_timestamp_V_7_2_addr" to="sliding_window_buffer_samples_timestamp_V_7_2_load" fromId="828" toId="829">
</dataflow>
<dataflow id="3512" from="sliding_window_buffer_samples_timestamp_V_7_1" to="sliding_window_buffer_samples_timestamp_V_7_1_addr" fromId="1532" toId="830">
</dataflow>
<dataflow id="3513" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_7_1_addr" fromId="1779" toId="830">
</dataflow>
<dataflow id="3514" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_7_1_addr" fromId="328" toId="830">
</dataflow>
<dataflow id="3515" from="sliding_window_buffer_samples_timestamp_V_7_1_addr" to="sliding_window_buffer_samples_timestamp_V_7_1_load" fromId="830" toId="831">
</dataflow>
<dataflow id="3516" from="sliding_window_buffer_samples_timestamp_V_7_0" to="sliding_window_buffer_samples_timestamp_V_7_0_addr" fromId="1533" toId="832">
</dataflow>
<dataflow id="3517" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_7_0_addr" fromId="1779" toId="832">
</dataflow>
<dataflow id="3518" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_7_0_addr" fromId="328" toId="832">
</dataflow>
<dataflow id="3519" from="sliding_window_buffer_samples_timestamp_V_7_0_addr" to="sliding_window_buffer_samples_timestamp_V_7_0_load" fromId="832" toId="833">
</dataflow>
<dataflow id="3520" from="sliding_window_buffer_samples_sample_V_7_11" to="sliding_window_buffer_samples_sample_V_7_11_addr" fromId="1534" toId="834">
</dataflow>
<dataflow id="3521" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_7_11_addr" fromId="1779" toId="834">
</dataflow>
<dataflow id="3522" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_7_11_addr" fromId="328" toId="834">
</dataflow>
<dataflow id="3523" from="sliding_window_buffer_samples_sample_V_7_11_addr" to="sliding_window_buffer_samples_sample_V_7_11_load" fromId="834" toId="835">
</dataflow>
<dataflow id="3524" from="sliding_window_buffer_samples_sample_V_7_10" to="sliding_window_buffer_samples_sample_V_7_10_addr" fromId="1535" toId="836">
</dataflow>
<dataflow id="3525" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_7_10_addr" fromId="1779" toId="836">
</dataflow>
<dataflow id="3526" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_7_10_addr" fromId="328" toId="836">
</dataflow>
<dataflow id="3527" from="sliding_window_buffer_samples_sample_V_7_10_addr" to="sliding_window_buffer_samples_sample_V_7_10_load" fromId="836" toId="837">
</dataflow>
<dataflow id="3528" from="sliding_window_buffer_samples_sample_V_7_9" to="sliding_window_buffer_samples_sample_V_7_9_addr" fromId="1536" toId="838">
</dataflow>
<dataflow id="3529" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_7_9_addr" fromId="1779" toId="838">
</dataflow>
<dataflow id="3530" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_7_9_addr" fromId="328" toId="838">
</dataflow>
<dataflow id="3531" from="sliding_window_buffer_samples_sample_V_7_9_addr" to="sliding_window_buffer_samples_sample_V_7_9_load" fromId="838" toId="839">
</dataflow>
<dataflow id="3532" from="sliding_window_buffer_samples_sample_V_7_8" to="sliding_window_buffer_samples_sample_V_7_8_addr" fromId="1537" toId="840">
</dataflow>
<dataflow id="3533" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_7_8_addr" fromId="1779" toId="840">
</dataflow>
<dataflow id="3534" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_7_8_addr" fromId="328" toId="840">
</dataflow>
<dataflow id="3535" from="sliding_window_buffer_samples_sample_V_7_8_addr" to="sliding_window_buffer_samples_sample_V_7_8_load" fromId="840" toId="841">
</dataflow>
<dataflow id="3536" from="sliding_window_buffer_samples_sample_V_7_7" to="sliding_window_buffer_samples_sample_V_7_7_addr" fromId="1538" toId="842">
</dataflow>
<dataflow id="3537" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_7_7_addr" fromId="1779" toId="842">
</dataflow>
<dataflow id="3538" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_7_7_addr" fromId="328" toId="842">
</dataflow>
<dataflow id="3539" from="sliding_window_buffer_samples_sample_V_7_7_addr" to="sliding_window_buffer_samples_sample_V_7_7_load" fromId="842" toId="843">
</dataflow>
<dataflow id="3540" from="sliding_window_buffer_samples_sample_V_7_6" to="sliding_window_buffer_samples_sample_V_7_6_addr" fromId="1539" toId="844">
</dataflow>
<dataflow id="3541" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_7_6_addr" fromId="1779" toId="844">
</dataflow>
<dataflow id="3542" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_7_6_addr" fromId="328" toId="844">
</dataflow>
<dataflow id="3543" from="sliding_window_buffer_samples_sample_V_7_6_addr" to="sliding_window_buffer_samples_sample_V_7_6_load" fromId="844" toId="845">
</dataflow>
<dataflow id="3544" from="sliding_window_buffer_samples_sample_V_7_5" to="sliding_window_buffer_samples_sample_V_7_5_addr" fromId="1540" toId="846">
</dataflow>
<dataflow id="3545" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_7_5_addr" fromId="1779" toId="846">
</dataflow>
<dataflow id="3546" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_7_5_addr" fromId="328" toId="846">
</dataflow>
<dataflow id="3547" from="sliding_window_buffer_samples_sample_V_7_5_addr" to="sliding_window_buffer_samples_sample_V_7_5_load" fromId="846" toId="847">
</dataflow>
<dataflow id="3548" from="sliding_window_buffer_samples_sample_V_7_4" to="sliding_window_buffer_samples_sample_V_7_4_addr" fromId="1541" toId="848">
</dataflow>
<dataflow id="3549" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_7_4_addr" fromId="1779" toId="848">
</dataflow>
<dataflow id="3550" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_7_4_addr" fromId="328" toId="848">
</dataflow>
<dataflow id="3551" from="sliding_window_buffer_samples_sample_V_7_4_addr" to="sliding_window_buffer_samples_sample_V_7_4_load" fromId="848" toId="849">
</dataflow>
<dataflow id="3552" from="sliding_window_buffer_samples_sample_V_7_3" to="sliding_window_buffer_samples_sample_V_7_3_addr" fromId="1542" toId="850">
</dataflow>
<dataflow id="3553" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_7_3_addr" fromId="1779" toId="850">
</dataflow>
<dataflow id="3554" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_7_3_addr" fromId="328" toId="850">
</dataflow>
<dataflow id="3555" from="sliding_window_buffer_samples_sample_V_7_3_addr" to="sliding_window_buffer_samples_sample_V_7_3_load" fromId="850" toId="851">
</dataflow>
<dataflow id="3556" from="sliding_window_buffer_samples_sample_V_7_2" to="sliding_window_buffer_samples_sample_V_7_2_addr" fromId="1543" toId="852">
</dataflow>
<dataflow id="3557" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_7_2_addr" fromId="1779" toId="852">
</dataflow>
<dataflow id="3558" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_7_2_addr" fromId="328" toId="852">
</dataflow>
<dataflow id="3559" from="sliding_window_buffer_samples_sample_V_7_2_addr" to="sliding_window_buffer_samples_sample_V_7_2_load" fromId="852" toId="853">
</dataflow>
<dataflow id="3560" from="sliding_window_buffer_samples_sample_V_7_1" to="sliding_window_buffer_samples_sample_V_7_1_addr" fromId="1544" toId="854">
</dataflow>
<dataflow id="3561" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_7_1_addr" fromId="1779" toId="854">
</dataflow>
<dataflow id="3562" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_7_1_addr" fromId="328" toId="854">
</dataflow>
<dataflow id="3563" from="sliding_window_buffer_samples_sample_V_7_1_addr" to="sliding_window_buffer_samples_sample_V_7_1_load" fromId="854" toId="855">
</dataflow>
<dataflow id="3564" from="sliding_window_buffer_samples_sample_V_7_0" to="sliding_window_buffer_samples_sample_V_7_0_addr" fromId="1545" toId="856">
</dataflow>
<dataflow id="3565" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_7_0_addr" fromId="1779" toId="856">
</dataflow>
<dataflow id="3566" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_7_0_addr" fromId="328" toId="856">
</dataflow>
<dataflow id="3567" from="sliding_window_buffer_samples_sample_V_7_0_addr" to="sliding_window_buffer_samples_sample_V_7_0_load" fromId="856" toId="857">
</dataflow>
<dataflow id="3568" from="sliding_window_buffer_samples_timestamp_V_6_11" to="sliding_window_buffer_samples_timestamp_V_6_11_addr" fromId="1546" toId="858">
</dataflow>
<dataflow id="3569" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_6_11_addr" fromId="1779" toId="858">
</dataflow>
<dataflow id="3570" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_6_11_addr" fromId="328" toId="858">
</dataflow>
<dataflow id="3571" from="sliding_window_buffer_samples_timestamp_V_6_11_addr" to="sliding_window_buffer_samples_timestamp_V_6_11_load" fromId="858" toId="859">
</dataflow>
<dataflow id="3572" from="sliding_window_buffer_samples_timestamp_V_6_10" to="sliding_window_buffer_samples_timestamp_V_6_10_addr" fromId="1547" toId="860">
</dataflow>
<dataflow id="3573" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_6_10_addr" fromId="1779" toId="860">
</dataflow>
<dataflow id="3574" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_6_10_addr" fromId="328" toId="860">
</dataflow>
<dataflow id="3575" from="sliding_window_buffer_samples_timestamp_V_6_10_addr" to="sliding_window_buffer_samples_timestamp_V_6_10_load" fromId="860" toId="861">
</dataflow>
<dataflow id="3576" from="sliding_window_buffer_samples_timestamp_V_6_9" to="sliding_window_buffer_samples_timestamp_V_6_9_addr" fromId="1548" toId="862">
</dataflow>
<dataflow id="3577" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_6_9_addr" fromId="1779" toId="862">
</dataflow>
<dataflow id="3578" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_6_9_addr" fromId="328" toId="862">
</dataflow>
<dataflow id="3579" from="sliding_window_buffer_samples_timestamp_V_6_9_addr" to="sliding_window_buffer_samples_timestamp_V_6_9_load" fromId="862" toId="863">
</dataflow>
<dataflow id="3580" from="sliding_window_buffer_samples_timestamp_V_6_8" to="sliding_window_buffer_samples_timestamp_V_6_8_addr" fromId="1549" toId="864">
</dataflow>
<dataflow id="3581" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_6_8_addr" fromId="1779" toId="864">
</dataflow>
<dataflow id="3582" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_6_8_addr" fromId="328" toId="864">
</dataflow>
<dataflow id="3583" from="sliding_window_buffer_samples_timestamp_V_6_8_addr" to="sliding_window_buffer_samples_timestamp_V_6_8_load" fromId="864" toId="865">
</dataflow>
<dataflow id="3584" from="sliding_window_buffer_samples_timestamp_V_6_7" to="sliding_window_buffer_samples_timestamp_V_6_7_addr" fromId="1550" toId="866">
</dataflow>
<dataflow id="3585" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_6_7_addr" fromId="1779" toId="866">
</dataflow>
<dataflow id="3586" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_6_7_addr" fromId="328" toId="866">
</dataflow>
<dataflow id="3587" from="sliding_window_buffer_samples_timestamp_V_6_7_addr" to="sliding_window_buffer_samples_timestamp_V_6_7_load" fromId="866" toId="867">
</dataflow>
<dataflow id="3588" from="sliding_window_buffer_samples_timestamp_V_6_6" to="sliding_window_buffer_samples_timestamp_V_6_6_addr" fromId="1551" toId="868">
</dataflow>
<dataflow id="3589" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_6_6_addr" fromId="1779" toId="868">
</dataflow>
<dataflow id="3590" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_6_6_addr" fromId="328" toId="868">
</dataflow>
<dataflow id="3591" from="sliding_window_buffer_samples_timestamp_V_6_6_addr" to="sliding_window_buffer_samples_timestamp_V_6_6_load" fromId="868" toId="869">
</dataflow>
<dataflow id="3592" from="sliding_window_buffer_samples_timestamp_V_6_5" to="sliding_window_buffer_samples_timestamp_V_6_5_addr" fromId="1552" toId="870">
</dataflow>
<dataflow id="3593" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_6_5_addr" fromId="1779" toId="870">
</dataflow>
<dataflow id="3594" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_6_5_addr" fromId="328" toId="870">
</dataflow>
<dataflow id="3595" from="sliding_window_buffer_samples_timestamp_V_6_5_addr" to="sliding_window_buffer_samples_timestamp_V_6_5_load" fromId="870" toId="871">
</dataflow>
<dataflow id="3596" from="sliding_window_buffer_samples_timestamp_V_6_4" to="sliding_window_buffer_samples_timestamp_V_6_4_addr" fromId="1553" toId="872">
</dataflow>
<dataflow id="3597" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_6_4_addr" fromId="1779" toId="872">
</dataflow>
<dataflow id="3598" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_6_4_addr" fromId="328" toId="872">
</dataflow>
<dataflow id="3599" from="sliding_window_buffer_samples_timestamp_V_6_4_addr" to="sliding_window_buffer_samples_timestamp_V_6_4_load" fromId="872" toId="873">
</dataflow>
<dataflow id="3600" from="sliding_window_buffer_samples_timestamp_V_6_3" to="sliding_window_buffer_samples_timestamp_V_6_3_addr" fromId="1554" toId="874">
</dataflow>
<dataflow id="3601" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_6_3_addr" fromId="1779" toId="874">
</dataflow>
<dataflow id="3602" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_6_3_addr" fromId="328" toId="874">
</dataflow>
<dataflow id="3603" from="sliding_window_buffer_samples_timestamp_V_6_3_addr" to="sliding_window_buffer_samples_timestamp_V_6_3_load" fromId="874" toId="875">
</dataflow>
<dataflow id="3604" from="sliding_window_buffer_samples_timestamp_V_6_2" to="sliding_window_buffer_samples_timestamp_V_6_2_addr" fromId="1555" toId="876">
</dataflow>
<dataflow id="3605" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_6_2_addr" fromId="1779" toId="876">
</dataflow>
<dataflow id="3606" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_6_2_addr" fromId="328" toId="876">
</dataflow>
<dataflow id="3607" from="sliding_window_buffer_samples_timestamp_V_6_2_addr" to="sliding_window_buffer_samples_timestamp_V_6_2_load" fromId="876" toId="877">
</dataflow>
<dataflow id="3608" from="sliding_window_buffer_samples_timestamp_V_6_1" to="sliding_window_buffer_samples_timestamp_V_6_1_addr" fromId="1556" toId="878">
</dataflow>
<dataflow id="3609" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_6_1_addr" fromId="1779" toId="878">
</dataflow>
<dataflow id="3610" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_6_1_addr" fromId="328" toId="878">
</dataflow>
<dataflow id="3611" from="sliding_window_buffer_samples_timestamp_V_6_1_addr" to="sliding_window_buffer_samples_timestamp_V_6_1_load" fromId="878" toId="879">
</dataflow>
<dataflow id="3612" from="sliding_window_buffer_samples_timestamp_V_6_0" to="sliding_window_buffer_samples_timestamp_V_6_0_addr" fromId="1557" toId="880">
</dataflow>
<dataflow id="3613" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_6_0_addr" fromId="1779" toId="880">
</dataflow>
<dataflow id="3614" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_6_0_addr" fromId="328" toId="880">
</dataflow>
<dataflow id="3615" from="sliding_window_buffer_samples_timestamp_V_6_0_addr" to="sliding_window_buffer_samples_timestamp_V_6_0_load" fromId="880" toId="881">
</dataflow>
<dataflow id="3616" from="sliding_window_buffer_samples_sample_V_6_11" to="sliding_window_buffer_samples_sample_V_6_11_addr" fromId="1558" toId="882">
</dataflow>
<dataflow id="3617" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_6_11_addr" fromId="1779" toId="882">
</dataflow>
<dataflow id="3618" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_6_11_addr" fromId="328" toId="882">
</dataflow>
<dataflow id="3619" from="sliding_window_buffer_samples_sample_V_6_11_addr" to="sliding_window_buffer_samples_sample_V_6_11_load" fromId="882" toId="883">
</dataflow>
<dataflow id="3620" from="sliding_window_buffer_samples_sample_V_6_10" to="sliding_window_buffer_samples_sample_V_6_10_addr" fromId="1559" toId="884">
</dataflow>
<dataflow id="3621" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_6_10_addr" fromId="1779" toId="884">
</dataflow>
<dataflow id="3622" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_6_10_addr" fromId="328" toId="884">
</dataflow>
<dataflow id="3623" from="sliding_window_buffer_samples_sample_V_6_10_addr" to="sliding_window_buffer_samples_sample_V_6_10_load" fromId="884" toId="885">
</dataflow>
<dataflow id="3624" from="sliding_window_buffer_samples_sample_V_6_9" to="sliding_window_buffer_samples_sample_V_6_9_addr" fromId="1560" toId="886">
</dataflow>
<dataflow id="3625" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_6_9_addr" fromId="1779" toId="886">
</dataflow>
<dataflow id="3626" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_6_9_addr" fromId="328" toId="886">
</dataflow>
<dataflow id="3627" from="sliding_window_buffer_samples_sample_V_6_9_addr" to="sliding_window_buffer_samples_sample_V_6_9_load" fromId="886" toId="887">
</dataflow>
<dataflow id="3628" from="sliding_window_buffer_samples_sample_V_6_8" to="sliding_window_buffer_samples_sample_V_6_8_addr" fromId="1561" toId="888">
</dataflow>
<dataflow id="3629" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_6_8_addr" fromId="1779" toId="888">
</dataflow>
<dataflow id="3630" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_6_8_addr" fromId="328" toId="888">
</dataflow>
<dataflow id="3631" from="sliding_window_buffer_samples_sample_V_6_8_addr" to="sliding_window_buffer_samples_sample_V_6_8_load" fromId="888" toId="889">
</dataflow>
<dataflow id="3632" from="sliding_window_buffer_samples_sample_V_6_7" to="sliding_window_buffer_samples_sample_V_6_7_addr" fromId="1562" toId="890">
</dataflow>
<dataflow id="3633" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_6_7_addr" fromId="1779" toId="890">
</dataflow>
<dataflow id="3634" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_6_7_addr" fromId="328" toId="890">
</dataflow>
<dataflow id="3635" from="sliding_window_buffer_samples_sample_V_6_7_addr" to="sliding_window_buffer_samples_sample_V_6_7_load" fromId="890" toId="891">
</dataflow>
<dataflow id="3636" from="sliding_window_buffer_samples_sample_V_6_6" to="sliding_window_buffer_samples_sample_V_6_6_addr" fromId="1563" toId="892">
</dataflow>
<dataflow id="3637" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_6_6_addr" fromId="1779" toId="892">
</dataflow>
<dataflow id="3638" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_6_6_addr" fromId="328" toId="892">
</dataflow>
<dataflow id="3639" from="sliding_window_buffer_samples_sample_V_6_6_addr" to="sliding_window_buffer_samples_sample_V_6_6_load" fromId="892" toId="893">
</dataflow>
<dataflow id="3640" from="sliding_window_buffer_samples_sample_V_6_5" to="sliding_window_buffer_samples_sample_V_6_5_addr" fromId="1564" toId="894">
</dataflow>
<dataflow id="3641" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_6_5_addr" fromId="1779" toId="894">
</dataflow>
<dataflow id="3642" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_6_5_addr" fromId="328" toId="894">
</dataflow>
<dataflow id="3643" from="sliding_window_buffer_samples_sample_V_6_5_addr" to="sliding_window_buffer_samples_sample_V_6_5_load" fromId="894" toId="895">
</dataflow>
<dataflow id="3644" from="sliding_window_buffer_samples_sample_V_6_4" to="sliding_window_buffer_samples_sample_V_6_4_addr" fromId="1565" toId="896">
</dataflow>
<dataflow id="3645" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_6_4_addr" fromId="1779" toId="896">
</dataflow>
<dataflow id="3646" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_6_4_addr" fromId="328" toId="896">
</dataflow>
<dataflow id="3647" from="sliding_window_buffer_samples_sample_V_6_4_addr" to="sliding_window_buffer_samples_sample_V_6_4_load" fromId="896" toId="897">
</dataflow>
<dataflow id="3648" from="sliding_window_buffer_samples_sample_V_6_3" to="sliding_window_buffer_samples_sample_V_6_3_addr" fromId="1566" toId="898">
</dataflow>
<dataflow id="3649" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_6_3_addr" fromId="1779" toId="898">
</dataflow>
<dataflow id="3650" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_6_3_addr" fromId="328" toId="898">
</dataflow>
<dataflow id="3651" from="sliding_window_buffer_samples_sample_V_6_3_addr" to="sliding_window_buffer_samples_sample_V_6_3_load" fromId="898" toId="899">
</dataflow>
<dataflow id="3652" from="sliding_window_buffer_samples_sample_V_6_2" to="sliding_window_buffer_samples_sample_V_6_2_addr" fromId="1567" toId="900">
</dataflow>
<dataflow id="3653" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_6_2_addr" fromId="1779" toId="900">
</dataflow>
<dataflow id="3654" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_6_2_addr" fromId="328" toId="900">
</dataflow>
<dataflow id="3655" from="sliding_window_buffer_samples_sample_V_6_2_addr" to="sliding_window_buffer_samples_sample_V_6_2_load" fromId="900" toId="901">
</dataflow>
<dataflow id="3656" from="sliding_window_buffer_samples_sample_V_6_1" to="sliding_window_buffer_samples_sample_V_6_1_addr" fromId="1568" toId="902">
</dataflow>
<dataflow id="3657" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_6_1_addr" fromId="1779" toId="902">
</dataflow>
<dataflow id="3658" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_6_1_addr" fromId="328" toId="902">
</dataflow>
<dataflow id="3659" from="sliding_window_buffer_samples_sample_V_6_1_addr" to="sliding_window_buffer_samples_sample_V_6_1_load" fromId="902" toId="903">
</dataflow>
<dataflow id="3660" from="sliding_window_buffer_samples_sample_V_6_0" to="sliding_window_buffer_samples_sample_V_6_0_addr" fromId="1569" toId="904">
</dataflow>
<dataflow id="3661" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_6_0_addr" fromId="1779" toId="904">
</dataflow>
<dataflow id="3662" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_6_0_addr" fromId="328" toId="904">
</dataflow>
<dataflow id="3663" from="sliding_window_buffer_samples_sample_V_6_0_addr" to="sliding_window_buffer_samples_sample_V_6_0_load" fromId="904" toId="905">
</dataflow>
<dataflow id="3664" from="sliding_window_buffer_samples_timestamp_V_5_11_addr" to="sliding_window_buffer_samples_timestamp_V_5_11_load" fromId="618" toId="906">
</dataflow>
<dataflow id="3665" from="sliding_window_buffer_samples_timestamp_V_5_10_addr" to="sliding_window_buffer_samples_timestamp_V_5_10_load" fromId="620" toId="907">
</dataflow>
<dataflow id="3666" from="sliding_window_buffer_samples_timestamp_V_5_9_addr" to="sliding_window_buffer_samples_timestamp_V_5_9_load" fromId="622" toId="908">
</dataflow>
<dataflow id="3667" from="sliding_window_buffer_samples_timestamp_V_5_8_addr" to="sliding_window_buffer_samples_timestamp_V_5_8_load" fromId="624" toId="909">
</dataflow>
<dataflow id="3668" from="sliding_window_buffer_samples_timestamp_V_5_7_addr" to="sliding_window_buffer_samples_timestamp_V_5_7_load" fromId="626" toId="910">
</dataflow>
<dataflow id="3669" from="sliding_window_buffer_samples_timestamp_V_5_6_addr" to="sliding_window_buffer_samples_timestamp_V_5_6_load" fromId="628" toId="911">
</dataflow>
<dataflow id="3670" from="sliding_window_buffer_samples_timestamp_V_5_5_addr" to="sliding_window_buffer_samples_timestamp_V_5_5_load" fromId="630" toId="912">
</dataflow>
<dataflow id="3671" from="sliding_window_buffer_samples_timestamp_V_5_4_addr" to="sliding_window_buffer_samples_timestamp_V_5_4_load" fromId="632" toId="913">
</dataflow>
<dataflow id="3672" from="sliding_window_buffer_samples_timestamp_V_5_3_addr" to="sliding_window_buffer_samples_timestamp_V_5_3_load" fromId="634" toId="914">
</dataflow>
<dataflow id="3673" from="sliding_window_buffer_samples_timestamp_V_5_2_addr" to="sliding_window_buffer_samples_timestamp_V_5_2_load" fromId="636" toId="915">
</dataflow>
<dataflow id="3674" from="sliding_window_buffer_samples_timestamp_V_5_1_addr" to="sliding_window_buffer_samples_timestamp_V_5_1_load" fromId="638" toId="916">
</dataflow>
<dataflow id="3675" from="sliding_window_buffer_samples_timestamp_V_5_0_addr" to="sliding_window_buffer_samples_timestamp_V_5_0_load" fromId="640" toId="917">
</dataflow>
<dataflow id="3676" from="sliding_window_buffer_samples_sample_V_5_11_addr" to="sliding_window_buffer_samples_sample_V_5_11_load" fromId="642" toId="918">
</dataflow>
<dataflow id="3677" from="sliding_window_buffer_samples_sample_V_5_10_addr" to="sliding_window_buffer_samples_sample_V_5_10_load" fromId="644" toId="919">
</dataflow>
<dataflow id="3678" from="sliding_window_buffer_samples_sample_V_5_9_addr" to="sliding_window_buffer_samples_sample_V_5_9_load" fromId="646" toId="920">
</dataflow>
<dataflow id="3679" from="sliding_window_buffer_samples_sample_V_5_8_addr" to="sliding_window_buffer_samples_sample_V_5_8_load" fromId="648" toId="921">
</dataflow>
<dataflow id="3680" from="sliding_window_buffer_samples_sample_V_5_7_addr" to="sliding_window_buffer_samples_sample_V_5_7_load" fromId="650" toId="922">
</dataflow>
<dataflow id="3681" from="sliding_window_buffer_samples_sample_V_5_6_addr" to="sliding_window_buffer_samples_sample_V_5_6_load" fromId="652" toId="923">
</dataflow>
<dataflow id="3682" from="sliding_window_buffer_samples_sample_V_5_5_addr" to="sliding_window_buffer_samples_sample_V_5_5_load" fromId="654" toId="924">
</dataflow>
<dataflow id="3683" from="sliding_window_buffer_samples_sample_V_5_4_addr" to="sliding_window_buffer_samples_sample_V_5_4_load" fromId="656" toId="925">
</dataflow>
<dataflow id="3684" from="sliding_window_buffer_samples_sample_V_5_3_addr" to="sliding_window_buffer_samples_sample_V_5_3_load" fromId="658" toId="926">
</dataflow>
<dataflow id="3685" from="sliding_window_buffer_samples_sample_V_5_2_addr" to="sliding_window_buffer_samples_sample_V_5_2_load" fromId="660" toId="927">
</dataflow>
<dataflow id="3686" from="sliding_window_buffer_samples_sample_V_5_1_addr" to="sliding_window_buffer_samples_sample_V_5_1_load" fromId="662" toId="928">
</dataflow>
<dataflow id="3687" from="sliding_window_buffer_samples_sample_V_5_0_addr" to="sliding_window_buffer_samples_sample_V_5_0_load" fromId="664" toId="929">
</dataflow>
<dataflow id="3688" from="sliding_window_buffer_samples_timestamp_V_4_11_addr" to="sliding_window_buffer_samples_timestamp_V_4_11_load" fromId="666" toId="930">
</dataflow>
<dataflow id="3689" from="sliding_window_buffer_samples_timestamp_V_4_10_addr" to="sliding_window_buffer_samples_timestamp_V_4_10_load" fromId="668" toId="931">
</dataflow>
<dataflow id="3690" from="sliding_window_buffer_samples_timestamp_V_4_9_addr" to="sliding_window_buffer_samples_timestamp_V_4_9_load" fromId="670" toId="932">
</dataflow>
<dataflow id="3691" from="sliding_window_buffer_samples_timestamp_V_4_8_addr" to="sliding_window_buffer_samples_timestamp_V_4_8_load" fromId="672" toId="933">
</dataflow>
<dataflow id="3692" from="sliding_window_buffer_samples_timestamp_V_4_7_addr" to="sliding_window_buffer_samples_timestamp_V_4_7_load" fromId="674" toId="934">
</dataflow>
<dataflow id="3693" from="sliding_window_buffer_samples_timestamp_V_4_6_addr" to="sliding_window_buffer_samples_timestamp_V_4_6_load" fromId="676" toId="935">
</dataflow>
<dataflow id="3694" from="sliding_window_buffer_samples_timestamp_V_4_5_addr" to="sliding_window_buffer_samples_timestamp_V_4_5_load" fromId="678" toId="936">
</dataflow>
<dataflow id="3695" from="sliding_window_buffer_samples_timestamp_V_4_4_addr" to="sliding_window_buffer_samples_timestamp_V_4_4_load" fromId="680" toId="937">
</dataflow>
<dataflow id="3696" from="sliding_window_buffer_samples_timestamp_V_4_3_addr" to="sliding_window_buffer_samples_timestamp_V_4_3_load" fromId="682" toId="938">
</dataflow>
<dataflow id="3697" from="sliding_window_buffer_samples_timestamp_V_4_2_addr" to="sliding_window_buffer_samples_timestamp_V_4_2_load" fromId="684" toId="939">
</dataflow>
<dataflow id="3698" from="sliding_window_buffer_samples_timestamp_V_4_1_addr" to="sliding_window_buffer_samples_timestamp_V_4_1_load" fromId="686" toId="940">
</dataflow>
<dataflow id="3699" from="sliding_window_buffer_samples_timestamp_V_4_0_addr" to="sliding_window_buffer_samples_timestamp_V_4_0_load" fromId="688" toId="941">
</dataflow>
<dataflow id="3700" from="sliding_window_buffer_samples_sample_V_4_11_addr" to="sliding_window_buffer_samples_sample_V_4_11_load" fromId="690" toId="942">
</dataflow>
<dataflow id="3701" from="sliding_window_buffer_samples_sample_V_4_10_addr" to="sliding_window_buffer_samples_sample_V_4_10_load" fromId="692" toId="943">
</dataflow>
<dataflow id="3702" from="sliding_window_buffer_samples_sample_V_4_9_addr" to="sliding_window_buffer_samples_sample_V_4_9_load" fromId="694" toId="944">
</dataflow>
<dataflow id="3703" from="sliding_window_buffer_samples_sample_V_4_8_addr" to="sliding_window_buffer_samples_sample_V_4_8_load" fromId="696" toId="945">
</dataflow>
<dataflow id="3704" from="sliding_window_buffer_samples_sample_V_4_7_addr" to="sliding_window_buffer_samples_sample_V_4_7_load" fromId="698" toId="946">
</dataflow>
<dataflow id="3705" from="sliding_window_buffer_samples_sample_V_4_6_addr" to="sliding_window_buffer_samples_sample_V_4_6_load" fromId="700" toId="947">
</dataflow>
<dataflow id="3706" from="sliding_window_buffer_samples_sample_V_4_5_addr" to="sliding_window_buffer_samples_sample_V_4_5_load" fromId="702" toId="948">
</dataflow>
<dataflow id="3707" from="sliding_window_buffer_samples_sample_V_4_4_addr" to="sliding_window_buffer_samples_sample_V_4_4_load" fromId="704" toId="949">
</dataflow>
<dataflow id="3708" from="sliding_window_buffer_samples_sample_V_4_3_addr" to="sliding_window_buffer_samples_sample_V_4_3_load" fromId="706" toId="950">
</dataflow>
<dataflow id="3709" from="sliding_window_buffer_samples_sample_V_4_2_addr" to="sliding_window_buffer_samples_sample_V_4_2_load" fromId="708" toId="951">
</dataflow>
<dataflow id="3710" from="sliding_window_buffer_samples_sample_V_4_1_addr" to="sliding_window_buffer_samples_sample_V_4_1_load" fromId="710" toId="952">
</dataflow>
<dataflow id="3711" from="sliding_window_buffer_samples_sample_V_4_0_addr" to="sliding_window_buffer_samples_sample_V_4_0_load" fromId="712" toId="953">
</dataflow>
<dataflow id="3712" from="sliding_window_buffer_samples_sample_V_4_0_load" to="store_ln157" fromId="953" toId="954">
</dataflow>
<dataflow id="3713" from="sample_period_samples_0_sample_V_addr_5" to="store_ln157" fromId="145" toId="954">
</dataflow>
<dataflow id="3714" from="sliding_window_buffer_samples_sample_V_4_1_load" to="store_ln157" fromId="952" toId="955">
</dataflow>
<dataflow id="3715" from="sample_period_samples_1_sample_V_addr_5" to="store_ln157" fromId="146" toId="955">
</dataflow>
<dataflow id="3716" from="sliding_window_buffer_samples_sample_V_4_2_load" to="store_ln157" fromId="951" toId="956">
</dataflow>
<dataflow id="3717" from="sample_period_samples_2_sample_V_addr_5" to="store_ln157" fromId="147" toId="956">
</dataflow>
<dataflow id="3718" from="sliding_window_buffer_samples_sample_V_4_3_load" to="store_ln157" fromId="950" toId="957">
</dataflow>
<dataflow id="3719" from="sample_period_samples_3_sample_V_addr_5" to="store_ln157" fromId="148" toId="957">
</dataflow>
<dataflow id="3720" from="sliding_window_buffer_samples_sample_V_4_4_load" to="store_ln157" fromId="949" toId="958">
</dataflow>
<dataflow id="3721" from="sample_period_samples_4_sample_V_addr_5" to="store_ln157" fromId="149" toId="958">
</dataflow>
<dataflow id="3722" from="sliding_window_buffer_samples_sample_V_4_5_load" to="store_ln157" fromId="948" toId="959">
</dataflow>
<dataflow id="3723" from="sample_period_samples_5_sample_V_addr_5" to="store_ln157" fromId="150" toId="959">
</dataflow>
<dataflow id="3724" from="sliding_window_buffer_samples_sample_V_4_6_load" to="store_ln157" fromId="947" toId="960">
</dataflow>
<dataflow id="3725" from="sample_period_samples_6_sample_V_addr_5" to="store_ln157" fromId="151" toId="960">
</dataflow>
<dataflow id="3726" from="sliding_window_buffer_samples_sample_V_4_7_load" to="store_ln157" fromId="946" toId="961">
</dataflow>
<dataflow id="3727" from="sample_period_samples_7_sample_V_addr_5" to="store_ln157" fromId="152" toId="961">
</dataflow>
<dataflow id="3728" from="sliding_window_buffer_samples_sample_V_4_8_load" to="store_ln157" fromId="945" toId="962">
</dataflow>
<dataflow id="3729" from="sample_period_samples_8_sample_V_addr_5" to="store_ln157" fromId="153" toId="962">
</dataflow>
<dataflow id="3730" from="sliding_window_buffer_samples_sample_V_4_9_load" to="store_ln157" fromId="944" toId="963">
</dataflow>
<dataflow id="3731" from="sample_period_samples_9_sample_V_addr_5" to="store_ln157" fromId="154" toId="963">
</dataflow>
<dataflow id="3732" from="sliding_window_buffer_samples_sample_V_4_10_load" to="store_ln157" fromId="943" toId="964">
</dataflow>
<dataflow id="3733" from="sample_period_samples_10_sample_V_addr_5" to="store_ln157" fromId="155" toId="964">
</dataflow>
<dataflow id="3734" from="sliding_window_buffer_samples_sample_V_4_11_load" to="store_ln157" fromId="942" toId="965">
</dataflow>
<dataflow id="3735" from="sample_period_samples_11_sample_V_addr_5" to="store_ln157" fromId="156" toId="965">
</dataflow>
<dataflow id="3736" from="sliding_window_buffer_samples_timestamp_V_4_0_load" to="store_ln157" fromId="941" toId="966">
</dataflow>
<dataflow id="3737" from="sample_period_samples_0_timestamp_V_addr_5" to="store_ln157" fromId="157" toId="966">
</dataflow>
<dataflow id="3738" from="sliding_window_buffer_samples_timestamp_V_4_1_load" to="store_ln157" fromId="940" toId="967">
</dataflow>
<dataflow id="3739" from="sample_period_samples_1_timestamp_V_addr_5" to="store_ln157" fromId="158" toId="967">
</dataflow>
<dataflow id="3740" from="sliding_window_buffer_samples_timestamp_V_4_2_load" to="store_ln157" fromId="939" toId="968">
</dataflow>
<dataflow id="3741" from="sample_period_samples_2_timestamp_V_addr_5" to="store_ln157" fromId="159" toId="968">
</dataflow>
<dataflow id="3742" from="sliding_window_buffer_samples_timestamp_V_4_3_load" to="store_ln157" fromId="938" toId="969">
</dataflow>
<dataflow id="3743" from="sample_period_samples_3_timestamp_V_addr_5" to="store_ln157" fromId="160" toId="969">
</dataflow>
<dataflow id="3744" from="sliding_window_buffer_samples_timestamp_V_4_4_load" to="store_ln157" fromId="937" toId="970">
</dataflow>
<dataflow id="3745" from="sample_period_samples_4_timestamp_V_addr_5" to="store_ln157" fromId="161" toId="970">
</dataflow>
<dataflow id="3746" from="sliding_window_buffer_samples_timestamp_V_4_5_load" to="store_ln157" fromId="936" toId="971">
</dataflow>
<dataflow id="3747" from="sample_period_samples_5_timestamp_V_addr_5" to="store_ln157" fromId="162" toId="971">
</dataflow>
<dataflow id="3748" from="sliding_window_buffer_samples_timestamp_V_4_6_load" to="store_ln157" fromId="935" toId="972">
</dataflow>
<dataflow id="3749" from="sample_period_samples_6_timestamp_V_addr_5" to="store_ln157" fromId="163" toId="972">
</dataflow>
<dataflow id="3750" from="sliding_window_buffer_samples_timestamp_V_4_7_load" to="store_ln157" fromId="934" toId="973">
</dataflow>
<dataflow id="3751" from="sample_period_samples_7_timestamp_V_addr_5" to="store_ln157" fromId="164" toId="973">
</dataflow>
<dataflow id="3752" from="sliding_window_buffer_samples_timestamp_V_4_8_load" to="store_ln157" fromId="933" toId="974">
</dataflow>
<dataflow id="3753" from="sample_period_samples_8_timestamp_V_addr_5" to="store_ln157" fromId="165" toId="974">
</dataflow>
<dataflow id="3754" from="sliding_window_buffer_samples_timestamp_V_4_9_load" to="store_ln157" fromId="932" toId="975">
</dataflow>
<dataflow id="3755" from="sample_period_samples_9_timestamp_V_addr_5" to="store_ln157" fromId="166" toId="975">
</dataflow>
<dataflow id="3756" from="sliding_window_buffer_samples_timestamp_V_4_10_load" to="store_ln157" fromId="931" toId="976">
</dataflow>
<dataflow id="3757" from="sample_period_samples_10_timestamp_V_addr_5" to="store_ln157" fromId="167" toId="976">
</dataflow>
<dataflow id="3758" from="sliding_window_buffer_samples_timestamp_V_4_11_load" to="store_ln157" fromId="930" toId="977">
</dataflow>
<dataflow id="3759" from="sample_period_samples_11_timestamp_V_addr_5" to="store_ln157" fromId="168" toId="977">
</dataflow>
<dataflow id="3760" from="sliding_window_buffer_samples_sample_V_5_0_load" to="store_ln157" fromId="929" toId="978">
</dataflow>
<dataflow id="3761" from="sample_period_samples_0_sample_V_addr_6" to="store_ln157" fromId="169" toId="978">
</dataflow>
<dataflow id="3762" from="sliding_window_buffer_samples_sample_V_5_1_load" to="store_ln157" fromId="928" toId="979">
</dataflow>
<dataflow id="3763" from="sample_period_samples_1_sample_V_addr_6" to="store_ln157" fromId="170" toId="979">
</dataflow>
<dataflow id="3764" from="sliding_window_buffer_samples_sample_V_5_2_load" to="store_ln157" fromId="927" toId="980">
</dataflow>
<dataflow id="3765" from="sample_period_samples_2_sample_V_addr_6" to="store_ln157" fromId="171" toId="980">
</dataflow>
<dataflow id="3766" from="sliding_window_buffer_samples_sample_V_5_3_load" to="store_ln157" fromId="926" toId="981">
</dataflow>
<dataflow id="3767" from="sample_period_samples_3_sample_V_addr_6" to="store_ln157" fromId="172" toId="981">
</dataflow>
<dataflow id="3768" from="sliding_window_buffer_samples_sample_V_5_4_load" to="store_ln157" fromId="925" toId="982">
</dataflow>
<dataflow id="3769" from="sample_period_samples_4_sample_V_addr_6" to="store_ln157" fromId="173" toId="982">
</dataflow>
<dataflow id="3770" from="sliding_window_buffer_samples_sample_V_5_5_load" to="store_ln157" fromId="924" toId="983">
</dataflow>
<dataflow id="3771" from="sample_period_samples_5_sample_V_addr_6" to="store_ln157" fromId="174" toId="983">
</dataflow>
<dataflow id="3772" from="sliding_window_buffer_samples_sample_V_5_6_load" to="store_ln157" fromId="923" toId="984">
</dataflow>
<dataflow id="3773" from="sample_period_samples_6_sample_V_addr_6" to="store_ln157" fromId="175" toId="984">
</dataflow>
<dataflow id="3774" from="sliding_window_buffer_samples_sample_V_5_7_load" to="store_ln157" fromId="922" toId="985">
</dataflow>
<dataflow id="3775" from="sample_period_samples_7_sample_V_addr_6" to="store_ln157" fromId="176" toId="985">
</dataflow>
<dataflow id="3776" from="sliding_window_buffer_samples_sample_V_5_8_load" to="store_ln157" fromId="921" toId="986">
</dataflow>
<dataflow id="3777" from="sample_period_samples_8_sample_V_addr_6" to="store_ln157" fromId="177" toId="986">
</dataflow>
<dataflow id="3778" from="sliding_window_buffer_samples_sample_V_5_9_load" to="store_ln157" fromId="920" toId="987">
</dataflow>
<dataflow id="3779" from="sample_period_samples_9_sample_V_addr_6" to="store_ln157" fromId="178" toId="987">
</dataflow>
<dataflow id="3780" from="sliding_window_buffer_samples_sample_V_5_10_load" to="store_ln157" fromId="919" toId="988">
</dataflow>
<dataflow id="3781" from="sample_period_samples_10_sample_V_addr_6" to="store_ln157" fromId="179" toId="988">
</dataflow>
<dataflow id="3782" from="sliding_window_buffer_samples_sample_V_5_11_load" to="store_ln157" fromId="918" toId="989">
</dataflow>
<dataflow id="3783" from="sample_period_samples_11_sample_V_addr_6" to="store_ln157" fromId="180" toId="989">
</dataflow>
<dataflow id="3784" from="sliding_window_buffer_samples_timestamp_V_5_0_load" to="store_ln157" fromId="917" toId="990">
</dataflow>
<dataflow id="3785" from="sample_period_samples_0_timestamp_V_addr_6" to="store_ln157" fromId="181" toId="990">
</dataflow>
<dataflow id="3786" from="sliding_window_buffer_samples_timestamp_V_5_1_load" to="store_ln157" fromId="916" toId="991">
</dataflow>
<dataflow id="3787" from="sample_period_samples_1_timestamp_V_addr_6" to="store_ln157" fromId="182" toId="991">
</dataflow>
<dataflow id="3788" from="sliding_window_buffer_samples_timestamp_V_5_2_load" to="store_ln157" fromId="915" toId="992">
</dataflow>
<dataflow id="3789" from="sample_period_samples_2_timestamp_V_addr_6" to="store_ln157" fromId="183" toId="992">
</dataflow>
<dataflow id="3790" from="sliding_window_buffer_samples_timestamp_V_5_3_load" to="store_ln157" fromId="914" toId="993">
</dataflow>
<dataflow id="3791" from="sample_period_samples_3_timestamp_V_addr_6" to="store_ln157" fromId="184" toId="993">
</dataflow>
<dataflow id="3792" from="sliding_window_buffer_samples_timestamp_V_5_4_load" to="store_ln157" fromId="913" toId="994">
</dataflow>
<dataflow id="3793" from="sample_period_samples_4_timestamp_V_addr_6" to="store_ln157" fromId="185" toId="994">
</dataflow>
<dataflow id="3794" from="sliding_window_buffer_samples_timestamp_V_5_5_load" to="store_ln157" fromId="912" toId="995">
</dataflow>
<dataflow id="3795" from="sample_period_samples_5_timestamp_V_addr_6" to="store_ln157" fromId="186" toId="995">
</dataflow>
<dataflow id="3796" from="sliding_window_buffer_samples_timestamp_V_5_6_load" to="store_ln157" fromId="911" toId="996">
</dataflow>
<dataflow id="3797" from="sample_period_samples_6_timestamp_V_addr_6" to="store_ln157" fromId="187" toId="996">
</dataflow>
<dataflow id="3798" from="sliding_window_buffer_samples_timestamp_V_5_7_load" to="store_ln157" fromId="910" toId="997">
</dataflow>
<dataflow id="3799" from="sample_period_samples_7_timestamp_V_addr_6" to="store_ln157" fromId="188" toId="997">
</dataflow>
<dataflow id="3800" from="sliding_window_buffer_samples_timestamp_V_5_8_load" to="store_ln157" fromId="909" toId="998">
</dataflow>
<dataflow id="3801" from="sample_period_samples_8_timestamp_V_addr_6" to="store_ln157" fromId="189" toId="998">
</dataflow>
<dataflow id="3802" from="sliding_window_buffer_samples_timestamp_V_5_9_load" to="store_ln157" fromId="908" toId="999">
</dataflow>
<dataflow id="3803" from="sample_period_samples_9_timestamp_V_addr_6" to="store_ln157" fromId="190" toId="999">
</dataflow>
<dataflow id="3804" from="sliding_window_buffer_samples_timestamp_V_5_10_load" to="store_ln157" fromId="907" toId="1000">
</dataflow>
<dataflow id="3805" from="sample_period_samples_10_timestamp_V_addr_6" to="store_ln157" fromId="191" toId="1000">
</dataflow>
<dataflow id="3806" from="sliding_window_buffer_samples_timestamp_V_5_11_load" to="store_ln157" fromId="906" toId="1001">
</dataflow>
<dataflow id="3807" from="sample_period_samples_11_timestamp_V_addr_6" to="store_ln157" fromId="192" toId="1001">
</dataflow>
<dataflow id="3808" from="sliding_window_buffer_count_s" to="sliding_window_buffer_count_addr" fromId="1473" toId="1002">
</dataflow>
<dataflow id="3809" from="StgValue_1779" to="sliding_window_buffer_count_addr" fromId="1779" toId="1002">
</dataflow>
<dataflow id="3810" from="zext_ln46" to="sliding_window_buffer_count_addr" fromId="328" toId="1002">
</dataflow>
<dataflow id="3811" from="sliding_window_buffer_count_addr" to="sample_period_count_s" fromId="1002" toId="1003">
</dataflow>
<dataflow id="3812" from="sliding_window_buffer_samples_timestamp_V_9_11" to="sliding_window_buffer_samples_timestamp_V_9_11_addr" fromId="1474" toId="1004">
</dataflow>
<dataflow id="3813" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_9_11_addr" fromId="1779" toId="1004">
</dataflow>
<dataflow id="3814" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_9_11_addr" fromId="328" toId="1004">
</dataflow>
<dataflow id="3815" from="sliding_window_buffer_samples_timestamp_V_9_11_addr" to="sliding_window_buffer_samples_timestamp_V_9_11_load" fromId="1004" toId="1005">
</dataflow>
<dataflow id="3816" from="sliding_window_buffer_samples_timestamp_V_9_10" to="sliding_window_buffer_samples_timestamp_V_9_10_addr" fromId="1475" toId="1006">
</dataflow>
<dataflow id="3817" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_9_10_addr" fromId="1779" toId="1006">
</dataflow>
<dataflow id="3818" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_9_10_addr" fromId="328" toId="1006">
</dataflow>
<dataflow id="3819" from="sliding_window_buffer_samples_timestamp_V_9_10_addr" to="sliding_window_buffer_samples_timestamp_V_9_10_load" fromId="1006" toId="1007">
</dataflow>
<dataflow id="3820" from="sliding_window_buffer_samples_timestamp_V_9_9" to="sliding_window_buffer_samples_timestamp_V_9_9_addr" fromId="1476" toId="1008">
</dataflow>
<dataflow id="3821" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_9_9_addr" fromId="1779" toId="1008">
</dataflow>
<dataflow id="3822" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_9_9_addr" fromId="328" toId="1008">
</dataflow>
<dataflow id="3823" from="sliding_window_buffer_samples_timestamp_V_9_9_addr" to="sliding_window_buffer_samples_timestamp_V_9_9_load" fromId="1008" toId="1009">
</dataflow>
<dataflow id="3824" from="sliding_window_buffer_samples_timestamp_V_9_8" to="sliding_window_buffer_samples_timestamp_V_9_8_addr" fromId="1477" toId="1010">
</dataflow>
<dataflow id="3825" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_9_8_addr" fromId="1779" toId="1010">
</dataflow>
<dataflow id="3826" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_9_8_addr" fromId="328" toId="1010">
</dataflow>
<dataflow id="3827" from="sliding_window_buffer_samples_timestamp_V_9_8_addr" to="sliding_window_buffer_samples_timestamp_V_9_8_load" fromId="1010" toId="1011">
</dataflow>
<dataflow id="3828" from="sliding_window_buffer_samples_timestamp_V_9_7" to="sliding_window_buffer_samples_timestamp_V_9_7_addr" fromId="1478" toId="1012">
</dataflow>
<dataflow id="3829" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_9_7_addr" fromId="1779" toId="1012">
</dataflow>
<dataflow id="3830" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_9_7_addr" fromId="328" toId="1012">
</dataflow>
<dataflow id="3831" from="sliding_window_buffer_samples_timestamp_V_9_7_addr" to="sliding_window_buffer_samples_timestamp_V_9_7_load" fromId="1012" toId="1013">
</dataflow>
<dataflow id="3832" from="sliding_window_buffer_samples_timestamp_V_9_6" to="sliding_window_buffer_samples_timestamp_V_9_6_addr" fromId="1479" toId="1014">
</dataflow>
<dataflow id="3833" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_9_6_addr" fromId="1779" toId="1014">
</dataflow>
<dataflow id="3834" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_9_6_addr" fromId="328" toId="1014">
</dataflow>
<dataflow id="3835" from="sliding_window_buffer_samples_timestamp_V_9_6_addr" to="sliding_window_buffer_samples_timestamp_V_9_6_load" fromId="1014" toId="1015">
</dataflow>
<dataflow id="3836" from="sliding_window_buffer_samples_timestamp_V_9_5" to="sliding_window_buffer_samples_timestamp_V_9_5_addr" fromId="1480" toId="1016">
</dataflow>
<dataflow id="3837" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_9_5_addr" fromId="1779" toId="1016">
</dataflow>
<dataflow id="3838" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_9_5_addr" fromId="328" toId="1016">
</dataflow>
<dataflow id="3839" from="sliding_window_buffer_samples_timestamp_V_9_5_addr" to="sliding_window_buffer_samples_timestamp_V_9_5_load" fromId="1016" toId="1017">
</dataflow>
<dataflow id="3840" from="sliding_window_buffer_samples_timestamp_V_9_4" to="sliding_window_buffer_samples_timestamp_V_9_4_addr" fromId="1481" toId="1018">
</dataflow>
<dataflow id="3841" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_9_4_addr" fromId="1779" toId="1018">
</dataflow>
<dataflow id="3842" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_9_4_addr" fromId="328" toId="1018">
</dataflow>
<dataflow id="3843" from="sliding_window_buffer_samples_timestamp_V_9_4_addr" to="sliding_window_buffer_samples_timestamp_V_9_4_load" fromId="1018" toId="1019">
</dataflow>
<dataflow id="3844" from="sliding_window_buffer_samples_timestamp_V_9_3" to="sliding_window_buffer_samples_timestamp_V_9_3_addr" fromId="1482" toId="1020">
</dataflow>
<dataflow id="3845" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_9_3_addr" fromId="1779" toId="1020">
</dataflow>
<dataflow id="3846" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_9_3_addr" fromId="328" toId="1020">
</dataflow>
<dataflow id="3847" from="sliding_window_buffer_samples_timestamp_V_9_3_addr" to="sliding_window_buffer_samples_timestamp_V_9_3_load" fromId="1020" toId="1021">
</dataflow>
<dataflow id="3848" from="sliding_window_buffer_samples_timestamp_V_9_2" to="sliding_window_buffer_samples_timestamp_V_9_2_addr" fromId="1483" toId="1022">
</dataflow>
<dataflow id="3849" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_9_2_addr" fromId="1779" toId="1022">
</dataflow>
<dataflow id="3850" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_9_2_addr" fromId="328" toId="1022">
</dataflow>
<dataflow id="3851" from="sliding_window_buffer_samples_timestamp_V_9_2_addr" to="sliding_window_buffer_samples_timestamp_V_9_2_load" fromId="1022" toId="1023">
</dataflow>
<dataflow id="3852" from="sliding_window_buffer_samples_timestamp_V_9_1" to="sliding_window_buffer_samples_timestamp_V_9_1_addr" fromId="1484" toId="1024">
</dataflow>
<dataflow id="3853" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_9_1_addr" fromId="1779" toId="1024">
</dataflow>
<dataflow id="3854" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_9_1_addr" fromId="328" toId="1024">
</dataflow>
<dataflow id="3855" from="sliding_window_buffer_samples_timestamp_V_9_1_addr" to="sliding_window_buffer_samples_timestamp_V_9_1_load" fromId="1024" toId="1025">
</dataflow>
<dataflow id="3856" from="sliding_window_buffer_samples_timestamp_V_9_0" to="sliding_window_buffer_samples_timestamp_V_9_0_addr" fromId="1485" toId="1026">
</dataflow>
<dataflow id="3857" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_9_0_addr" fromId="1779" toId="1026">
</dataflow>
<dataflow id="3858" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_9_0_addr" fromId="328" toId="1026">
</dataflow>
<dataflow id="3859" from="sliding_window_buffer_samples_timestamp_V_9_0_addr" to="sliding_window_buffer_samples_timestamp_V_9_0_load" fromId="1026" toId="1027">
</dataflow>
<dataflow id="3860" from="sliding_window_buffer_samples_sample_V_9_11" to="sliding_window_buffer_samples_sample_V_9_11_addr" fromId="1486" toId="1028">
</dataflow>
<dataflow id="3861" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_9_11_addr" fromId="1779" toId="1028">
</dataflow>
<dataflow id="3862" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_9_11_addr" fromId="328" toId="1028">
</dataflow>
<dataflow id="3863" from="sliding_window_buffer_samples_sample_V_9_11_addr" to="sliding_window_buffer_samples_sample_V_9_11_load" fromId="1028" toId="1029">
</dataflow>
<dataflow id="3864" from="sliding_window_buffer_samples_sample_V_9_10" to="sliding_window_buffer_samples_sample_V_9_10_addr" fromId="1487" toId="1030">
</dataflow>
<dataflow id="3865" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_9_10_addr" fromId="1779" toId="1030">
</dataflow>
<dataflow id="3866" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_9_10_addr" fromId="328" toId="1030">
</dataflow>
<dataflow id="3867" from="sliding_window_buffer_samples_sample_V_9_10_addr" to="sliding_window_buffer_samples_sample_V_9_10_load" fromId="1030" toId="1031">
</dataflow>
<dataflow id="3868" from="sliding_window_buffer_samples_sample_V_9_9" to="sliding_window_buffer_samples_sample_V_9_9_addr" fromId="1488" toId="1032">
</dataflow>
<dataflow id="3869" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_9_9_addr" fromId="1779" toId="1032">
</dataflow>
<dataflow id="3870" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_9_9_addr" fromId="328" toId="1032">
</dataflow>
<dataflow id="3871" from="sliding_window_buffer_samples_sample_V_9_9_addr" to="sliding_window_buffer_samples_sample_V_9_9_load" fromId="1032" toId="1033">
</dataflow>
<dataflow id="3872" from="sliding_window_buffer_samples_sample_V_9_8" to="sliding_window_buffer_samples_sample_V_9_8_addr" fromId="1489" toId="1034">
</dataflow>
<dataflow id="3873" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_9_8_addr" fromId="1779" toId="1034">
</dataflow>
<dataflow id="3874" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_9_8_addr" fromId="328" toId="1034">
</dataflow>
<dataflow id="3875" from="sliding_window_buffer_samples_sample_V_9_8_addr" to="sliding_window_buffer_samples_sample_V_9_8_load" fromId="1034" toId="1035">
</dataflow>
<dataflow id="3876" from="sliding_window_buffer_samples_sample_V_9_7" to="sliding_window_buffer_samples_sample_V_9_7_addr" fromId="1490" toId="1036">
</dataflow>
<dataflow id="3877" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_9_7_addr" fromId="1779" toId="1036">
</dataflow>
<dataflow id="3878" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_9_7_addr" fromId="328" toId="1036">
</dataflow>
<dataflow id="3879" from="sliding_window_buffer_samples_sample_V_9_7_addr" to="sliding_window_buffer_samples_sample_V_9_7_load" fromId="1036" toId="1037">
</dataflow>
<dataflow id="3880" from="sliding_window_buffer_samples_sample_V_9_6" to="sliding_window_buffer_samples_sample_V_9_6_addr" fromId="1491" toId="1038">
</dataflow>
<dataflow id="3881" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_9_6_addr" fromId="1779" toId="1038">
</dataflow>
<dataflow id="3882" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_9_6_addr" fromId="328" toId="1038">
</dataflow>
<dataflow id="3883" from="sliding_window_buffer_samples_sample_V_9_6_addr" to="sliding_window_buffer_samples_sample_V_9_6_load" fromId="1038" toId="1039">
</dataflow>
<dataflow id="3884" from="sliding_window_buffer_samples_sample_V_9_5" to="sliding_window_buffer_samples_sample_V_9_5_addr" fromId="1492" toId="1040">
</dataflow>
<dataflow id="3885" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_9_5_addr" fromId="1779" toId="1040">
</dataflow>
<dataflow id="3886" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_9_5_addr" fromId="328" toId="1040">
</dataflow>
<dataflow id="3887" from="sliding_window_buffer_samples_sample_V_9_5_addr" to="sliding_window_buffer_samples_sample_V_9_5_load" fromId="1040" toId="1041">
</dataflow>
<dataflow id="3888" from="sliding_window_buffer_samples_sample_V_9_4" to="sliding_window_buffer_samples_sample_V_9_4_addr" fromId="1493" toId="1042">
</dataflow>
<dataflow id="3889" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_9_4_addr" fromId="1779" toId="1042">
</dataflow>
<dataflow id="3890" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_9_4_addr" fromId="328" toId="1042">
</dataflow>
<dataflow id="3891" from="sliding_window_buffer_samples_sample_V_9_4_addr" to="sliding_window_buffer_samples_sample_V_9_4_load" fromId="1042" toId="1043">
</dataflow>
<dataflow id="3892" from="sliding_window_buffer_samples_sample_V_9_3" to="sliding_window_buffer_samples_sample_V_9_3_addr" fromId="1494" toId="1044">
</dataflow>
<dataflow id="3893" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_9_3_addr" fromId="1779" toId="1044">
</dataflow>
<dataflow id="3894" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_9_3_addr" fromId="328" toId="1044">
</dataflow>
<dataflow id="3895" from="sliding_window_buffer_samples_sample_V_9_3_addr" to="sliding_window_buffer_samples_sample_V_9_3_load" fromId="1044" toId="1045">
</dataflow>
<dataflow id="3896" from="sliding_window_buffer_samples_sample_V_9_2" to="sliding_window_buffer_samples_sample_V_9_2_addr" fromId="1495" toId="1046">
</dataflow>
<dataflow id="3897" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_9_2_addr" fromId="1779" toId="1046">
</dataflow>
<dataflow id="3898" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_9_2_addr" fromId="328" toId="1046">
</dataflow>
<dataflow id="3899" from="sliding_window_buffer_samples_sample_V_9_2_addr" to="sliding_window_buffer_samples_sample_V_9_2_load" fromId="1046" toId="1047">
</dataflow>
<dataflow id="3900" from="sliding_window_buffer_samples_sample_V_9_1" to="sliding_window_buffer_samples_sample_V_9_1_addr" fromId="1496" toId="1048">
</dataflow>
<dataflow id="3901" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_9_1_addr" fromId="1779" toId="1048">
</dataflow>
<dataflow id="3902" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_9_1_addr" fromId="328" toId="1048">
</dataflow>
<dataflow id="3903" from="sliding_window_buffer_samples_sample_V_9_1_addr" to="sliding_window_buffer_samples_sample_V_9_1_load" fromId="1048" toId="1049">
</dataflow>
<dataflow id="3904" from="sliding_window_buffer_samples_sample_V_9_0" to="sliding_window_buffer_samples_sample_V_9_0_addr" fromId="1497" toId="1050">
</dataflow>
<dataflow id="3905" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_9_0_addr" fromId="1779" toId="1050">
</dataflow>
<dataflow id="3906" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_9_0_addr" fromId="328" toId="1050">
</dataflow>
<dataflow id="3907" from="sliding_window_buffer_samples_sample_V_9_0_addr" to="sliding_window_buffer_samples_sample_V_9_0_load" fromId="1050" toId="1051">
</dataflow>
<dataflow id="3908" from="sliding_window_buffer_samples_timestamp_V_8_11" to="sliding_window_buffer_samples_timestamp_V_8_11_addr" fromId="1498" toId="1052">
</dataflow>
<dataflow id="3909" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_8_11_addr" fromId="1779" toId="1052">
</dataflow>
<dataflow id="3910" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_8_11_addr" fromId="328" toId="1052">
</dataflow>
<dataflow id="3911" from="sliding_window_buffer_samples_timestamp_V_8_11_addr" to="sliding_window_buffer_samples_timestamp_V_8_11_load" fromId="1052" toId="1053">
</dataflow>
<dataflow id="3912" from="sliding_window_buffer_samples_timestamp_V_8_10" to="sliding_window_buffer_samples_timestamp_V_8_10_addr" fromId="1499" toId="1054">
</dataflow>
<dataflow id="3913" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_8_10_addr" fromId="1779" toId="1054">
</dataflow>
<dataflow id="3914" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_8_10_addr" fromId="328" toId="1054">
</dataflow>
<dataflow id="3915" from="sliding_window_buffer_samples_timestamp_V_8_10_addr" to="sliding_window_buffer_samples_timestamp_V_8_10_load" fromId="1054" toId="1055">
</dataflow>
<dataflow id="3916" from="sliding_window_buffer_samples_timestamp_V_8_9" to="sliding_window_buffer_samples_timestamp_V_8_9_addr" fromId="1500" toId="1056">
</dataflow>
<dataflow id="3917" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_8_9_addr" fromId="1779" toId="1056">
</dataflow>
<dataflow id="3918" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_8_9_addr" fromId="328" toId="1056">
</dataflow>
<dataflow id="3919" from="sliding_window_buffer_samples_timestamp_V_8_9_addr" to="sliding_window_buffer_samples_timestamp_V_8_9_load" fromId="1056" toId="1057">
</dataflow>
<dataflow id="3920" from="sliding_window_buffer_samples_timestamp_V_8_8" to="sliding_window_buffer_samples_timestamp_V_8_8_addr" fromId="1501" toId="1058">
</dataflow>
<dataflow id="3921" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_8_8_addr" fromId="1779" toId="1058">
</dataflow>
<dataflow id="3922" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_8_8_addr" fromId="328" toId="1058">
</dataflow>
<dataflow id="3923" from="sliding_window_buffer_samples_timestamp_V_8_8_addr" to="sliding_window_buffer_samples_timestamp_V_8_8_load" fromId="1058" toId="1059">
</dataflow>
<dataflow id="3924" from="sliding_window_buffer_samples_timestamp_V_8_7" to="sliding_window_buffer_samples_timestamp_V_8_7_addr" fromId="1502" toId="1060">
</dataflow>
<dataflow id="3925" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_8_7_addr" fromId="1779" toId="1060">
</dataflow>
<dataflow id="3926" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_8_7_addr" fromId="328" toId="1060">
</dataflow>
<dataflow id="3927" from="sliding_window_buffer_samples_timestamp_V_8_7_addr" to="sliding_window_buffer_samples_timestamp_V_8_7_load" fromId="1060" toId="1061">
</dataflow>
<dataflow id="3928" from="sliding_window_buffer_samples_timestamp_V_8_6" to="sliding_window_buffer_samples_timestamp_V_8_6_addr" fromId="1503" toId="1062">
</dataflow>
<dataflow id="3929" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_8_6_addr" fromId="1779" toId="1062">
</dataflow>
<dataflow id="3930" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_8_6_addr" fromId="328" toId="1062">
</dataflow>
<dataflow id="3931" from="sliding_window_buffer_samples_timestamp_V_8_6_addr" to="sliding_window_buffer_samples_timestamp_V_8_6_load" fromId="1062" toId="1063">
</dataflow>
<dataflow id="3932" from="sliding_window_buffer_samples_timestamp_V_8_5" to="sliding_window_buffer_samples_timestamp_V_8_5_addr" fromId="1504" toId="1064">
</dataflow>
<dataflow id="3933" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_8_5_addr" fromId="1779" toId="1064">
</dataflow>
<dataflow id="3934" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_8_5_addr" fromId="328" toId="1064">
</dataflow>
<dataflow id="3935" from="sliding_window_buffer_samples_timestamp_V_8_5_addr" to="sliding_window_buffer_samples_timestamp_V_8_5_load" fromId="1064" toId="1065">
</dataflow>
<dataflow id="3936" from="sliding_window_buffer_samples_timestamp_V_8_4" to="sliding_window_buffer_samples_timestamp_V_8_4_addr" fromId="1505" toId="1066">
</dataflow>
<dataflow id="3937" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_8_4_addr" fromId="1779" toId="1066">
</dataflow>
<dataflow id="3938" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_8_4_addr" fromId="328" toId="1066">
</dataflow>
<dataflow id="3939" from="sliding_window_buffer_samples_timestamp_V_8_4_addr" to="sliding_window_buffer_samples_timestamp_V_8_4_load" fromId="1066" toId="1067">
</dataflow>
<dataflow id="3940" from="sliding_window_buffer_samples_timestamp_V_8_3" to="sliding_window_buffer_samples_timestamp_V_8_3_addr" fromId="1506" toId="1068">
</dataflow>
<dataflow id="3941" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_8_3_addr" fromId="1779" toId="1068">
</dataflow>
<dataflow id="3942" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_8_3_addr" fromId="328" toId="1068">
</dataflow>
<dataflow id="3943" from="sliding_window_buffer_samples_timestamp_V_8_3_addr" to="sliding_window_buffer_samples_timestamp_V_8_3_load" fromId="1068" toId="1069">
</dataflow>
<dataflow id="3944" from="sliding_window_buffer_samples_timestamp_V_8_2" to="sliding_window_buffer_samples_timestamp_V_8_2_addr" fromId="1507" toId="1070">
</dataflow>
<dataflow id="3945" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_8_2_addr" fromId="1779" toId="1070">
</dataflow>
<dataflow id="3946" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_8_2_addr" fromId="328" toId="1070">
</dataflow>
<dataflow id="3947" from="sliding_window_buffer_samples_timestamp_V_8_2_addr" to="sliding_window_buffer_samples_timestamp_V_8_2_load" fromId="1070" toId="1071">
</dataflow>
<dataflow id="3948" from="sliding_window_buffer_samples_timestamp_V_8_1" to="sliding_window_buffer_samples_timestamp_V_8_1_addr" fromId="1508" toId="1072">
</dataflow>
<dataflow id="3949" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_8_1_addr" fromId="1779" toId="1072">
</dataflow>
<dataflow id="3950" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_8_1_addr" fromId="328" toId="1072">
</dataflow>
<dataflow id="3951" from="sliding_window_buffer_samples_timestamp_V_8_1_addr" to="sliding_window_buffer_samples_timestamp_V_8_1_load" fromId="1072" toId="1073">
</dataflow>
<dataflow id="3952" from="sliding_window_buffer_samples_timestamp_V_8_0" to="sliding_window_buffer_samples_timestamp_V_8_0_addr" fromId="1509" toId="1074">
</dataflow>
<dataflow id="3953" from="StgValue_1779" to="sliding_window_buffer_samples_timestamp_V_8_0_addr" fromId="1779" toId="1074">
</dataflow>
<dataflow id="3954" from="zext_ln46" to="sliding_window_buffer_samples_timestamp_V_8_0_addr" fromId="328" toId="1074">
</dataflow>
<dataflow id="3955" from="sliding_window_buffer_samples_timestamp_V_8_0_addr" to="sliding_window_buffer_samples_timestamp_V_8_0_load" fromId="1074" toId="1075">
</dataflow>
<dataflow id="3956" from="sliding_window_buffer_samples_sample_V_8_11" to="sliding_window_buffer_samples_sample_V_8_11_addr" fromId="1510" toId="1076">
</dataflow>
<dataflow id="3957" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_8_11_addr" fromId="1779" toId="1076">
</dataflow>
<dataflow id="3958" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_8_11_addr" fromId="328" toId="1076">
</dataflow>
<dataflow id="3959" from="sliding_window_buffer_samples_sample_V_8_11_addr" to="sliding_window_buffer_samples_sample_V_8_11_load" fromId="1076" toId="1077">
</dataflow>
<dataflow id="3960" from="sliding_window_buffer_samples_sample_V_8_10" to="sliding_window_buffer_samples_sample_V_8_10_addr" fromId="1511" toId="1078">
</dataflow>
<dataflow id="3961" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_8_10_addr" fromId="1779" toId="1078">
</dataflow>
<dataflow id="3962" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_8_10_addr" fromId="328" toId="1078">
</dataflow>
<dataflow id="3963" from="sliding_window_buffer_samples_sample_V_8_10_addr" to="sliding_window_buffer_samples_sample_V_8_10_load" fromId="1078" toId="1079">
</dataflow>
<dataflow id="3964" from="sliding_window_buffer_samples_sample_V_8_9" to="sliding_window_buffer_samples_sample_V_8_9_addr" fromId="1512" toId="1080">
</dataflow>
<dataflow id="3965" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_8_9_addr" fromId="1779" toId="1080">
</dataflow>
<dataflow id="3966" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_8_9_addr" fromId="328" toId="1080">
</dataflow>
<dataflow id="3967" from="sliding_window_buffer_samples_sample_V_8_9_addr" to="sliding_window_buffer_samples_sample_V_8_9_load" fromId="1080" toId="1081">
</dataflow>
<dataflow id="3968" from="sliding_window_buffer_samples_sample_V_8_8" to="sliding_window_buffer_samples_sample_V_8_8_addr" fromId="1513" toId="1082">
</dataflow>
<dataflow id="3969" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_8_8_addr" fromId="1779" toId="1082">
</dataflow>
<dataflow id="3970" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_8_8_addr" fromId="328" toId="1082">
</dataflow>
<dataflow id="3971" from="sliding_window_buffer_samples_sample_V_8_8_addr" to="sliding_window_buffer_samples_sample_V_8_8_load" fromId="1082" toId="1083">
</dataflow>
<dataflow id="3972" from="sliding_window_buffer_samples_sample_V_8_7" to="sliding_window_buffer_samples_sample_V_8_7_addr" fromId="1514" toId="1084">
</dataflow>
<dataflow id="3973" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_8_7_addr" fromId="1779" toId="1084">
</dataflow>
<dataflow id="3974" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_8_7_addr" fromId="328" toId="1084">
</dataflow>
<dataflow id="3975" from="sliding_window_buffer_samples_sample_V_8_7_addr" to="sliding_window_buffer_samples_sample_V_8_7_load" fromId="1084" toId="1085">
</dataflow>
<dataflow id="3976" from="sliding_window_buffer_samples_sample_V_8_6" to="sliding_window_buffer_samples_sample_V_8_6_addr" fromId="1515" toId="1086">
</dataflow>
<dataflow id="3977" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_8_6_addr" fromId="1779" toId="1086">
</dataflow>
<dataflow id="3978" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_8_6_addr" fromId="328" toId="1086">
</dataflow>
<dataflow id="3979" from="sliding_window_buffer_samples_sample_V_8_6_addr" to="sliding_window_buffer_samples_sample_V_8_6_load" fromId="1086" toId="1087">
</dataflow>
<dataflow id="3980" from="sliding_window_buffer_samples_sample_V_8_5" to="sliding_window_buffer_samples_sample_V_8_5_addr" fromId="1516" toId="1088">
</dataflow>
<dataflow id="3981" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_8_5_addr" fromId="1779" toId="1088">
</dataflow>
<dataflow id="3982" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_8_5_addr" fromId="328" toId="1088">
</dataflow>
<dataflow id="3983" from="sliding_window_buffer_samples_sample_V_8_5_addr" to="sliding_window_buffer_samples_sample_V_8_5_load" fromId="1088" toId="1089">
</dataflow>
<dataflow id="3984" from="sliding_window_buffer_samples_sample_V_8_4" to="sliding_window_buffer_samples_sample_V_8_4_addr" fromId="1517" toId="1090">
</dataflow>
<dataflow id="3985" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_8_4_addr" fromId="1779" toId="1090">
</dataflow>
<dataflow id="3986" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_8_4_addr" fromId="328" toId="1090">
</dataflow>
<dataflow id="3987" from="sliding_window_buffer_samples_sample_V_8_4_addr" to="sliding_window_buffer_samples_sample_V_8_4_load" fromId="1090" toId="1091">
</dataflow>
<dataflow id="3988" from="sliding_window_buffer_samples_sample_V_8_3" to="sliding_window_buffer_samples_sample_V_8_3_addr" fromId="1518" toId="1092">
</dataflow>
<dataflow id="3989" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_8_3_addr" fromId="1779" toId="1092">
</dataflow>
<dataflow id="3990" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_8_3_addr" fromId="328" toId="1092">
</dataflow>
<dataflow id="3991" from="sliding_window_buffer_samples_sample_V_8_3_addr" to="sliding_window_buffer_samples_sample_V_8_3_load" fromId="1092" toId="1093">
</dataflow>
<dataflow id="3992" from="sliding_window_buffer_samples_sample_V_8_2" to="sliding_window_buffer_samples_sample_V_8_2_addr" fromId="1519" toId="1094">
</dataflow>
<dataflow id="3993" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_8_2_addr" fromId="1779" toId="1094">
</dataflow>
<dataflow id="3994" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_8_2_addr" fromId="328" toId="1094">
</dataflow>
<dataflow id="3995" from="sliding_window_buffer_samples_sample_V_8_2_addr" to="sliding_window_buffer_samples_sample_V_8_2_load" fromId="1094" toId="1095">
</dataflow>
<dataflow id="3996" from="sliding_window_buffer_samples_sample_V_8_1" to="sliding_window_buffer_samples_sample_V_8_1_addr" fromId="1520" toId="1096">
</dataflow>
<dataflow id="3997" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_8_1_addr" fromId="1779" toId="1096">
</dataflow>
<dataflow id="3998" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_8_1_addr" fromId="328" toId="1096">
</dataflow>
<dataflow id="3999" from="sliding_window_buffer_samples_sample_V_8_1_addr" to="sliding_window_buffer_samples_sample_V_8_1_load" fromId="1096" toId="1097">
</dataflow>
<dataflow id="4000" from="sliding_window_buffer_samples_sample_V_8_0" to="sliding_window_buffer_samples_sample_V_8_0_addr" fromId="1521" toId="1098">
</dataflow>
<dataflow id="4001" from="StgValue_1779" to="sliding_window_buffer_samples_sample_V_8_0_addr" fromId="1779" toId="1098">
</dataflow>
<dataflow id="4002" from="zext_ln46" to="sliding_window_buffer_samples_sample_V_8_0_addr" fromId="328" toId="1098">
</dataflow>
<dataflow id="4003" from="sliding_window_buffer_samples_sample_V_8_0_addr" to="sliding_window_buffer_samples_sample_V_8_0_load" fromId="1098" toId="1099">
</dataflow>
<dataflow id="4004" from="sliding_window_buffer_samples_timestamp_V_7_11_addr" to="sliding_window_buffer_samples_timestamp_V_7_11_load" fromId="810" toId="1100">
</dataflow>
<dataflow id="4005" from="sliding_window_buffer_samples_timestamp_V_7_10_addr" to="sliding_window_buffer_samples_timestamp_V_7_10_load" fromId="812" toId="1101">
</dataflow>
<dataflow id="4006" from="sliding_window_buffer_samples_timestamp_V_7_9_addr" to="sliding_window_buffer_samples_timestamp_V_7_9_load" fromId="814" toId="1102">
</dataflow>
<dataflow id="4007" from="sliding_window_buffer_samples_timestamp_V_7_8_addr" to="sliding_window_buffer_samples_timestamp_V_7_8_load" fromId="816" toId="1103">
</dataflow>
<dataflow id="4008" from="sliding_window_buffer_samples_timestamp_V_7_7_addr" to="sliding_window_buffer_samples_timestamp_V_7_7_load" fromId="818" toId="1104">
</dataflow>
<dataflow id="4009" from="sliding_window_buffer_samples_timestamp_V_7_6_addr" to="sliding_window_buffer_samples_timestamp_V_7_6_load" fromId="820" toId="1105">
</dataflow>
<dataflow id="4010" from="sliding_window_buffer_samples_timestamp_V_7_5_addr" to="sliding_window_buffer_samples_timestamp_V_7_5_load" fromId="822" toId="1106">
</dataflow>
<dataflow id="4011" from="sliding_window_buffer_samples_timestamp_V_7_4_addr" to="sliding_window_buffer_samples_timestamp_V_7_4_load" fromId="824" toId="1107">
</dataflow>
<dataflow id="4012" from="sliding_window_buffer_samples_timestamp_V_7_3_addr" to="sliding_window_buffer_samples_timestamp_V_7_3_load" fromId="826" toId="1108">
</dataflow>
<dataflow id="4013" from="sliding_window_buffer_samples_timestamp_V_7_2_addr" to="sliding_window_buffer_samples_timestamp_V_7_2_load" fromId="828" toId="1109">
</dataflow>
<dataflow id="4014" from="sliding_window_buffer_samples_timestamp_V_7_1_addr" to="sliding_window_buffer_samples_timestamp_V_7_1_load" fromId="830" toId="1110">
</dataflow>
<dataflow id="4015" from="sliding_window_buffer_samples_timestamp_V_7_0_addr" to="sliding_window_buffer_samples_timestamp_V_7_0_load" fromId="832" toId="1111">
</dataflow>
<dataflow id="4016" from="sliding_window_buffer_samples_sample_V_7_11_addr" to="sliding_window_buffer_samples_sample_V_7_11_load" fromId="834" toId="1112">
</dataflow>
<dataflow id="4017" from="sliding_window_buffer_samples_sample_V_7_10_addr" to="sliding_window_buffer_samples_sample_V_7_10_load" fromId="836" toId="1113">
</dataflow>
<dataflow id="4018" from="sliding_window_buffer_samples_sample_V_7_9_addr" to="sliding_window_buffer_samples_sample_V_7_9_load" fromId="838" toId="1114">
</dataflow>
<dataflow id="4019" from="sliding_window_buffer_samples_sample_V_7_8_addr" to="sliding_window_buffer_samples_sample_V_7_8_load" fromId="840" toId="1115">
</dataflow>
<dataflow id="4020" from="sliding_window_buffer_samples_sample_V_7_7_addr" to="sliding_window_buffer_samples_sample_V_7_7_load" fromId="842" toId="1116">
</dataflow>
<dataflow id="4021" from="sliding_window_buffer_samples_sample_V_7_6_addr" to="sliding_window_buffer_samples_sample_V_7_6_load" fromId="844" toId="1117">
</dataflow>
<dataflow id="4022" from="sliding_window_buffer_samples_sample_V_7_5_addr" to="sliding_window_buffer_samples_sample_V_7_5_load" fromId="846" toId="1118">
</dataflow>
<dataflow id="4023" from="sliding_window_buffer_samples_sample_V_7_4_addr" to="sliding_window_buffer_samples_sample_V_7_4_load" fromId="848" toId="1119">
</dataflow>
<dataflow id="4024" from="sliding_window_buffer_samples_sample_V_7_3_addr" to="sliding_window_buffer_samples_sample_V_7_3_load" fromId="850" toId="1120">
</dataflow>
<dataflow id="4025" from="sliding_window_buffer_samples_sample_V_7_2_addr" to="sliding_window_buffer_samples_sample_V_7_2_load" fromId="852" toId="1121">
</dataflow>
<dataflow id="4026" from="sliding_window_buffer_samples_sample_V_7_1_addr" to="sliding_window_buffer_samples_sample_V_7_1_load" fromId="854" toId="1122">
</dataflow>
<dataflow id="4027" from="sliding_window_buffer_samples_sample_V_7_0_addr" to="sliding_window_buffer_samples_sample_V_7_0_load" fromId="856" toId="1123">
</dataflow>
<dataflow id="4028" from="sliding_window_buffer_samples_timestamp_V_6_11_addr" to="sliding_window_buffer_samples_timestamp_V_6_11_load" fromId="858" toId="1124">
</dataflow>
<dataflow id="4029" from="sliding_window_buffer_samples_timestamp_V_6_10_addr" to="sliding_window_buffer_samples_timestamp_V_6_10_load" fromId="860" toId="1125">
</dataflow>
<dataflow id="4030" from="sliding_window_buffer_samples_timestamp_V_6_9_addr" to="sliding_window_buffer_samples_timestamp_V_6_9_load" fromId="862" toId="1126">
</dataflow>
<dataflow id="4031" from="sliding_window_buffer_samples_timestamp_V_6_8_addr" to="sliding_window_buffer_samples_timestamp_V_6_8_load" fromId="864" toId="1127">
</dataflow>
<dataflow id="4032" from="sliding_window_buffer_samples_timestamp_V_6_7_addr" to="sliding_window_buffer_samples_timestamp_V_6_7_load" fromId="866" toId="1128">
</dataflow>
<dataflow id="4033" from="sliding_window_buffer_samples_timestamp_V_6_6_addr" to="sliding_window_buffer_samples_timestamp_V_6_6_load" fromId="868" toId="1129">
</dataflow>
<dataflow id="4034" from="sliding_window_buffer_samples_timestamp_V_6_5_addr" to="sliding_window_buffer_samples_timestamp_V_6_5_load" fromId="870" toId="1130">
</dataflow>
<dataflow id="4035" from="sliding_window_buffer_samples_timestamp_V_6_4_addr" to="sliding_window_buffer_samples_timestamp_V_6_4_load" fromId="872" toId="1131">
</dataflow>
<dataflow id="4036" from="sliding_window_buffer_samples_timestamp_V_6_3_addr" to="sliding_window_buffer_samples_timestamp_V_6_3_load" fromId="874" toId="1132">
</dataflow>
<dataflow id="4037" from="sliding_window_buffer_samples_timestamp_V_6_2_addr" to="sliding_window_buffer_samples_timestamp_V_6_2_load" fromId="876" toId="1133">
</dataflow>
<dataflow id="4038" from="sliding_window_buffer_samples_timestamp_V_6_1_addr" to="sliding_window_buffer_samples_timestamp_V_6_1_load" fromId="878" toId="1134">
</dataflow>
<dataflow id="4039" from="sliding_window_buffer_samples_timestamp_V_6_0_addr" to="sliding_window_buffer_samples_timestamp_V_6_0_load" fromId="880" toId="1135">
</dataflow>
<dataflow id="4040" from="sliding_window_buffer_samples_sample_V_6_11_addr" to="sliding_window_buffer_samples_sample_V_6_11_load" fromId="882" toId="1136">
</dataflow>
<dataflow id="4041" from="sliding_window_buffer_samples_sample_V_6_10_addr" to="sliding_window_buffer_samples_sample_V_6_10_load" fromId="884" toId="1137">
</dataflow>
<dataflow id="4042" from="sliding_window_buffer_samples_sample_V_6_9_addr" to="sliding_window_buffer_samples_sample_V_6_9_load" fromId="886" toId="1138">
</dataflow>
<dataflow id="4043" from="sliding_window_buffer_samples_sample_V_6_8_addr" to="sliding_window_buffer_samples_sample_V_6_8_load" fromId="888" toId="1139">
</dataflow>
<dataflow id="4044" from="sliding_window_buffer_samples_sample_V_6_7_addr" to="sliding_window_buffer_samples_sample_V_6_7_load" fromId="890" toId="1140">
</dataflow>
<dataflow id="4045" from="sliding_window_buffer_samples_sample_V_6_6_addr" to="sliding_window_buffer_samples_sample_V_6_6_load" fromId="892" toId="1141">
</dataflow>
<dataflow id="4046" from="sliding_window_buffer_samples_sample_V_6_5_addr" to="sliding_window_buffer_samples_sample_V_6_5_load" fromId="894" toId="1142">
</dataflow>
<dataflow id="4047" from="sliding_window_buffer_samples_sample_V_6_4_addr" to="sliding_window_buffer_samples_sample_V_6_4_load" fromId="896" toId="1143">
</dataflow>
<dataflow id="4048" from="sliding_window_buffer_samples_sample_V_6_3_addr" to="sliding_window_buffer_samples_sample_V_6_3_load" fromId="898" toId="1144">
</dataflow>
<dataflow id="4049" from="sliding_window_buffer_samples_sample_V_6_2_addr" to="sliding_window_buffer_samples_sample_V_6_2_load" fromId="900" toId="1145">
</dataflow>
<dataflow id="4050" from="sliding_window_buffer_samples_sample_V_6_1_addr" to="sliding_window_buffer_samples_sample_V_6_1_load" fromId="902" toId="1146">
</dataflow>
<dataflow id="4051" from="sliding_window_buffer_samples_sample_V_6_0_addr" to="sliding_window_buffer_samples_sample_V_6_0_load" fromId="904" toId="1147">
</dataflow>
<dataflow id="4052" from="sliding_window_buffer_samples_sample_V_6_0_load" to="store_ln157" fromId="1147" toId="1148">
</dataflow>
<dataflow id="4053" from="sample_period_samples_0_sample_V_addr_7" to="store_ln157" fromId="193" toId="1148">
</dataflow>
<dataflow id="4054" from="sliding_window_buffer_samples_sample_V_6_1_load" to="store_ln157" fromId="1146" toId="1149">
</dataflow>
<dataflow id="4055" from="sample_period_samples_1_sample_V_addr_7" to="store_ln157" fromId="194" toId="1149">
</dataflow>
<dataflow id="4056" from="sliding_window_buffer_samples_sample_V_6_2_load" to="store_ln157" fromId="1145" toId="1150">
</dataflow>
<dataflow id="4057" from="sample_period_samples_2_sample_V_addr_7" to="store_ln157" fromId="195" toId="1150">
</dataflow>
<dataflow id="4058" from="sliding_window_buffer_samples_sample_V_6_3_load" to="store_ln157" fromId="1144" toId="1151">
</dataflow>
<dataflow id="4059" from="sample_period_samples_3_sample_V_addr_7" to="store_ln157" fromId="196" toId="1151">
</dataflow>
<dataflow id="4060" from="sliding_window_buffer_samples_sample_V_6_4_load" to="store_ln157" fromId="1143" toId="1152">
</dataflow>
<dataflow id="4061" from="sample_period_samples_4_sample_V_addr_7" to="store_ln157" fromId="197" toId="1152">
</dataflow>
<dataflow id="4062" from="sliding_window_buffer_samples_sample_V_6_5_load" to="store_ln157" fromId="1142" toId="1153">
</dataflow>
<dataflow id="4063" from="sample_period_samples_5_sample_V_addr_7" to="store_ln157" fromId="198" toId="1153">
</dataflow>
<dataflow id="4064" from="sliding_window_buffer_samples_sample_V_6_6_load" to="store_ln157" fromId="1141" toId="1154">
</dataflow>
<dataflow id="4065" from="sample_period_samples_6_sample_V_addr_7" to="store_ln157" fromId="199" toId="1154">
</dataflow>
<dataflow id="4066" from="sliding_window_buffer_samples_sample_V_6_7_load" to="store_ln157" fromId="1140" toId="1155">
</dataflow>
<dataflow id="4067" from="sample_period_samples_7_sample_V_addr_7" to="store_ln157" fromId="200" toId="1155">
</dataflow>
<dataflow id="4068" from="sliding_window_buffer_samples_sample_V_6_8_load" to="store_ln157" fromId="1139" toId="1156">
</dataflow>
<dataflow id="4069" from="sample_period_samples_8_sample_V_addr_7" to="store_ln157" fromId="201" toId="1156">
</dataflow>
<dataflow id="4070" from="sliding_window_buffer_samples_sample_V_6_9_load" to="store_ln157" fromId="1138" toId="1157">
</dataflow>
<dataflow id="4071" from="sample_period_samples_9_sample_V_addr_7" to="store_ln157" fromId="202" toId="1157">
</dataflow>
<dataflow id="4072" from="sliding_window_buffer_samples_sample_V_6_10_load" to="store_ln157" fromId="1137" toId="1158">
</dataflow>
<dataflow id="4073" from="sample_period_samples_10_sample_V_addr_7" to="store_ln157" fromId="203" toId="1158">
</dataflow>
<dataflow id="4074" from="sliding_window_buffer_samples_sample_V_6_11_load" to="store_ln157" fromId="1136" toId="1159">
</dataflow>
<dataflow id="4075" from="sample_period_samples_11_sample_V_addr_7" to="store_ln157" fromId="204" toId="1159">
</dataflow>
<dataflow id="4076" from="sliding_window_buffer_samples_timestamp_V_6_0_load" to="store_ln157" fromId="1135" toId="1160">
</dataflow>
<dataflow id="4077" from="sample_period_samples_0_timestamp_V_addr_7" to="store_ln157" fromId="205" toId="1160">
</dataflow>
<dataflow id="4078" from="sliding_window_buffer_samples_timestamp_V_6_1_load" to="store_ln157" fromId="1134" toId="1161">
</dataflow>
<dataflow id="4079" from="sample_period_samples_1_timestamp_V_addr_7" to="store_ln157" fromId="206" toId="1161">
</dataflow>
<dataflow id="4080" from="sliding_window_buffer_samples_timestamp_V_6_2_load" to="store_ln157" fromId="1133" toId="1162">
</dataflow>
<dataflow id="4081" from="sample_period_samples_2_timestamp_V_addr_7" to="store_ln157" fromId="207" toId="1162">
</dataflow>
<dataflow id="4082" from="sliding_window_buffer_samples_timestamp_V_6_3_load" to="store_ln157" fromId="1132" toId="1163">
</dataflow>
<dataflow id="4083" from="sample_period_samples_3_timestamp_V_addr_7" to="store_ln157" fromId="208" toId="1163">
</dataflow>
<dataflow id="4084" from="sliding_window_buffer_samples_timestamp_V_6_4_load" to="store_ln157" fromId="1131" toId="1164">
</dataflow>
<dataflow id="4085" from="sample_period_samples_4_timestamp_V_addr_7" to="store_ln157" fromId="209" toId="1164">
</dataflow>
<dataflow id="4086" from="sliding_window_buffer_samples_timestamp_V_6_5_load" to="store_ln157" fromId="1130" toId="1165">
</dataflow>
<dataflow id="4087" from="sample_period_samples_5_timestamp_V_addr_7" to="store_ln157" fromId="210" toId="1165">
</dataflow>
<dataflow id="4088" from="sliding_window_buffer_samples_timestamp_V_6_6_load" to="store_ln157" fromId="1129" toId="1166">
</dataflow>
<dataflow id="4089" from="sample_period_samples_6_timestamp_V_addr_7" to="store_ln157" fromId="211" toId="1166">
</dataflow>
<dataflow id="4090" from="sliding_window_buffer_samples_timestamp_V_6_7_load" to="store_ln157" fromId="1128" toId="1167">
</dataflow>
<dataflow id="4091" from="sample_period_samples_7_timestamp_V_addr_7" to="store_ln157" fromId="212" toId="1167">
</dataflow>
<dataflow id="4092" from="sliding_window_buffer_samples_timestamp_V_6_8_load" to="store_ln157" fromId="1127" toId="1168">
</dataflow>
<dataflow id="4093" from="sample_period_samples_8_timestamp_V_addr_7" to="store_ln157" fromId="213" toId="1168">
</dataflow>
<dataflow id="4094" from="sliding_window_buffer_samples_timestamp_V_6_9_load" to="store_ln157" fromId="1126" toId="1169">
</dataflow>
<dataflow id="4095" from="sample_period_samples_9_timestamp_V_addr_7" to="store_ln157" fromId="214" toId="1169">
</dataflow>
<dataflow id="4096" from="sliding_window_buffer_samples_timestamp_V_6_10_load" to="store_ln157" fromId="1125" toId="1170">
</dataflow>
<dataflow id="4097" from="sample_period_samples_10_timestamp_V_addr_7" to="store_ln157" fromId="215" toId="1170">
</dataflow>
<dataflow id="4098" from="sliding_window_buffer_samples_timestamp_V_6_11_load" to="store_ln157" fromId="1124" toId="1171">
</dataflow>
<dataflow id="4099" from="sample_period_samples_11_timestamp_V_addr_7" to="store_ln157" fromId="216" toId="1171">
</dataflow>
<dataflow id="4100" from="sliding_window_buffer_samples_sample_V_7_0_load" to="store_ln157" fromId="1123" toId="1172">
</dataflow>
<dataflow id="4101" from="sample_period_samples_0_sample_V_addr_8" to="store_ln157" fromId="217" toId="1172">
</dataflow>
<dataflow id="4102" from="sliding_window_buffer_samples_sample_V_7_1_load" to="store_ln157" fromId="1122" toId="1173">
</dataflow>
<dataflow id="4103" from="sample_period_samples_1_sample_V_addr_8" to="store_ln157" fromId="218" toId="1173">
</dataflow>
<dataflow id="4104" from="sliding_window_buffer_samples_sample_V_7_2_load" to="store_ln157" fromId="1121" toId="1174">
</dataflow>
<dataflow id="4105" from="sample_period_samples_2_sample_V_addr_8" to="store_ln157" fromId="219" toId="1174">
</dataflow>
<dataflow id="4106" from="sliding_window_buffer_samples_sample_V_7_3_load" to="store_ln157" fromId="1120" toId="1175">
</dataflow>
<dataflow id="4107" from="sample_period_samples_3_sample_V_addr_8" to="store_ln157" fromId="220" toId="1175">
</dataflow>
<dataflow id="4108" from="sliding_window_buffer_samples_sample_V_7_4_load" to="store_ln157" fromId="1119" toId="1176">
</dataflow>
<dataflow id="4109" from="sample_period_samples_4_sample_V_addr_8" to="store_ln157" fromId="221" toId="1176">
</dataflow>
<dataflow id="4110" from="sliding_window_buffer_samples_sample_V_7_5_load" to="store_ln157" fromId="1118" toId="1177">
</dataflow>
<dataflow id="4111" from="sample_period_samples_5_sample_V_addr_8" to="store_ln157" fromId="222" toId="1177">
</dataflow>
<dataflow id="4112" from="sliding_window_buffer_samples_sample_V_7_6_load" to="store_ln157" fromId="1117" toId="1178">
</dataflow>
<dataflow id="4113" from="sample_period_samples_6_sample_V_addr_8" to="store_ln157" fromId="223" toId="1178">
</dataflow>
<dataflow id="4114" from="sliding_window_buffer_samples_sample_V_7_7_load" to="store_ln157" fromId="1116" toId="1179">
</dataflow>
<dataflow id="4115" from="sample_period_samples_7_sample_V_addr_8" to="store_ln157" fromId="224" toId="1179">
</dataflow>
<dataflow id="4116" from="sliding_window_buffer_samples_sample_V_7_8_load" to="store_ln157" fromId="1115" toId="1180">
</dataflow>
<dataflow id="4117" from="sample_period_samples_8_sample_V_addr_8" to="store_ln157" fromId="225" toId="1180">
</dataflow>
<dataflow id="4118" from="sliding_window_buffer_samples_sample_V_7_9_load" to="store_ln157" fromId="1114" toId="1181">
</dataflow>
<dataflow id="4119" from="sample_period_samples_9_sample_V_addr_8" to="store_ln157" fromId="226" toId="1181">
</dataflow>
<dataflow id="4120" from="sliding_window_buffer_samples_sample_V_7_10_load" to="store_ln157" fromId="1113" toId="1182">
</dataflow>
<dataflow id="4121" from="sample_period_samples_10_sample_V_addr_8" to="store_ln157" fromId="227" toId="1182">
</dataflow>
<dataflow id="4122" from="sliding_window_buffer_samples_sample_V_7_11_load" to="store_ln157" fromId="1112" toId="1183">
</dataflow>
<dataflow id="4123" from="sample_period_samples_11_sample_V_addr_8" to="store_ln157" fromId="228" toId="1183">
</dataflow>
<dataflow id="4124" from="sliding_window_buffer_samples_timestamp_V_7_0_load" to="store_ln157" fromId="1111" toId="1184">
</dataflow>
<dataflow id="4125" from="sample_period_samples_0_timestamp_V_addr_8" to="store_ln157" fromId="229" toId="1184">
</dataflow>
<dataflow id="4126" from="sliding_window_buffer_samples_timestamp_V_7_1_load" to="store_ln157" fromId="1110" toId="1185">
</dataflow>
<dataflow id="4127" from="sample_period_samples_1_timestamp_V_addr_8" to="store_ln157" fromId="230" toId="1185">
</dataflow>
<dataflow id="4128" from="sliding_window_buffer_samples_timestamp_V_7_2_load" to="store_ln157" fromId="1109" toId="1186">
</dataflow>
<dataflow id="4129" from="sample_period_samples_2_timestamp_V_addr_8" to="store_ln157" fromId="231" toId="1186">
</dataflow>
<dataflow id="4130" from="sliding_window_buffer_samples_timestamp_V_7_3_load" to="store_ln157" fromId="1108" toId="1187">
</dataflow>
<dataflow id="4131" from="sample_period_samples_3_timestamp_V_addr_8" to="store_ln157" fromId="232" toId="1187">
</dataflow>
<dataflow id="4132" from="sliding_window_buffer_samples_timestamp_V_7_4_load" to="store_ln157" fromId="1107" toId="1188">
</dataflow>
<dataflow id="4133" from="sample_period_samples_4_timestamp_V_addr_8" to="store_ln157" fromId="233" toId="1188">
</dataflow>
<dataflow id="4134" from="sliding_window_buffer_samples_timestamp_V_7_5_load" to="store_ln157" fromId="1106" toId="1189">
</dataflow>
<dataflow id="4135" from="sample_period_samples_5_timestamp_V_addr_8" to="store_ln157" fromId="234" toId="1189">
</dataflow>
<dataflow id="4136" from="sliding_window_buffer_samples_timestamp_V_7_6_load" to="store_ln157" fromId="1105" toId="1190">
</dataflow>
<dataflow id="4137" from="sample_period_samples_6_timestamp_V_addr_8" to="store_ln157" fromId="235" toId="1190">
</dataflow>
<dataflow id="4138" from="sliding_window_buffer_samples_timestamp_V_7_7_load" to="store_ln157" fromId="1104" toId="1191">
</dataflow>
<dataflow id="4139" from="sample_period_samples_7_timestamp_V_addr_8" to="store_ln157" fromId="236" toId="1191">
</dataflow>
<dataflow id="4140" from="sliding_window_buffer_samples_timestamp_V_7_8_load" to="store_ln157" fromId="1103" toId="1192">
</dataflow>
<dataflow id="4141" from="sample_period_samples_8_timestamp_V_addr_8" to="store_ln157" fromId="237" toId="1192">
</dataflow>
<dataflow id="4142" from="sliding_window_buffer_samples_timestamp_V_7_9_load" to="store_ln157" fromId="1102" toId="1193">
</dataflow>
<dataflow id="4143" from="sample_period_samples_9_timestamp_V_addr_8" to="store_ln157" fromId="238" toId="1193">
</dataflow>
<dataflow id="4144" from="sliding_window_buffer_samples_timestamp_V_7_10_load" to="store_ln157" fromId="1101" toId="1194">
</dataflow>
<dataflow id="4145" from="sample_period_samples_10_timestamp_V_addr_8" to="store_ln157" fromId="239" toId="1194">
</dataflow>
<dataflow id="4146" from="sliding_window_buffer_samples_timestamp_V_7_11_load" to="store_ln157" fromId="1100" toId="1195">
</dataflow>
<dataflow id="4147" from="sample_period_samples_11_timestamp_V_addr_8" to="store_ln157" fromId="240" toId="1195">
</dataflow>
<dataflow id="4149" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln150" fromId="4148" toId="1196">
</dataflow>
<dataflow id="4150" from="StgValue_1751" to="speclooptripcount_ln150" fromId="1751" toId="1196">
</dataflow>
<dataflow id="4152" from="StgValue_4151" to="speclooptripcount_ln150" fromId="4151" toId="1196">
</dataflow>
<dataflow id="4154" from="StgValue_4153" to="speclooptripcount_ln150" fromId="4153" toId="1196">
</dataflow>
<dataflow id="4156" from="_ssdm_op_SpecLoopName" to="specloopname_ln150" fromId="4155" toId="1197">
</dataflow>
<dataflow id="4158" from="empty_3" to="specloopname_ln150" fromId="4157" toId="1197">
</dataflow>
<dataflow id="4159" from="sliding_window_buffer_count_addr" to="sample_period_count_s" fromId="1002" toId="1198">
</dataflow>
<dataflow id="4160" from="sliding_window_buffer_samples_timestamp_V_9_11_addr" to="sliding_window_buffer_samples_timestamp_V_9_11_load" fromId="1004" toId="1199">
</dataflow>
<dataflow id="4161" from="sliding_window_buffer_samples_timestamp_V_9_10_addr" to="sliding_window_buffer_samples_timestamp_V_9_10_load" fromId="1006" toId="1200">
</dataflow>
<dataflow id="4162" from="sliding_window_buffer_samples_timestamp_V_9_9_addr" to="sliding_window_buffer_samples_timestamp_V_9_9_load" fromId="1008" toId="1201">
</dataflow>
<dataflow id="4163" from="sliding_window_buffer_samples_timestamp_V_9_8_addr" to="sliding_window_buffer_samples_timestamp_V_9_8_load" fromId="1010" toId="1202">
</dataflow>
<dataflow id="4164" from="sliding_window_buffer_samples_timestamp_V_9_7_addr" to="sliding_window_buffer_samples_timestamp_V_9_7_load" fromId="1012" toId="1203">
</dataflow>
<dataflow id="4165" from="sliding_window_buffer_samples_timestamp_V_9_6_addr" to="sliding_window_buffer_samples_timestamp_V_9_6_load" fromId="1014" toId="1204">
</dataflow>
<dataflow id="4166" from="sliding_window_buffer_samples_timestamp_V_9_5_addr" to="sliding_window_buffer_samples_timestamp_V_9_5_load" fromId="1016" toId="1205">
</dataflow>
<dataflow id="4167" from="sliding_window_buffer_samples_timestamp_V_9_4_addr" to="sliding_window_buffer_samples_timestamp_V_9_4_load" fromId="1018" toId="1206">
</dataflow>
<dataflow id="4168" from="sliding_window_buffer_samples_timestamp_V_9_3_addr" to="sliding_window_buffer_samples_timestamp_V_9_3_load" fromId="1020" toId="1207">
</dataflow>
<dataflow id="4169" from="sliding_window_buffer_samples_timestamp_V_9_2_addr" to="sliding_window_buffer_samples_timestamp_V_9_2_load" fromId="1022" toId="1208">
</dataflow>
<dataflow id="4170" from="sliding_window_buffer_samples_timestamp_V_9_1_addr" to="sliding_window_buffer_samples_timestamp_V_9_1_load" fromId="1024" toId="1209">
</dataflow>
<dataflow id="4171" from="sliding_window_buffer_samples_timestamp_V_9_0_addr" to="sliding_window_buffer_samples_timestamp_V_9_0_load" fromId="1026" toId="1210">
</dataflow>
<dataflow id="4172" from="sliding_window_buffer_samples_sample_V_9_11_addr" to="sliding_window_buffer_samples_sample_V_9_11_load" fromId="1028" toId="1211">
</dataflow>
<dataflow id="4173" from="sliding_window_buffer_samples_sample_V_9_10_addr" to="sliding_window_buffer_samples_sample_V_9_10_load" fromId="1030" toId="1212">
</dataflow>
<dataflow id="4174" from="sliding_window_buffer_samples_sample_V_9_9_addr" to="sliding_window_buffer_samples_sample_V_9_9_load" fromId="1032" toId="1213">
</dataflow>
<dataflow id="4175" from="sliding_window_buffer_samples_sample_V_9_8_addr" to="sliding_window_buffer_samples_sample_V_9_8_load" fromId="1034" toId="1214">
</dataflow>
<dataflow id="4176" from="sliding_window_buffer_samples_sample_V_9_7_addr" to="sliding_window_buffer_samples_sample_V_9_7_load" fromId="1036" toId="1215">
</dataflow>
<dataflow id="4177" from="sliding_window_buffer_samples_sample_V_9_6_addr" to="sliding_window_buffer_samples_sample_V_9_6_load" fromId="1038" toId="1216">
</dataflow>
<dataflow id="4178" from="sliding_window_buffer_samples_sample_V_9_5_addr" to="sliding_window_buffer_samples_sample_V_9_5_load" fromId="1040" toId="1217">
</dataflow>
<dataflow id="4179" from="sliding_window_buffer_samples_sample_V_9_4_addr" to="sliding_window_buffer_samples_sample_V_9_4_load" fromId="1042" toId="1218">
</dataflow>
<dataflow id="4180" from="sliding_window_buffer_samples_sample_V_9_3_addr" to="sliding_window_buffer_samples_sample_V_9_3_load" fromId="1044" toId="1219">
</dataflow>
<dataflow id="4181" from="sliding_window_buffer_samples_sample_V_9_2_addr" to="sliding_window_buffer_samples_sample_V_9_2_load" fromId="1046" toId="1220">
</dataflow>
<dataflow id="4182" from="sliding_window_buffer_samples_sample_V_9_1_addr" to="sliding_window_buffer_samples_sample_V_9_1_load" fromId="1048" toId="1221">
</dataflow>
<dataflow id="4183" from="sliding_window_buffer_samples_sample_V_9_0_addr" to="sliding_window_buffer_samples_sample_V_9_0_load" fromId="1050" toId="1222">
</dataflow>
<dataflow id="4184" from="sliding_window_buffer_samples_timestamp_V_8_11_addr" to="sliding_window_buffer_samples_timestamp_V_8_11_load" fromId="1052" toId="1223">
</dataflow>
<dataflow id="4185" from="sliding_window_buffer_samples_timestamp_V_8_10_addr" to="sliding_window_buffer_samples_timestamp_V_8_10_load" fromId="1054" toId="1224">
</dataflow>
<dataflow id="4186" from="sliding_window_buffer_samples_timestamp_V_8_9_addr" to="sliding_window_buffer_samples_timestamp_V_8_9_load" fromId="1056" toId="1225">
</dataflow>
<dataflow id="4187" from="sliding_window_buffer_samples_timestamp_V_8_8_addr" to="sliding_window_buffer_samples_timestamp_V_8_8_load" fromId="1058" toId="1226">
</dataflow>
<dataflow id="4188" from="sliding_window_buffer_samples_timestamp_V_8_7_addr" to="sliding_window_buffer_samples_timestamp_V_8_7_load" fromId="1060" toId="1227">
</dataflow>
<dataflow id="4189" from="sliding_window_buffer_samples_timestamp_V_8_6_addr" to="sliding_window_buffer_samples_timestamp_V_8_6_load" fromId="1062" toId="1228">
</dataflow>
<dataflow id="4190" from="sliding_window_buffer_samples_timestamp_V_8_5_addr" to="sliding_window_buffer_samples_timestamp_V_8_5_load" fromId="1064" toId="1229">
</dataflow>
<dataflow id="4191" from="sliding_window_buffer_samples_timestamp_V_8_4_addr" to="sliding_window_buffer_samples_timestamp_V_8_4_load" fromId="1066" toId="1230">
</dataflow>
<dataflow id="4192" from="sliding_window_buffer_samples_timestamp_V_8_3_addr" to="sliding_window_buffer_samples_timestamp_V_8_3_load" fromId="1068" toId="1231">
</dataflow>
<dataflow id="4193" from="sliding_window_buffer_samples_timestamp_V_8_2_addr" to="sliding_window_buffer_samples_timestamp_V_8_2_load" fromId="1070" toId="1232">
</dataflow>
<dataflow id="4194" from="sliding_window_buffer_samples_timestamp_V_8_1_addr" to="sliding_window_buffer_samples_timestamp_V_8_1_load" fromId="1072" toId="1233">
</dataflow>
<dataflow id="4195" from="sliding_window_buffer_samples_timestamp_V_8_0_addr" to="sliding_window_buffer_samples_timestamp_V_8_0_load" fromId="1074" toId="1234">
</dataflow>
<dataflow id="4196" from="sliding_window_buffer_samples_sample_V_8_11_addr" to="sliding_window_buffer_samples_sample_V_8_11_load" fromId="1076" toId="1235">
</dataflow>
<dataflow id="4197" from="sliding_window_buffer_samples_sample_V_8_10_addr" to="sliding_window_buffer_samples_sample_V_8_10_load" fromId="1078" toId="1236">
</dataflow>
<dataflow id="4198" from="sliding_window_buffer_samples_sample_V_8_9_addr" to="sliding_window_buffer_samples_sample_V_8_9_load" fromId="1080" toId="1237">
</dataflow>
<dataflow id="4199" from="sliding_window_buffer_samples_sample_V_8_8_addr" to="sliding_window_buffer_samples_sample_V_8_8_load" fromId="1082" toId="1238">
</dataflow>
<dataflow id="4200" from="sliding_window_buffer_samples_sample_V_8_7_addr" to="sliding_window_buffer_samples_sample_V_8_7_load" fromId="1084" toId="1239">
</dataflow>
<dataflow id="4201" from="sliding_window_buffer_samples_sample_V_8_6_addr" to="sliding_window_buffer_samples_sample_V_8_6_load" fromId="1086" toId="1240">
</dataflow>
<dataflow id="4202" from="sliding_window_buffer_samples_sample_V_8_5_addr" to="sliding_window_buffer_samples_sample_V_8_5_load" fromId="1088" toId="1241">
</dataflow>
<dataflow id="4203" from="sliding_window_buffer_samples_sample_V_8_4_addr" to="sliding_window_buffer_samples_sample_V_8_4_load" fromId="1090" toId="1242">
</dataflow>
<dataflow id="4204" from="sliding_window_buffer_samples_sample_V_8_3_addr" to="sliding_window_buffer_samples_sample_V_8_3_load" fromId="1092" toId="1243">
</dataflow>
<dataflow id="4205" from="sliding_window_buffer_samples_sample_V_8_2_addr" to="sliding_window_buffer_samples_sample_V_8_2_load" fromId="1094" toId="1244">
</dataflow>
<dataflow id="4206" from="sliding_window_buffer_samples_sample_V_8_1_addr" to="sliding_window_buffer_samples_sample_V_8_1_load" fromId="1096" toId="1245">
</dataflow>
<dataflow id="4207" from="sliding_window_buffer_samples_sample_V_8_0_addr" to="sliding_window_buffer_samples_sample_V_8_0_load" fromId="1098" toId="1246">
</dataflow>
<dataflow id="4208" from="sliding_window_buffer_samples_sample_V_8_0_load" to="store_ln157" fromId="1246" toId="1247">
</dataflow>
<dataflow id="4209" from="sample_period_samples_0_sample_V_addr_9" to="store_ln157" fromId="241" toId="1247">
</dataflow>
<dataflow id="4210" from="sliding_window_buffer_samples_sample_V_8_1_load" to="store_ln157" fromId="1245" toId="1248">
</dataflow>
<dataflow id="4211" from="sample_period_samples_1_sample_V_addr_9" to="store_ln157" fromId="242" toId="1248">
</dataflow>
<dataflow id="4212" from="sliding_window_buffer_samples_sample_V_8_2_load" to="store_ln157" fromId="1244" toId="1249">
</dataflow>
<dataflow id="4213" from="sample_period_samples_2_sample_V_addr_9" to="store_ln157" fromId="243" toId="1249">
</dataflow>
<dataflow id="4214" from="sliding_window_buffer_samples_sample_V_8_3_load" to="store_ln157" fromId="1243" toId="1250">
</dataflow>
<dataflow id="4215" from="sample_period_samples_3_sample_V_addr_9" to="store_ln157" fromId="244" toId="1250">
</dataflow>
<dataflow id="4216" from="sliding_window_buffer_samples_sample_V_8_4_load" to="store_ln157" fromId="1242" toId="1251">
</dataflow>
<dataflow id="4217" from="sample_period_samples_4_sample_V_addr_9" to="store_ln157" fromId="245" toId="1251">
</dataflow>
<dataflow id="4218" from="sliding_window_buffer_samples_sample_V_8_5_load" to="store_ln157" fromId="1241" toId="1252">
</dataflow>
<dataflow id="4219" from="sample_period_samples_5_sample_V_addr_9" to="store_ln157" fromId="246" toId="1252">
</dataflow>
<dataflow id="4220" from="sliding_window_buffer_samples_sample_V_8_6_load" to="store_ln157" fromId="1240" toId="1253">
</dataflow>
<dataflow id="4221" from="sample_period_samples_6_sample_V_addr_9" to="store_ln157" fromId="247" toId="1253">
</dataflow>
<dataflow id="4222" from="sliding_window_buffer_samples_sample_V_8_7_load" to="store_ln157" fromId="1239" toId="1254">
</dataflow>
<dataflow id="4223" from="sample_period_samples_7_sample_V_addr_9" to="store_ln157" fromId="248" toId="1254">
</dataflow>
<dataflow id="4224" from="sliding_window_buffer_samples_sample_V_8_8_load" to="store_ln157" fromId="1238" toId="1255">
</dataflow>
<dataflow id="4225" from="sample_period_samples_8_sample_V_addr_9" to="store_ln157" fromId="249" toId="1255">
</dataflow>
<dataflow id="4226" from="sliding_window_buffer_samples_sample_V_8_9_load" to="store_ln157" fromId="1237" toId="1256">
</dataflow>
<dataflow id="4227" from="sample_period_samples_9_sample_V_addr_9" to="store_ln157" fromId="250" toId="1256">
</dataflow>
<dataflow id="4228" from="sliding_window_buffer_samples_sample_V_8_10_load" to="store_ln157" fromId="1236" toId="1257">
</dataflow>
<dataflow id="4229" from="sample_period_samples_10_sample_V_addr_9" to="store_ln157" fromId="251" toId="1257">
</dataflow>
<dataflow id="4230" from="sliding_window_buffer_samples_sample_V_8_11_load" to="store_ln157" fromId="1235" toId="1258">
</dataflow>
<dataflow id="4231" from="sample_period_samples_11_sample_V_addr_9" to="store_ln157" fromId="252" toId="1258">
</dataflow>
<dataflow id="4232" from="sliding_window_buffer_samples_timestamp_V_8_0_load" to="store_ln157" fromId="1234" toId="1259">
</dataflow>
<dataflow id="4233" from="sample_period_samples_0_timestamp_V_addr_9" to="store_ln157" fromId="253" toId="1259">
</dataflow>
<dataflow id="4234" from="sliding_window_buffer_samples_timestamp_V_8_1_load" to="store_ln157" fromId="1233" toId="1260">
</dataflow>
<dataflow id="4235" from="sample_period_samples_1_timestamp_V_addr_9" to="store_ln157" fromId="254" toId="1260">
</dataflow>
<dataflow id="4236" from="sliding_window_buffer_samples_timestamp_V_8_2_load" to="store_ln157" fromId="1232" toId="1261">
</dataflow>
<dataflow id="4237" from="sample_period_samples_2_timestamp_V_addr_9" to="store_ln157" fromId="255" toId="1261">
</dataflow>
<dataflow id="4238" from="sliding_window_buffer_samples_timestamp_V_8_3_load" to="store_ln157" fromId="1231" toId="1262">
</dataflow>
<dataflow id="4239" from="sample_period_samples_3_timestamp_V_addr_9" to="store_ln157" fromId="256" toId="1262">
</dataflow>
<dataflow id="4240" from="sliding_window_buffer_samples_timestamp_V_8_4_load" to="store_ln157" fromId="1230" toId="1263">
</dataflow>
<dataflow id="4241" from="sample_period_samples_4_timestamp_V_addr_9" to="store_ln157" fromId="257" toId="1263">
</dataflow>
<dataflow id="4242" from="sliding_window_buffer_samples_timestamp_V_8_5_load" to="store_ln157" fromId="1229" toId="1264">
</dataflow>
<dataflow id="4243" from="sample_period_samples_5_timestamp_V_addr_9" to="store_ln157" fromId="258" toId="1264">
</dataflow>
<dataflow id="4244" from="sliding_window_buffer_samples_timestamp_V_8_6_load" to="store_ln157" fromId="1228" toId="1265">
</dataflow>
<dataflow id="4245" from="sample_period_samples_6_timestamp_V_addr_9" to="store_ln157" fromId="259" toId="1265">
</dataflow>
<dataflow id="4246" from="sliding_window_buffer_samples_timestamp_V_8_7_load" to="store_ln157" fromId="1227" toId="1266">
</dataflow>
<dataflow id="4247" from="sample_period_samples_7_timestamp_V_addr_9" to="store_ln157" fromId="260" toId="1266">
</dataflow>
<dataflow id="4248" from="sliding_window_buffer_samples_timestamp_V_8_8_load" to="store_ln157" fromId="1226" toId="1267">
</dataflow>
<dataflow id="4249" from="sample_period_samples_8_timestamp_V_addr_9" to="store_ln157" fromId="261" toId="1267">
</dataflow>
<dataflow id="4250" from="sliding_window_buffer_samples_timestamp_V_8_9_load" to="store_ln157" fromId="1225" toId="1268">
</dataflow>
<dataflow id="4251" from="sample_period_samples_9_timestamp_V_addr_9" to="store_ln157" fromId="262" toId="1268">
</dataflow>
<dataflow id="4252" from="sliding_window_buffer_samples_timestamp_V_8_10_load" to="store_ln157" fromId="1224" toId="1269">
</dataflow>
<dataflow id="4253" from="sample_period_samples_10_timestamp_V_addr_9" to="store_ln157" fromId="263" toId="1269">
</dataflow>
<dataflow id="4254" from="sliding_window_buffer_samples_timestamp_V_8_11_load" to="store_ln157" fromId="1223" toId="1270">
</dataflow>
<dataflow id="4255" from="sample_period_samples_11_timestamp_V_addr_9" to="store_ln157" fromId="264" toId="1270">
</dataflow>
<dataflow id="4256" from="sliding_window_buffer_samples_sample_V_9_0_load" to="store_ln157" fromId="1222" toId="1271">
</dataflow>
<dataflow id="4257" from="sample_period_samples_0_sample_V_addr_10" to="store_ln157" fromId="265" toId="1271">
</dataflow>
<dataflow id="4258" from="sliding_window_buffer_samples_sample_V_9_1_load" to="store_ln157" fromId="1221" toId="1272">
</dataflow>
<dataflow id="4259" from="sample_period_samples_1_sample_V_addr_10" to="store_ln157" fromId="266" toId="1272">
</dataflow>
<dataflow id="4260" from="sliding_window_buffer_samples_sample_V_9_2_load" to="store_ln157" fromId="1220" toId="1273">
</dataflow>
<dataflow id="4261" from="sample_period_samples_2_sample_V_addr_10" to="store_ln157" fromId="267" toId="1273">
</dataflow>
<dataflow id="4262" from="sliding_window_buffer_samples_sample_V_9_3_load" to="store_ln157" fromId="1219" toId="1274">
</dataflow>
<dataflow id="4263" from="sample_period_samples_3_sample_V_addr_10" to="store_ln157" fromId="268" toId="1274">
</dataflow>
<dataflow id="4264" from="sliding_window_buffer_samples_sample_V_9_4_load" to="store_ln157" fromId="1218" toId="1275">
</dataflow>
<dataflow id="4265" from="sample_period_samples_4_sample_V_addr_10" to="store_ln157" fromId="269" toId="1275">
</dataflow>
<dataflow id="4266" from="sliding_window_buffer_samples_sample_V_9_5_load" to="store_ln157" fromId="1217" toId="1276">
</dataflow>
<dataflow id="4267" from="sample_period_samples_5_sample_V_addr_10" to="store_ln157" fromId="270" toId="1276">
</dataflow>
<dataflow id="4268" from="sliding_window_buffer_samples_sample_V_9_6_load" to="store_ln157" fromId="1216" toId="1277">
</dataflow>
<dataflow id="4269" from="sample_period_samples_6_sample_V_addr_10" to="store_ln157" fromId="271" toId="1277">
</dataflow>
<dataflow id="4270" from="sliding_window_buffer_samples_sample_V_9_7_load" to="store_ln157" fromId="1215" toId="1278">
</dataflow>
<dataflow id="4271" from="sample_period_samples_7_sample_V_addr_10" to="store_ln157" fromId="272" toId="1278">
</dataflow>
<dataflow id="4272" from="sliding_window_buffer_samples_sample_V_9_8_load" to="store_ln157" fromId="1214" toId="1279">
</dataflow>
<dataflow id="4273" from="sample_period_samples_8_sample_V_addr_10" to="store_ln157" fromId="273" toId="1279">
</dataflow>
<dataflow id="4274" from="sliding_window_buffer_samples_sample_V_9_9_load" to="store_ln157" fromId="1213" toId="1280">
</dataflow>
<dataflow id="4275" from="sample_period_samples_9_sample_V_addr_10" to="store_ln157" fromId="274" toId="1280">
</dataflow>
<dataflow id="4276" from="sliding_window_buffer_samples_sample_V_9_10_load" to="store_ln157" fromId="1212" toId="1281">
</dataflow>
<dataflow id="4277" from="sample_period_samples_10_sample_V_addr_10" to="store_ln157" fromId="275" toId="1281">
</dataflow>
<dataflow id="4278" from="sliding_window_buffer_samples_sample_V_9_11_load" to="store_ln157" fromId="1211" toId="1282">
</dataflow>
<dataflow id="4279" from="sample_period_samples_11_sample_V_addr_10" to="store_ln157" fromId="276" toId="1282">
</dataflow>
<dataflow id="4280" from="sliding_window_buffer_samples_timestamp_V_9_0_load" to="store_ln157" fromId="1210" toId="1283">
</dataflow>
<dataflow id="4281" from="sample_period_samples_0_timestamp_V_addr_10" to="store_ln157" fromId="277" toId="1283">
</dataflow>
<dataflow id="4282" from="sliding_window_buffer_samples_timestamp_V_9_1_load" to="store_ln157" fromId="1209" toId="1284">
</dataflow>
<dataflow id="4283" from="sample_period_samples_1_timestamp_V_addr_10" to="store_ln157" fromId="278" toId="1284">
</dataflow>
<dataflow id="4284" from="sliding_window_buffer_samples_timestamp_V_9_2_load" to="store_ln157" fromId="1208" toId="1285">
</dataflow>
<dataflow id="4285" from="sample_period_samples_2_timestamp_V_addr_10" to="store_ln157" fromId="279" toId="1285">
</dataflow>
<dataflow id="4286" from="sliding_window_buffer_samples_timestamp_V_9_3_load" to="store_ln157" fromId="1207" toId="1286">
</dataflow>
<dataflow id="4287" from="sample_period_samples_3_timestamp_V_addr_10" to="store_ln157" fromId="280" toId="1286">
</dataflow>
<dataflow id="4288" from="sliding_window_buffer_samples_timestamp_V_9_4_load" to="store_ln157" fromId="1206" toId="1287">
</dataflow>
<dataflow id="4289" from="sample_period_samples_4_timestamp_V_addr_10" to="store_ln157" fromId="281" toId="1287">
</dataflow>
<dataflow id="4290" from="sliding_window_buffer_samples_timestamp_V_9_5_load" to="store_ln157" fromId="1205" toId="1288">
</dataflow>
<dataflow id="4291" from="sample_period_samples_5_timestamp_V_addr_10" to="store_ln157" fromId="282" toId="1288">
</dataflow>
<dataflow id="4292" from="sliding_window_buffer_samples_timestamp_V_9_6_load" to="store_ln157" fromId="1204" toId="1289">
</dataflow>
<dataflow id="4293" from="sample_period_samples_6_timestamp_V_addr_10" to="store_ln157" fromId="283" toId="1289">
</dataflow>
<dataflow id="4294" from="sliding_window_buffer_samples_timestamp_V_9_7_load" to="store_ln157" fromId="1203" toId="1290">
</dataflow>
<dataflow id="4295" from="sample_period_samples_7_timestamp_V_addr_10" to="store_ln157" fromId="284" toId="1290">
</dataflow>
<dataflow id="4296" from="sliding_window_buffer_samples_timestamp_V_9_8_load" to="store_ln157" fromId="1202" toId="1291">
</dataflow>
<dataflow id="4297" from="sample_period_samples_8_timestamp_V_addr_10" to="store_ln157" fromId="285" toId="1291">
</dataflow>
<dataflow id="4298" from="sliding_window_buffer_samples_timestamp_V_9_9_load" to="store_ln157" fromId="1201" toId="1292">
</dataflow>
<dataflow id="4299" from="sample_period_samples_9_timestamp_V_addr_10" to="store_ln157" fromId="286" toId="1292">
</dataflow>
<dataflow id="4300" from="sliding_window_buffer_samples_timestamp_V_9_10_load" to="store_ln157" fromId="1200" toId="1293">
</dataflow>
<dataflow id="4301" from="sample_period_samples_10_timestamp_V_addr_10" to="store_ln157" fromId="287" toId="1293">
</dataflow>
<dataflow id="4302" from="sliding_window_buffer_samples_timestamp_V_9_11_load" to="store_ln157" fromId="1199" toId="1294">
</dataflow>
<dataflow id="4303" from="sample_period_samples_11_timestamp_V_addr_10" to="store_ln157" fromId="288" toId="1294">
</dataflow>
<dataflow id="4304" from="sample_period_count_s" to="icmp_ln162" fromId="1198" toId="1295">
</dataflow>
<dataflow id="4306" from="StgValue_4305" to="icmp_ln162" fromId="4305" toId="1295">
</dataflow>
<dataflow id="4307" from="icmp_ln162" to="br_ln162" fromId="1295" toId="1296">
</dataflow>
<dataflow id="4308" from="j_1" to="j" fromId="1300" toId="1298">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4309" from="br_ln0" to="j" fromId="1441" toId="1298">
<BackEdge/>
</dataflow>
<dataflow id="4310" from="StgValue_4305" to="j" fromId="4305" toId="1298">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4311" from="br_ln162" to="j" fromId="1297" toId="1298">
</dataflow>
<dataflow id="4312" from="add_ln162_1" to="idx_2" fromId="1440" toId="1299">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4313" from="br_ln0" to="idx_2" fromId="1441" toId="1299">
<BackEdge/>
</dataflow>
<dataflow id="4314" from="idx_1" to="idx_2" fromId="320" toId="1299">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4315" from="br_ln162" to="idx_2" fromId="1297" toId="1299">
</dataflow>
<dataflow id="4316" from="j" to="j_1" fromId="1298" toId="1300">
</dataflow>
<dataflow id="4318" from="StgValue_4317" to="j_1" fromId="4317" toId="1300">
</dataflow>
<dataflow id="4319" from="j" to="trunc_ln162" fromId="1298" toId="1301">
</dataflow>
<dataflow id="4320" from="j" to="icmp_ln162_1" fromId="1298" toId="1302">
</dataflow>
<dataflow id="4321" from="sample_period_count_s" to="icmp_ln162_1" fromId="1198" toId="1302">
</dataflow>
<dataflow id="4322" from="icmp_ln162_1" to="br_ln162" fromId="1302" toId="1303">
</dataflow>
<dataflow id="4323" from="j" to="icmp_ln34" fromId="1298" toId="1304">
</dataflow>
<dataflow id="4325" from="StgValue_4324" to="icmp_ln34" fromId="4324" toId="1304">
</dataflow>
<dataflow id="4326" from="icmp_ln34" to="select_ln34" fromId="1304" toId="1305">
</dataflow>
<dataflow id="4328" from="StgValue_4327" to="select_ln34" fromId="4327" toId="1305">
</dataflow>
<dataflow id="4329" from="trunc_ln162" to="select_ln34" fromId="1301" toId="1305">
</dataflow>
<dataflow id="4330" from="select_ln34" to="zext_ln40" fromId="1305" toId="1306">
</dataflow>
<dataflow id="4331" from="sample_period_samples_0_sample_V" to="sample_period_samples_0_sample_V_addr" fromId="23" toId="1307">
</dataflow>
<dataflow id="4332" from="StgValue_1779" to="sample_period_samples_0_sample_V_addr" fromId="1779" toId="1307">
</dataflow>
<dataflow id="4333" from="zext_ln40" to="sample_period_samples_0_sample_V_addr" fromId="1306" toId="1307">
</dataflow>
<dataflow id="4334" from="sample_period_samples_0_sample_V_addr" to="sample_period_samples_0_sample_V_load" fromId="1307" toId="1308">
</dataflow>
<dataflow id="4335" from="sample_period_samples_1_sample_V" to="sample_period_samples_1_sample_V_addr" fromId="24" toId="1309">
</dataflow>
<dataflow id="4336" from="StgValue_1779" to="sample_period_samples_1_sample_V_addr" fromId="1779" toId="1309">
</dataflow>
<dataflow id="4337" from="zext_ln40" to="sample_period_samples_1_sample_V_addr" fromId="1306" toId="1309">
</dataflow>
<dataflow id="4338" from="sample_period_samples_1_sample_V_addr" to="sample_period_samples_1_sample_V_load" fromId="1309" toId="1310">
</dataflow>
<dataflow id="4339" from="sample_period_samples_0_timestamp_V" to="sample_period_samples_0_timestamp_V_addr" fromId="35" toId="1311">
</dataflow>
<dataflow id="4340" from="StgValue_1779" to="sample_period_samples_0_timestamp_V_addr" fromId="1779" toId="1311">
</dataflow>
<dataflow id="4341" from="zext_ln40" to="sample_period_samples_0_timestamp_V_addr" fromId="1306" toId="1311">
</dataflow>
<dataflow id="4342" from="sample_period_samples_0_timestamp_V_addr" to="sample_period_samples_0_timestamp_V_load" fromId="1311" toId="1312">
</dataflow>
<dataflow id="4343" from="sample_period_samples_1_timestamp_V" to="sample_period_samples_1_timestamp_V_addr" fromId="36" toId="1313">
</dataflow>
<dataflow id="4344" from="StgValue_1779" to="sample_period_samples_1_timestamp_V_addr" fromId="1779" toId="1313">
</dataflow>
<dataflow id="4345" from="zext_ln40" to="sample_period_samples_1_timestamp_V_addr" fromId="1306" toId="1313">
</dataflow>
<dataflow id="4346" from="sample_period_samples_1_timestamp_V_addr" to="sample_period_samples_1_timestamp_V_load" fromId="1313" toId="1314">
</dataflow>
<dataflow id="4348" from="_ssdm_op_BitConcatenate.i10.i6.i4" to="shl_ln" fromId="4347" toId="1315">
</dataflow>
<dataflow id="4349" from="sample_period_count_s" to="shl_ln" fromId="1198" toId="1315">
</dataflow>
<dataflow id="4351" from="StgValue_4350" to="shl_ln" fromId="4350" toId="1315">
</dataflow>
<dataflow id="4352" from="shl_ln" to="zext_ln162" fromId="1315" toId="1316">
</dataflow>
<dataflow id="4354" from="_ssdm_op_BitConcatenate.i8.i6.i2" to="shl_ln162_1" fromId="4353" toId="1317">
</dataflow>
<dataflow id="4355" from="sample_period_count_s" to="shl_ln162_1" fromId="1198" toId="1317">
</dataflow>
<dataflow id="4357" from="StgValue_4356" to="shl_ln162_1" fromId="4356" toId="1317">
</dataflow>
<dataflow id="4358" from="shl_ln162_1" to="zext_ln162_1" fromId="1317" toId="1318">
</dataflow>
<dataflow id="4359" from="zext_ln162" to="sub_ln162" fromId="1316" toId="1319">
</dataflow>
<dataflow id="4360" from="zext_ln162_1" to="sub_ln162" fromId="1318" toId="1319">
</dataflow>
<dataflow id="4361" from="sub_ln162" to="sext_ln162" fromId="1319" toId="1320">
</dataflow>
<dataflow id="4362" from="sext_ln162" to="add_ln162" fromId="1320" toId="1321">
</dataflow>
<dataflow id="4363" from="idx_1" to="add_ln162" fromId="320" toId="1321">
</dataflow>
<dataflow id="4364" from="add_ln162" to="store_ln153" fromId="1321" toId="1322">
</dataflow>
<dataflow id="4365" from="idx" to="store_ln153" fromId="18" toId="1322">
</dataflow>
<dataflow id="4366" from="sample_period_samples_0_sample_V_addr" to="sample_period_samples_0_sample_V_load" fromId="1307" toId="1325">
</dataflow>
<dataflow id="4367" from="sample_period_samples_1_sample_V_addr" to="sample_period_samples_1_sample_V_load" fromId="1309" toId="1326">
</dataflow>
<dataflow id="4368" from="sample_period_samples_2_sample_V" to="sample_period_samples_2_sample_V_addr" fromId="25" toId="1327">
</dataflow>
<dataflow id="4369" from="StgValue_1779" to="sample_period_samples_2_sample_V_addr" fromId="1779" toId="1327">
</dataflow>
<dataflow id="4370" from="zext_ln40" to="sample_period_samples_2_sample_V_addr" fromId="1306" toId="1327">
</dataflow>
<dataflow id="4371" from="sample_period_samples_2_sample_V_addr" to="sample_period_samples_2_sample_V_load" fromId="1327" toId="1328">
</dataflow>
<dataflow id="4372" from="sample_period_samples_3_sample_V" to="sample_period_samples_3_sample_V_addr" fromId="26" toId="1329">
</dataflow>
<dataflow id="4373" from="StgValue_1779" to="sample_period_samples_3_sample_V_addr" fromId="1779" toId="1329">
</dataflow>
<dataflow id="4374" from="zext_ln40" to="sample_period_samples_3_sample_V_addr" fromId="1306" toId="1329">
</dataflow>
<dataflow id="4375" from="sample_period_samples_3_sample_V_addr" to="sample_period_samples_3_sample_V_load" fromId="1329" toId="1330">
</dataflow>
<dataflow id="4376" from="sample_period_samples_0_timestamp_V_addr" to="sample_period_samples_0_timestamp_V_load" fromId="1311" toId="1331">
</dataflow>
<dataflow id="4377" from="sample_period_samples_1_timestamp_V_addr" to="sample_period_samples_1_timestamp_V_load" fromId="1313" toId="1332">
</dataflow>
<dataflow id="4378" from="sample_period_samples_2_timestamp_V" to="sample_period_samples_2_timestamp_V_addr" fromId="37" toId="1333">
</dataflow>
<dataflow id="4379" from="StgValue_1779" to="sample_period_samples_2_timestamp_V_addr" fromId="1779" toId="1333">
</dataflow>
<dataflow id="4380" from="zext_ln40" to="sample_period_samples_2_timestamp_V_addr" fromId="1306" toId="1333">
</dataflow>
<dataflow id="4381" from="sample_period_samples_2_timestamp_V_addr" to="sample_period_samples_2_timestamp_V_load" fromId="1333" toId="1334">
</dataflow>
<dataflow id="4382" from="sample_period_samples_3_timestamp_V" to="sample_period_samples_3_timestamp_V_addr" fromId="38" toId="1335">
</dataflow>
<dataflow id="4383" from="StgValue_1779" to="sample_period_samples_3_timestamp_V_addr" fromId="1779" toId="1335">
</dataflow>
<dataflow id="4384" from="zext_ln40" to="sample_period_samples_3_timestamp_V_addr" fromId="1306" toId="1335">
</dataflow>
<dataflow id="4385" from="sample_period_samples_3_timestamp_V_addr" to="sample_period_samples_3_timestamp_V_load" fromId="1335" toId="1336">
</dataflow>
<dataflow id="4386" from="sample_period_samples_0_sample_V_load" to="store_ln166" fromId="1325" toId="1337">
</dataflow>
<dataflow id="4387" from="sample_sample_V_addr_1" to="store_ln166" fromId="289" toId="1337">
</dataflow>
<dataflow id="4388" from="sample_period_samples_1_sample_V_load" to="store_ln166" fromId="1326" toId="1338">
</dataflow>
<dataflow id="4389" from="sample_sample_V_addr_2" to="store_ln166" fromId="290" toId="1338">
</dataflow>
<dataflow id="4390" from="sample_period_samples_0_timestamp_V_load" to="store_ln166" fromId="1331" toId="1339">
</dataflow>
<dataflow id="4391" from="sample_timestamp_V_addr_1" to="store_ln166" fromId="301" toId="1339">
</dataflow>
<dataflow id="4392" from="sample_period_samples_1_timestamp_V_load" to="store_ln166" fromId="1332" toId="1340">
</dataflow>
<dataflow id="4393" from="sample_timestamp_V_addr_2" to="store_ln166" fromId="302" toId="1340">
</dataflow>
<dataflow id="4394" from="sample_period_samples_2_sample_V_addr" to="sample_period_samples_2_sample_V_load" fromId="1327" toId="1341">
</dataflow>
<dataflow id="4395" from="sample_period_samples_3_sample_V_addr" to="sample_period_samples_3_sample_V_load" fromId="1329" toId="1342">
</dataflow>
<dataflow id="4396" from="sample_period_samples_4_sample_V" to="sample_period_samples_4_sample_V_addr" fromId="27" toId="1343">
</dataflow>
<dataflow id="4397" from="StgValue_1779" to="sample_period_samples_4_sample_V_addr" fromId="1779" toId="1343">
</dataflow>
<dataflow id="4398" from="zext_ln40" to="sample_period_samples_4_sample_V_addr" fromId="1306" toId="1343">
</dataflow>
<dataflow id="4399" from="sample_period_samples_4_sample_V_addr" to="sample_period_samples_4_sample_V_load" fromId="1343" toId="1344">
</dataflow>
<dataflow id="4400" from="sample_period_samples_5_sample_V" to="sample_period_samples_5_sample_V_addr" fromId="28" toId="1345">
</dataflow>
<dataflow id="4401" from="StgValue_1779" to="sample_period_samples_5_sample_V_addr" fromId="1779" toId="1345">
</dataflow>
<dataflow id="4402" from="zext_ln40" to="sample_period_samples_5_sample_V_addr" fromId="1306" toId="1345">
</dataflow>
<dataflow id="4403" from="sample_period_samples_5_sample_V_addr" to="sample_period_samples_5_sample_V_load" fromId="1345" toId="1346">
</dataflow>
<dataflow id="4404" from="sample_period_samples_2_timestamp_V_addr" to="sample_period_samples_2_timestamp_V_load" fromId="1333" toId="1347">
</dataflow>
<dataflow id="4405" from="sample_period_samples_3_timestamp_V_addr" to="sample_period_samples_3_timestamp_V_load" fromId="1335" toId="1348">
</dataflow>
<dataflow id="4406" from="sample_period_samples_4_timestamp_V" to="sample_period_samples_4_timestamp_V_addr" fromId="39" toId="1349">
</dataflow>
<dataflow id="4407" from="StgValue_1779" to="sample_period_samples_4_timestamp_V_addr" fromId="1779" toId="1349">
</dataflow>
<dataflow id="4408" from="zext_ln40" to="sample_period_samples_4_timestamp_V_addr" fromId="1306" toId="1349">
</dataflow>
<dataflow id="4409" from="sample_period_samples_4_timestamp_V_addr" to="sample_period_samples_4_timestamp_V_load" fromId="1349" toId="1350">
</dataflow>
<dataflow id="4410" from="sample_period_samples_5_timestamp_V" to="sample_period_samples_5_timestamp_V_addr" fromId="40" toId="1351">
</dataflow>
<dataflow id="4411" from="StgValue_1779" to="sample_period_samples_5_timestamp_V_addr" fromId="1779" toId="1351">
</dataflow>
<dataflow id="4412" from="zext_ln40" to="sample_period_samples_5_timestamp_V_addr" fromId="1306" toId="1351">
</dataflow>
<dataflow id="4413" from="sample_period_samples_5_timestamp_V_addr" to="sample_period_samples_5_timestamp_V_load" fromId="1351" toId="1352">
</dataflow>
<dataflow id="4414" from="sample_period_samples_2_sample_V_load" to="store_ln166" fromId="1341" toId="1353">
</dataflow>
<dataflow id="4415" from="sample_sample_V_addr_3" to="store_ln166" fromId="291" toId="1353">
</dataflow>
<dataflow id="4416" from="sample_period_samples_3_sample_V_load" to="store_ln166" fromId="1342" toId="1354">
</dataflow>
<dataflow id="4417" from="sample_sample_V_addr_4" to="store_ln166" fromId="292" toId="1354">
</dataflow>
<dataflow id="4418" from="sample_period_samples_2_timestamp_V_load" to="store_ln166" fromId="1347" toId="1355">
</dataflow>
<dataflow id="4419" from="sample_timestamp_V_addr_3" to="store_ln166" fromId="303" toId="1355">
</dataflow>
<dataflow id="4420" from="sample_period_samples_3_timestamp_V_load" to="store_ln166" fromId="1348" toId="1356">
</dataflow>
<dataflow id="4421" from="sample_timestamp_V_addr_4" to="store_ln166" fromId="304" toId="1356">
</dataflow>
<dataflow id="4422" from="sample_period_samples_4_sample_V_addr" to="sample_period_samples_4_sample_V_load" fromId="1343" toId="1357">
</dataflow>
<dataflow id="4423" from="sample_period_samples_5_sample_V_addr" to="sample_period_samples_5_sample_V_load" fromId="1345" toId="1358">
</dataflow>
<dataflow id="4424" from="sample_period_samples_6_sample_V" to="sample_period_samples_6_sample_V_addr" fromId="29" toId="1359">
</dataflow>
<dataflow id="4425" from="StgValue_1779" to="sample_period_samples_6_sample_V_addr" fromId="1779" toId="1359">
</dataflow>
<dataflow id="4426" from="zext_ln40" to="sample_period_samples_6_sample_V_addr" fromId="1306" toId="1359">
</dataflow>
<dataflow id="4427" from="sample_period_samples_6_sample_V_addr" to="sample_period_samples_6_sample_V_load" fromId="1359" toId="1360">
</dataflow>
<dataflow id="4428" from="sample_period_samples_7_sample_V" to="sample_period_samples_7_sample_V_addr" fromId="30" toId="1361">
</dataflow>
<dataflow id="4429" from="StgValue_1779" to="sample_period_samples_7_sample_V_addr" fromId="1779" toId="1361">
</dataflow>
<dataflow id="4430" from="zext_ln40" to="sample_period_samples_7_sample_V_addr" fromId="1306" toId="1361">
</dataflow>
<dataflow id="4431" from="sample_period_samples_7_sample_V_addr" to="sample_period_samples_7_sample_V_load" fromId="1361" toId="1362">
</dataflow>
<dataflow id="4432" from="sample_period_samples_4_timestamp_V_addr" to="sample_period_samples_4_timestamp_V_load" fromId="1349" toId="1363">
</dataflow>
<dataflow id="4433" from="sample_period_samples_5_timestamp_V_addr" to="sample_period_samples_5_timestamp_V_load" fromId="1351" toId="1364">
</dataflow>
<dataflow id="4434" from="sample_period_samples_6_timestamp_V" to="sample_period_samples_6_timestamp_V_addr" fromId="41" toId="1365">
</dataflow>
<dataflow id="4435" from="StgValue_1779" to="sample_period_samples_6_timestamp_V_addr" fromId="1779" toId="1365">
</dataflow>
<dataflow id="4436" from="zext_ln40" to="sample_period_samples_6_timestamp_V_addr" fromId="1306" toId="1365">
</dataflow>
<dataflow id="4437" from="sample_period_samples_6_timestamp_V_addr" to="sample_period_samples_6_timestamp_V_load" fromId="1365" toId="1366">
</dataflow>
<dataflow id="4438" from="sample_period_samples_7_timestamp_V" to="sample_period_samples_7_timestamp_V_addr" fromId="42" toId="1367">
</dataflow>
<dataflow id="4439" from="StgValue_1779" to="sample_period_samples_7_timestamp_V_addr" fromId="1779" toId="1367">
</dataflow>
<dataflow id="4440" from="zext_ln40" to="sample_period_samples_7_timestamp_V_addr" fromId="1306" toId="1367">
</dataflow>
<dataflow id="4441" from="sample_period_samples_7_timestamp_V_addr" to="sample_period_samples_7_timestamp_V_load" fromId="1367" toId="1368">
</dataflow>
<dataflow id="4442" from="sample_period_samples_4_sample_V_load" to="store_ln166" fromId="1357" toId="1369">
</dataflow>
<dataflow id="4443" from="sample_sample_V_addr_5" to="store_ln166" fromId="293" toId="1369">
</dataflow>
<dataflow id="4444" from="sample_period_samples_5_sample_V_load" to="store_ln166" fromId="1358" toId="1370">
</dataflow>
<dataflow id="4445" from="sample_sample_V_addr_6" to="store_ln166" fromId="294" toId="1370">
</dataflow>
<dataflow id="4446" from="sample_period_samples_4_timestamp_V_load" to="store_ln166" fromId="1363" toId="1371">
</dataflow>
<dataflow id="4447" from="sample_timestamp_V_addr_5" to="store_ln166" fromId="305" toId="1371">
</dataflow>
<dataflow id="4448" from="sample_period_samples_5_timestamp_V_load" to="store_ln166" fromId="1364" toId="1372">
</dataflow>
<dataflow id="4449" from="sample_timestamp_V_addr_6" to="store_ln166" fromId="306" toId="1372">
</dataflow>
<dataflow id="4450" from="sample_period_samples_6_sample_V_addr" to="sample_period_samples_6_sample_V_load" fromId="1359" toId="1373">
</dataflow>
<dataflow id="4451" from="sample_period_samples_7_sample_V_addr" to="sample_period_samples_7_sample_V_load" fromId="1361" toId="1374">
</dataflow>
<dataflow id="4452" from="sample_period_samples_8_sample_V" to="sample_period_samples_8_sample_V_addr" fromId="31" toId="1375">
</dataflow>
<dataflow id="4453" from="StgValue_1779" to="sample_period_samples_8_sample_V_addr" fromId="1779" toId="1375">
</dataflow>
<dataflow id="4454" from="zext_ln40" to="sample_period_samples_8_sample_V_addr" fromId="1306" toId="1375">
</dataflow>
<dataflow id="4455" from="sample_period_samples_8_sample_V_addr" to="sample_period_samples_8_sample_V_load" fromId="1375" toId="1376">
</dataflow>
<dataflow id="4456" from="sample_period_samples_9_sample_V" to="sample_period_samples_9_sample_V_addr" fromId="32" toId="1377">
</dataflow>
<dataflow id="4457" from="StgValue_1779" to="sample_period_samples_9_sample_V_addr" fromId="1779" toId="1377">
</dataflow>
<dataflow id="4458" from="zext_ln40" to="sample_period_samples_9_sample_V_addr" fromId="1306" toId="1377">
</dataflow>
<dataflow id="4459" from="sample_period_samples_9_sample_V_addr" to="sample_period_samples_9_sample_V_load" fromId="1377" toId="1378">
</dataflow>
<dataflow id="4460" from="sample_period_samples_6_timestamp_V_addr" to="sample_period_samples_6_timestamp_V_load" fromId="1365" toId="1379">
</dataflow>
<dataflow id="4461" from="sample_period_samples_7_timestamp_V_addr" to="sample_period_samples_7_timestamp_V_load" fromId="1367" toId="1380">
</dataflow>
<dataflow id="4462" from="sample_period_samples_8_timestamp_V" to="sample_period_samples_8_timestamp_V_addr" fromId="43" toId="1381">
</dataflow>
<dataflow id="4463" from="StgValue_1779" to="sample_period_samples_8_timestamp_V_addr" fromId="1779" toId="1381">
</dataflow>
<dataflow id="4464" from="zext_ln40" to="sample_period_samples_8_timestamp_V_addr" fromId="1306" toId="1381">
</dataflow>
<dataflow id="4465" from="sample_period_samples_8_timestamp_V_addr" to="sample_period_samples_8_timestamp_V_load" fromId="1381" toId="1382">
</dataflow>
<dataflow id="4466" from="sample_period_samples_9_timestamp_V" to="sample_period_samples_9_timestamp_V_addr" fromId="44" toId="1383">
</dataflow>
<dataflow id="4467" from="StgValue_1779" to="sample_period_samples_9_timestamp_V_addr" fromId="1779" toId="1383">
</dataflow>
<dataflow id="4468" from="zext_ln40" to="sample_period_samples_9_timestamp_V_addr" fromId="1306" toId="1383">
</dataflow>
<dataflow id="4469" from="sample_period_samples_9_timestamp_V_addr" to="sample_period_samples_9_timestamp_V_load" fromId="1383" toId="1384">
</dataflow>
<dataflow id="4470" from="sample_period_samples_6_sample_V_load" to="store_ln166" fromId="1373" toId="1385">
</dataflow>
<dataflow id="4471" from="sample_sample_V_addr_7" to="store_ln166" fromId="295" toId="1385">
</dataflow>
<dataflow id="4472" from="sample_period_samples_7_sample_V_load" to="store_ln166" fromId="1374" toId="1386">
</dataflow>
<dataflow id="4473" from="sample_sample_V_addr_8" to="store_ln166" fromId="296" toId="1386">
</dataflow>
<dataflow id="4474" from="sample_period_samples_6_timestamp_V_load" to="store_ln166" fromId="1379" toId="1387">
</dataflow>
<dataflow id="4475" from="sample_timestamp_V_addr_7" to="store_ln166" fromId="307" toId="1387">
</dataflow>
<dataflow id="4476" from="sample_period_samples_7_timestamp_V_load" to="store_ln166" fromId="1380" toId="1388">
</dataflow>
<dataflow id="4477" from="sample_timestamp_V_addr_8" to="store_ln166" fromId="308" toId="1388">
</dataflow>
<dataflow id="4478" from="sample_period_samples_8_sample_V_addr" to="sample_period_samples_8_sample_V_load" fromId="1375" toId="1389">
</dataflow>
<dataflow id="4479" from="sample_period_samples_9_sample_V_addr" to="sample_period_samples_9_sample_V_load" fromId="1377" toId="1390">
</dataflow>
<dataflow id="4480" from="sample_period_samples_10_sample_V" to="sample_period_samples_10_sample_V_addr" fromId="33" toId="1391">
</dataflow>
<dataflow id="4481" from="StgValue_1779" to="sample_period_samples_10_sample_V_addr" fromId="1779" toId="1391">
</dataflow>
<dataflow id="4482" from="zext_ln40" to="sample_period_samples_10_sample_V_addr" fromId="1306" toId="1391">
</dataflow>
<dataflow id="4483" from="sample_period_samples_10_sample_V_addr" to="sample_period_samples_10_sample_V_load" fromId="1391" toId="1392">
</dataflow>
<dataflow id="4484" from="sample_period_samples_11_sample_V" to="sample_period_samples_11_sample_V_addr" fromId="34" toId="1393">
</dataflow>
<dataflow id="4485" from="StgValue_1779" to="sample_period_samples_11_sample_V_addr" fromId="1779" toId="1393">
</dataflow>
<dataflow id="4486" from="zext_ln40" to="sample_period_samples_11_sample_V_addr" fromId="1306" toId="1393">
</dataflow>
<dataflow id="4487" from="sample_period_samples_11_sample_V_addr" to="sample_period_samples_11_sample_V_load" fromId="1393" toId="1394">
</dataflow>
<dataflow id="4488" from="sample_period_samples_8_timestamp_V_addr" to="sample_period_samples_8_timestamp_V_load" fromId="1381" toId="1395">
</dataflow>
<dataflow id="4489" from="sample_period_samples_9_timestamp_V_addr" to="sample_period_samples_9_timestamp_V_load" fromId="1383" toId="1396">
</dataflow>
<dataflow id="4490" from="sample_period_samples_10_timestamp_V" to="sample_period_samples_10_timestamp_V_addr" fromId="45" toId="1397">
</dataflow>
<dataflow id="4491" from="StgValue_1779" to="sample_period_samples_10_timestamp_V_addr" fromId="1779" toId="1397">
</dataflow>
<dataflow id="4492" from="zext_ln40" to="sample_period_samples_10_timestamp_V_addr" fromId="1306" toId="1397">
</dataflow>
<dataflow id="4493" from="sample_period_samples_10_timestamp_V_addr" to="sample_period_samples_10_timestamp_V_load" fromId="1397" toId="1398">
</dataflow>
<dataflow id="4494" from="sample_period_samples_11_timestamp_V" to="sample_period_samples_11_timestamp_V_addr" fromId="46" toId="1399">
</dataflow>
<dataflow id="4495" from="StgValue_1779" to="sample_period_samples_11_timestamp_V_addr" fromId="1779" toId="1399">
</dataflow>
<dataflow id="4496" from="zext_ln40" to="sample_period_samples_11_timestamp_V_addr" fromId="1306" toId="1399">
</dataflow>
<dataflow id="4497" from="sample_period_samples_11_timestamp_V_addr" to="sample_period_samples_11_timestamp_V_load" fromId="1399" toId="1400">
</dataflow>
<dataflow id="4498" from="sample_period_samples_8_sample_V_load" to="store_ln166" fromId="1389" toId="1401">
</dataflow>
<dataflow id="4499" from="sample_sample_V_addr_9" to="store_ln166" fromId="297" toId="1401">
</dataflow>
<dataflow id="4500" from="sample_period_samples_9_sample_V_load" to="store_ln166" fromId="1390" toId="1402">
</dataflow>
<dataflow id="4501" from="sample_sample_V_addr_10" to="store_ln166" fromId="298" toId="1402">
</dataflow>
<dataflow id="4502" from="sample_period_samples_8_timestamp_V_load" to="store_ln166" fromId="1395" toId="1403">
</dataflow>
<dataflow id="4503" from="sample_timestamp_V_addr_9" to="store_ln166" fromId="309" toId="1403">
</dataflow>
<dataflow id="4504" from="sample_period_samples_9_timestamp_V_load" to="store_ln166" fromId="1396" toId="1404">
</dataflow>
<dataflow id="4505" from="sample_timestamp_V_addr_10" to="store_ln166" fromId="310" toId="1404">
</dataflow>
<dataflow id="4506" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln150" fromId="4148" toId="1405">
</dataflow>
<dataflow id="4507" from="StgValue_1751" to="speclooptripcount_ln150" fromId="1751" toId="1405">
</dataflow>
<dataflow id="4509" from="StgValue_4508" to="speclooptripcount_ln150" fromId="4508" toId="1405">
</dataflow>
<dataflow id="4510" from="StgValue_2539" to="speclooptripcount_ln150" fromId="2539" toId="1405">
</dataflow>
<dataflow id="4511" from="_ssdm_op_SpecLoopName" to="specloopname_ln150" fromId="4155" toId="1406">
</dataflow>
<dataflow id="4513" from="empty_0" to="specloopname_ln150" fromId="4512" toId="1406">
</dataflow>
<dataflow id="4514" from="sample_period_samples_10_sample_V_addr" to="sample_period_samples_10_sample_V_load" fromId="1391" toId="1407">
</dataflow>
<dataflow id="4515" from="sample_period_samples_11_sample_V_addr" to="sample_period_samples_11_sample_V_load" fromId="1393" toId="1408">
</dataflow>
<dataflow id="4516" from="sample_period_samples_10_timestamp_V_addr" to="sample_period_samples_10_timestamp_V_load" fromId="1397" toId="1409">
</dataflow>
<dataflow id="4517" from="sample_period_samples_11_timestamp_V_addr" to="sample_period_samples_11_timestamp_V_load" fromId="1399" toId="1410">
</dataflow>
<dataflow id="4518" from="sample_period_samples_10_sample_V_load" to="store_ln166" fromId="1407" toId="1411">
</dataflow>
<dataflow id="4519" from="sample_sample_V_addr_11" to="store_ln166" fromId="299" toId="1411">
</dataflow>
<dataflow id="4520" from="sample_period_samples_11_sample_V_load" to="store_ln166" fromId="1408" toId="1412">
</dataflow>
<dataflow id="4521" from="sample_sample_V_addr_12" to="store_ln166" fromId="300" toId="1412">
</dataflow>
<dataflow id="4522" from="sample_period_samples_10_timestamp_V_load" to="store_ln166" fromId="1409" toId="1413">
</dataflow>
<dataflow id="4523" from="sample_timestamp_V_addr_11" to="store_ln166" fromId="311" toId="1413">
</dataflow>
<dataflow id="4524" from="sample_period_samples_11_timestamp_V_load" to="store_ln166" fromId="1410" toId="1414">
</dataflow>
<dataflow id="4525" from="sample_timestamp_V_addr_12" to="store_ln166" fromId="312" toId="1414">
</dataflow>
<dataflow id="4526" from="idx_2" to="sext_ln169" fromId="1299" toId="1415">
</dataflow>
<dataflow id="4527" from="add_ln178" to="idx_4" fromId="1430" toId="1417">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4528" from="br_ln0" to="idx_4" fromId="1439" toId="1417">
<BackEdge/>
</dataflow>
<dataflow id="4529" from="sext_ln169" to="idx_4" fromId="1415" toId="1417">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4530" from="br_ln169" to="idx_4" fromId="1416" toId="1417">
</dataflow>
<dataflow id="4531" from="add_ln169" to="k" fromId="1419" toId="1418">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4532" from="br_ln0" to="k" fromId="1439" toId="1418">
<BackEdge/>
</dataflow>
<dataflow id="4533" from="StgValue_4350" to="k" fromId="4350" toId="1418">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="4534" from="br_ln169" to="k" fromId="1416" toId="1418">
</dataflow>
<dataflow id="4535" from="k" to="add_ln169" fromId="1418" toId="1419">
</dataflow>
<dataflow id="4537" from="StgValue_4536" to="add_ln169" fromId="4536" toId="1419">
</dataflow>
<dataflow id="4538" from="k" to="k_cast" fromId="1418" toId="1420">
</dataflow>
<dataflow id="4540" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="4539" toId="1421">
</dataflow>
<dataflow id="4541" from="StgValue_1739" to="specpipeline_ln0" fromId="1739" toId="1421">
</dataflow>
<dataflow id="4542" from="StgValue_1734" to="specpipeline_ln0" fromId="1734" toId="1421">
</dataflow>
<dataflow id="4543" from="StgValue_1714" to="specpipeline_ln0" fromId="1714" toId="1421">
</dataflow>
<dataflow id="4544" from="StgValue_1734" to="specpipeline_ln0" fromId="1734" toId="1421">
</dataflow>
<dataflow id="4546" from="p_str" to="specpipeline_ln0" fromId="4545" toId="1421">
</dataflow>
<dataflow id="4547" from="k" to="icmp_ln169" fromId="1418" toId="1422">
</dataflow>
<dataflow id="4549" from="StgValue_4548" to="icmp_ln169" fromId="4548" toId="1422">
</dataflow>
<dataflow id="4550" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln0" fromId="4148" toId="1423">
</dataflow>
<dataflow id="4552" from="StgValue_4551" to="speclooptripcount_ln0" fromId="4551" toId="1423">
</dataflow>
<dataflow id="4553" from="StgValue_4551" to="speclooptripcount_ln0" fromId="4551" toId="1423">
</dataflow>
<dataflow id="4554" from="StgValue_4551" to="speclooptripcount_ln0" fromId="4551" toId="1423">
</dataflow>
<dataflow id="4555" from="icmp_ln169" to="br_ln169" fromId="1422" toId="1424">
</dataflow>
<dataflow id="4556" from="sample_timestamp_V" to="sample_timestamp_V_addr" fromId="48" toId="1425">
</dataflow>
<dataflow id="4557" from="StgValue_1779" to="sample_timestamp_V_addr" fromId="1779" toId="1425">
</dataflow>
<dataflow id="4558" from="k_cast" to="sample_timestamp_V_addr" fromId="1420" toId="1425">
</dataflow>
<dataflow id="4559" from="sample_timestamp_V_addr" to="timestamp_V" fromId="1425" toId="1426">
</dataflow>
<dataflow id="4560" from="sample_sample_V" to="sample_sample_V_addr" fromId="47" toId="1427">
</dataflow>
<dataflow id="4561" from="StgValue_1779" to="sample_sample_V_addr" fromId="1779" toId="1427">
</dataflow>
<dataflow id="4562" from="k_cast" to="sample_sample_V_addr" fromId="1420" toId="1427">
</dataflow>
<dataflow id="4563" from="sample_sample_V_addr" to="data_V" fromId="1427" toId="1428">
</dataflow>
<dataflow id="4564" from="idx_4" to="trunc_ln178" fromId="1417" toId="1429">
</dataflow>
<dataflow id="4565" from="idx_4" to="add_ln178" fromId="1417" toId="1430">
</dataflow>
<dataflow id="4567" from="StgValue_4566" to="add_ln178" fromId="4566" toId="1430">
</dataflow>
<dataflow id="4568" from="_ssdm_op_SpecLoopName" to="specloopname_ln150" fromId="4155" toId="1431">
</dataflow>
<dataflow id="4570" from="empty_11" to="specloopname_ln150" fromId="4569" toId="1431">
</dataflow>
<dataflow id="4571" from="sample_timestamp_V_addr" to="timestamp_V" fromId="1425" toId="1432">
</dataflow>
<dataflow id="4572" from="sample_sample_V_addr" to="data_V" fromId="1427" toId="1433">
</dataflow>
<dataflow id="4574" from="_ssdm_op_BitConcatenate.i32.i20.i12" to="item" fromId="4573" toId="1434">
</dataflow>
<dataflow id="4575" from="timestamp_V" to="item" fromId="1432" toId="1434">
</dataflow>
<dataflow id="4576" from="data_V" to="item" fromId="1433" toId="1434">
</dataflow>
<dataflow id="4577" from="trunc_ln178" to="add_ln178_1" fromId="1429" toId="1435">
</dataflow>
<dataflow id="4579" from="StgValue_4578" to="add_ln178_1" fromId="4578" toId="1435">
</dataflow>
<dataflow id="4580" from="add_ln178_1" to="zext_ln178" fromId="1435" toId="1436">
</dataflow>
<dataflow id="4581" from="buffer_out" to="buffer_out_addr" fromId="1469" toId="1437">
</dataflow>
<dataflow id="4582" from="StgValue_1779" to="buffer_out_addr" fromId="1779" toId="1437">
</dataflow>
<dataflow id="4583" from="zext_ln178" to="buffer_out_addr" fromId="1436" toId="1437">
</dataflow>
<dataflow id="4584" from="item" to="store_ln178" fromId="1434" toId="1438">
</dataflow>
<dataflow id="4585" from="buffer_out_addr" to="store_ln178" fromId="1437" toId="1438">
</dataflow>
<dataflow id="4586" from="idx_2" to="add_ln162_1" fromId="1299" toId="1440">
</dataflow>
<dataflow id="4588" from="StgValue_4587" to="add_ln162_1" fromId="4587" toId="1440">
</dataflow>
<dataflow id="4589" from="icmp_ln153" to="StgValue_2" fromId="322" toId="2">
</dataflow>
<dataflow id="4590" from="icmp_ln162" to="StgValue_7" fromId="1295" toId="7">
</dataflow>
<dataflow id="4591" from="icmp_ln162" to="StgValue_8" fromId="1295" toId="8">
</dataflow>
<dataflow id="4592" from="icmp_ln162_1" to="StgValue_8" fromId="1302" toId="8">
</dataflow>
<dataflow id="4593" from="icmp_ln169" to="StgValue_15" fromId="1422" toId="15">
</dataflow>
<dataflow id="4594" from="icmp_ln169" to="StgValue_16" fromId="1422" toId="16">
</dataflow>
</dataflows>


</stg>
