

================================================================
== Vitis HLS Report for 'conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8'
================================================================
* Date:           Thu Oct 30 21:33:38 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.973 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     9250|     9250|  92.500 us|  92.500 us|  9250|  9250|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                                      |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |                       Loop Name                      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8  |     9248|     9248|         2|          1|          1|  9248|       yes|
        +------------------------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 3
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 1 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 5 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_3 = alloca i32 1"   --->   Operation 6 'alloca' 'i_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten132 = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten132' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%feat = alloca i32 1"   --->   Operation 8 'alloca' 'feat' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten145 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten145' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %conv2_to_conv3, i64 666, i64 9, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %conv2_to_conv3, void @empty_23, i32 0, i32 0, void @empty_42, i32 0, i32 0, void @empty_42, void @empty_42, void @empty_42, i32 0, i32 0, i32 0, i32 0, void @empty_42, void @empty_42, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.42ns)   --->   "%store_ln0 = store i14 0, i14 %indvar_flatten145"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i6 0, i6 %feat"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i10 0, i10 %indvar_flatten132"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %i_3"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i5 0, i5 %j"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc149"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.60>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten145_load = load i14 %indvar_flatten145" [src/srcnn.cpp:371]   --->   Operation 18 'load' 'indvar_flatten145_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 19 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.83ns)   --->   "%icmp_ln371 = icmp_eq  i14 %indvar_flatten145_load, i14 9248" [src/srcnn.cpp:371]   --->   Operation 20 'icmp' 'icmp_ln371' <Predicate = true> <Delay = 0.83> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.83ns)   --->   "%add_ln371_1 = add i14 %indvar_flatten145_load, i14 1" [src/srcnn.cpp:371]   --->   Operation 21 'add' 'add_ln371_1' <Predicate = true> <Delay = 0.83> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.83> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln371 = br i1 %icmp_ln371, void %for.inc155, void %for.end157.exitStub" [src/srcnn.cpp:371]   --->   Operation 22 'br' 'br_ln371' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%j_load = load i5 %j" [src/srcnn.cpp:373]   --->   Operation 23 'load' 'j_load' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%i_3_load = load i5 %i_3" [src/srcnn.cpp:371]   --->   Operation 24 'load' 'i_3_load' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%indvar_flatten132_load = load i10 %indvar_flatten132" [src/srcnn.cpp:372]   --->   Operation 25 'load' 'indvar_flatten132_load' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%feat_load = load i6 %feat" [src/srcnn.cpp:371]   --->   Operation 26 'load' 'feat_load' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.78ns)   --->   "%add_ln371 = add i6 %feat_load, i6 1" [src/srcnn.cpp:371]   --->   Operation 27 'add' 'add_ln371' <Predicate = (!icmp_ln371)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.78ns)   --->   "%icmp_ln372 = icmp_eq  i10 %indvar_flatten132_load, i10 289" [src/srcnn.cpp:372]   --->   Operation 28 'icmp' 'icmp_ln372' <Predicate = (!icmp_ln371)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.41ns)   --->   "%select_ln371 = select i1 %icmp_ln372, i5 0, i5 %i_3_load" [src/srcnn.cpp:371]   --->   Operation 29 'select' 'select_ln371' <Predicate = (!icmp_ln371)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.38ns)   --->   "%select_ln371_1 = select i1 %icmp_ln372, i6 %add_ln371, i6 %feat_load" [src/srcnn.cpp:371]   --->   Operation 30 'select' 'select_ln371_1' <Predicate = (!icmp_ln371)> <Delay = 0.38> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.38> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln374 = zext i6 %select_ln371_1" [src/srcnn.cpp:374]   --->   Operation 31 'zext' 'zext_ln374' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_s = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i6.i4, i6 %select_ln371_1, i4 0" [src/srcnn.cpp:374]   --->   Operation 32 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln374 = add i10 %tmp_s, i10 %zext_ln374" [src/srcnn.cpp:374]   --->   Operation 33 'add' 'add_ln374' <Predicate = (!icmp_ln371)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 34 [1/1] (0.00ns) (grouped into LUT with out node and_ln371)   --->   "%xor_ln371 = xor i1 %icmp_ln372, i1 1" [src/srcnn.cpp:371]   --->   Operation 34 'xor' 'xor_ln371' <Predicate = (!icmp_ln371)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (0.78ns)   --->   "%icmp_ln373 = icmp_eq  i5 %j_load, i5 17" [src/srcnn.cpp:373]   --->   Operation 35 'icmp' 'icmp_ln373' <Predicate = (!icmp_ln371)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.28ns) (out node of the LUT)   --->   "%and_ln371 = and i1 %icmp_ln373, i1 %xor_ln371" [src/srcnn.cpp:371]   --->   Operation 36 'and' 'and_ln371' <Predicate = (!icmp_ln371)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.78ns)   --->   "%add_ln372 = add i5 %select_ln371, i5 1" [src/srcnn.cpp:372]   --->   Operation 37 'add' 'add_ln372' <Predicate = (!icmp_ln371)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node select_ln372)   --->   "%or_ln372 = or i1 %and_ln371, i1 %icmp_ln372" [src/srcnn.cpp:372]   --->   Operation 38 'or' 'or_ln372' <Predicate = (!icmp_ln371)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.41ns) (out node of the LUT)   --->   "%select_ln372 = select i1 %or_ln372, i5 0, i5 %j_load" [src/srcnn.cpp:372]   --->   Operation 39 'select' 'select_ln372' <Predicate = (!icmp_ln371)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.41ns)   --->   "%select_ln372_1 = select i1 %and_ln371, i5 %add_ln372, i5 %select_ln371" [src/srcnn.cpp:372]   --->   Operation 40 'select' 'select_ln372_1' <Predicate = (!icmp_ln371)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln374_1 = zext i5 %select_ln372_1" [src/srcnn.cpp:374]   --->   Operation 41 'zext' 'zext_ln374_1' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.96ns) (root node of TernaryAdder)   --->   "%add_ln374_1 = add i10 %add_ln374, i10 %zext_ln374_1" [src/srcnn.cpp:374]   --->   Operation 42 'add' 'add_ln374_1' <Predicate = (!icmp_ln371)> <Delay = 0.96> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.48> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln374_2 = zext i10 %add_ln374_1" [src/srcnn.cpp:374]   --->   Operation 43 'zext' 'zext_ln374_2' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%layer2_output_tile_addr = getelementptr i32 %layer2_output_tile, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 44 'getelementptr' 'layer2_output_tile_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%layer2_output_tile_1_addr = getelementptr i32 %layer2_output_tile_1, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 45 'getelementptr' 'layer2_output_tile_1_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%layer2_output_tile_2_addr = getelementptr i32 %layer2_output_tile_2, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 46 'getelementptr' 'layer2_output_tile_2_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%layer2_output_tile_3_addr = getelementptr i32 %layer2_output_tile_3, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 47 'getelementptr' 'layer2_output_tile_3_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%layer2_output_tile_4_addr = getelementptr i32 %layer2_output_tile_4, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 48 'getelementptr' 'layer2_output_tile_4_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%layer2_output_tile_5_addr = getelementptr i32 %layer2_output_tile_5, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 49 'getelementptr' 'layer2_output_tile_5_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%layer2_output_tile_6_addr = getelementptr i32 %layer2_output_tile_6, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 50 'getelementptr' 'layer2_output_tile_6_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%layer2_output_tile_7_addr = getelementptr i32 %layer2_output_tile_7, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 51 'getelementptr' 'layer2_output_tile_7_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%layer2_output_tile_8_addr = getelementptr i32 %layer2_output_tile_8, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 52 'getelementptr' 'layer2_output_tile_8_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%layer2_output_tile_9_addr = getelementptr i32 %layer2_output_tile_9, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 53 'getelementptr' 'layer2_output_tile_9_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%layer2_output_tile_10_addr = getelementptr i32 %layer2_output_tile_10, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 54 'getelementptr' 'layer2_output_tile_10_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%layer2_output_tile_11_addr = getelementptr i32 %layer2_output_tile_11, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 55 'getelementptr' 'layer2_output_tile_11_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%layer2_output_tile_12_addr = getelementptr i32 %layer2_output_tile_12, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 56 'getelementptr' 'layer2_output_tile_12_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%layer2_output_tile_13_addr = getelementptr i32 %layer2_output_tile_13, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 57 'getelementptr' 'layer2_output_tile_13_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%layer2_output_tile_14_addr = getelementptr i32 %layer2_output_tile_14, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 58 'getelementptr' 'layer2_output_tile_14_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%layer2_output_tile_15_addr = getelementptr i32 %layer2_output_tile_15, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 59 'getelementptr' 'layer2_output_tile_15_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%layer2_output_tile_16_addr = getelementptr i32 %layer2_output_tile_16, i64 0, i64 %zext_ln374_2" [src/srcnn.cpp:374]   --->   Operation 60 'getelementptr' 'layer2_output_tile_16_addr' <Predicate = (!icmp_ln371)> <Delay = 0.00>
ST_2 : Operation 61 [2/2] (1.23ns)   --->   "%layer2_output_tile_load = load i10 %layer2_output_tile_addr" [src/srcnn.cpp:374]   --->   Operation 61 'load' 'layer2_output_tile_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 62 [2/2] (1.23ns)   --->   "%layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr" [src/srcnn.cpp:374]   --->   Operation 62 'load' 'layer2_output_tile_1_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 63 [2/2] (1.23ns)   --->   "%layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr" [src/srcnn.cpp:374]   --->   Operation 63 'load' 'layer2_output_tile_2_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 64 [2/2] (1.23ns)   --->   "%layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr" [src/srcnn.cpp:374]   --->   Operation 64 'load' 'layer2_output_tile_3_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 65 [2/2] (1.23ns)   --->   "%layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr" [src/srcnn.cpp:374]   --->   Operation 65 'load' 'layer2_output_tile_4_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 66 [2/2] (1.23ns)   --->   "%layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr" [src/srcnn.cpp:374]   --->   Operation 66 'load' 'layer2_output_tile_5_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 67 [2/2] (1.23ns)   --->   "%layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr" [src/srcnn.cpp:374]   --->   Operation 67 'load' 'layer2_output_tile_6_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 68 [2/2] (1.23ns)   --->   "%layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr" [src/srcnn.cpp:374]   --->   Operation 68 'load' 'layer2_output_tile_7_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 69 [2/2] (1.23ns)   --->   "%layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr" [src/srcnn.cpp:374]   --->   Operation 69 'load' 'layer2_output_tile_8_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 70 [2/2] (1.23ns)   --->   "%layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr" [src/srcnn.cpp:374]   --->   Operation 70 'load' 'layer2_output_tile_9_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 71 [2/2] (1.23ns)   --->   "%layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr" [src/srcnn.cpp:374]   --->   Operation 71 'load' 'layer2_output_tile_10_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 72 [2/2] (1.23ns)   --->   "%layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr" [src/srcnn.cpp:374]   --->   Operation 72 'load' 'layer2_output_tile_11_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 73 [2/2] (1.23ns)   --->   "%layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr" [src/srcnn.cpp:374]   --->   Operation 73 'load' 'layer2_output_tile_12_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 74 [2/2] (1.23ns)   --->   "%layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr" [src/srcnn.cpp:374]   --->   Operation 74 'load' 'layer2_output_tile_13_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 75 [2/2] (1.23ns)   --->   "%layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr" [src/srcnn.cpp:374]   --->   Operation 75 'load' 'layer2_output_tile_14_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 76 [2/2] (1.23ns)   --->   "%layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr" [src/srcnn.cpp:374]   --->   Operation 76 'load' 'layer2_output_tile_15_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 77 [2/2] (1.23ns)   --->   "%layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr" [src/srcnn.cpp:374]   --->   Operation 77 'load' 'layer2_output_tile_16_load' <Predicate = (!icmp_ln371)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_2 : Operation 78 [1/1] (0.78ns)   --->   "%add_ln373 = add i5 %select_ln372, i5 1" [src/srcnn.cpp:373]   --->   Operation 78 'add' 'add_ln373' <Predicate = (!icmp_ln371)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 79 [1/1] (0.78ns)   --->   "%add_ln372_1 = add i10 %indvar_flatten132_load, i10 1" [src/srcnn.cpp:372]   --->   Operation 79 'add' 'add_ln372_1' <Predicate = (!icmp_ln371)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.40ns)   --->   "%select_ln372_2 = select i1 %icmp_ln372, i10 1, i10 %add_ln372_1" [src/srcnn.cpp:372]   --->   Operation 80 'select' 'select_ln372_2' <Predicate = (!icmp_ln371)> <Delay = 0.40> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.40> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 81 [1/1] (0.42ns)   --->   "%store_ln373 = store i14 %add_ln371_1, i14 %indvar_flatten145" [src/srcnn.cpp:373]   --->   Operation 81 'store' 'store_ln373' <Predicate = (!icmp_ln371)> <Delay = 0.42>
ST_2 : Operation 82 [1/1] (0.42ns)   --->   "%store_ln373 = store i6 %select_ln371_1, i6 %feat" [src/srcnn.cpp:373]   --->   Operation 82 'store' 'store_ln373' <Predicate = (!icmp_ln371)> <Delay = 0.42>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln373 = store i10 %select_ln372_2, i10 %indvar_flatten132" [src/srcnn.cpp:373]   --->   Operation 83 'store' 'store_ln373' <Predicate = (!icmp_ln371)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%store_ln373 = store i5 %select_ln372_1, i5 %i_3" [src/srcnn.cpp:373]   --->   Operation 84 'store' 'store_ln373' <Predicate = (!icmp_ln371)> <Delay = 0.42>
ST_2 : Operation 85 [1/1] (0.42ns)   --->   "%store_ln373 = store i5 %add_ln373, i5 %j" [src/srcnn.cpp:373]   --->   Operation 85 'store' 'store_ln373' <Predicate = (!icmp_ln371)> <Delay = 0.42>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 113 'ret' 'ret_ln0' <Predicate = (icmp_ln371)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.97>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_str"   --->   Operation 86 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 9248, i64 9248, i64 9248"   --->   Operation 87 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 88 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_372_7_VITIS_LOOP_373_8_str"   --->   Operation 89 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 90 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%specloopname_ln373 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [src/srcnn.cpp:373]   --->   Operation 91 'specloopname' 'specloopname_ln373' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/2] (1.23ns)   --->   "%layer2_output_tile_load = load i10 %layer2_output_tile_addr" [src/srcnn.cpp:374]   --->   Operation 92 'load' 'layer2_output_tile_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 93 [1/2] (1.23ns)   --->   "%layer2_output_tile_1_load = load i10 %layer2_output_tile_1_addr" [src/srcnn.cpp:374]   --->   Operation 93 'load' 'layer2_output_tile_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 94 [1/2] (1.23ns)   --->   "%layer2_output_tile_2_load = load i10 %layer2_output_tile_2_addr" [src/srcnn.cpp:374]   --->   Operation 94 'load' 'layer2_output_tile_2_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 95 [1/2] (1.23ns)   --->   "%layer2_output_tile_3_load = load i10 %layer2_output_tile_3_addr" [src/srcnn.cpp:374]   --->   Operation 95 'load' 'layer2_output_tile_3_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 96 [1/2] (1.23ns)   --->   "%layer2_output_tile_4_load = load i10 %layer2_output_tile_4_addr" [src/srcnn.cpp:374]   --->   Operation 96 'load' 'layer2_output_tile_4_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 97 [1/2] (1.23ns)   --->   "%layer2_output_tile_5_load = load i10 %layer2_output_tile_5_addr" [src/srcnn.cpp:374]   --->   Operation 97 'load' 'layer2_output_tile_5_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 98 [1/2] (1.23ns)   --->   "%layer2_output_tile_6_load = load i10 %layer2_output_tile_6_addr" [src/srcnn.cpp:374]   --->   Operation 98 'load' 'layer2_output_tile_6_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 99 [1/2] (1.23ns)   --->   "%layer2_output_tile_7_load = load i10 %layer2_output_tile_7_addr" [src/srcnn.cpp:374]   --->   Operation 99 'load' 'layer2_output_tile_7_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 100 [1/2] (1.23ns)   --->   "%layer2_output_tile_8_load = load i10 %layer2_output_tile_8_addr" [src/srcnn.cpp:374]   --->   Operation 100 'load' 'layer2_output_tile_8_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 101 [1/2] (1.23ns)   --->   "%layer2_output_tile_9_load = load i10 %layer2_output_tile_9_addr" [src/srcnn.cpp:374]   --->   Operation 101 'load' 'layer2_output_tile_9_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 102 [1/2] (1.23ns)   --->   "%layer2_output_tile_10_load = load i10 %layer2_output_tile_10_addr" [src/srcnn.cpp:374]   --->   Operation 102 'load' 'layer2_output_tile_10_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 103 [1/2] (1.23ns)   --->   "%layer2_output_tile_11_load = load i10 %layer2_output_tile_11_addr" [src/srcnn.cpp:374]   --->   Operation 103 'load' 'layer2_output_tile_11_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 104 [1/2] (1.23ns)   --->   "%layer2_output_tile_12_load = load i10 %layer2_output_tile_12_addr" [src/srcnn.cpp:374]   --->   Operation 104 'load' 'layer2_output_tile_12_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 105 [1/2] (1.23ns)   --->   "%layer2_output_tile_13_load = load i10 %layer2_output_tile_13_addr" [src/srcnn.cpp:374]   --->   Operation 105 'load' 'layer2_output_tile_13_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 106 [1/2] (1.23ns)   --->   "%layer2_output_tile_14_load = load i10 %layer2_output_tile_14_addr" [src/srcnn.cpp:374]   --->   Operation 106 'load' 'layer2_output_tile_14_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 107 [1/2] (1.23ns)   --->   "%layer2_output_tile_15_load = load i10 %layer2_output_tile_15_addr" [src/srcnn.cpp:374]   --->   Operation 107 'load' 'layer2_output_tile_15_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 108 [1/2] (1.23ns)   --->   "%layer2_output_tile_16_load = load i10 %layer2_output_tile_16_addr" [src/srcnn.cpp:374]   --->   Operation 108 'load' 'layer2_output_tile_16_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 544> <RAM>
ST_3 : Operation 109 [1/1] (0.76ns)   --->   "%tmp_24 = mux i32 @_ssdm_op_Mux.ap_auto.17f32.i5, i32 %layer2_output_tile_load, i32 %layer2_output_tile_1_load, i32 %layer2_output_tile_2_load, i32 %layer2_output_tile_3_load, i32 %layer2_output_tile_4_load, i32 %layer2_output_tile_5_load, i32 %layer2_output_tile_6_load, i32 %layer2_output_tile_7_load, i32 %layer2_output_tile_8_load, i32 %layer2_output_tile_9_load, i32 %layer2_output_tile_10_load, i32 %layer2_output_tile_11_load, i32 %layer2_output_tile_12_load, i32 %layer2_output_tile_13_load, i32 %layer2_output_tile_14_load, i32 %layer2_output_tile_15_load, i32 %layer2_output_tile_16_load, i5 %select_ln372" [src/srcnn.cpp:374]   --->   Operation 109 'mux' 'tmp_24' <Predicate = true> <Delay = 0.76> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 0.76> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%bitcast_ln374 = bitcast i32 %tmp_24" [src/srcnn.cpp:374]   --->   Operation 110 'bitcast' 'bitcast_ln374' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (2.97ns)   --->   "%write_ln374 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %conv2_to_conv3, i32 %bitcast_ln374" [src/srcnn.cpp:374]   --->   Operation 111 'write' 'write_ln374' <Predicate = true> <Delay = 2.97> <CoreInst = "FIFO_LUTRAM">   --->   Core 80 'FIFO_LUTRAM' <Latency = 0> <II = 1> <Delay = 2.97> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 512> <FIFO>
ST_3 : Operation 112 [1/1] (0.00ns)   --->   "%br_ln373 = br void %for.inc149" [src/srcnn.cpp:373]   --->   Operation 112 'br' 'br_ln373' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ layer2_output_tile]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_4]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_5]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_6]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_7]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_8]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_9]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_10]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_11]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_12]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_13]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_14]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_15]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ layer2_output_tile_16]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ conv2_to_conv3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                          (alloca           ) [ 0110]
i_3                        (alloca           ) [ 0110]
indvar_flatten132          (alloca           ) [ 0110]
feat                       (alloca           ) [ 0110]
indvar_flatten145          (alloca           ) [ 0110]
specmemcore_ln0            (specmemcore      ) [ 0000]
specinterface_ln0          (specinterface    ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
store_ln0                  (store            ) [ 0000]
br_ln0                     (br               ) [ 0000]
indvar_flatten145_load     (load             ) [ 0000]
specpipeline_ln0           (specpipeline     ) [ 0000]
icmp_ln371                 (icmp             ) [ 0110]
add_ln371_1                (add              ) [ 0000]
br_ln371                   (br               ) [ 0000]
j_load                     (load             ) [ 0000]
i_3_load                   (load             ) [ 0000]
indvar_flatten132_load     (load             ) [ 0000]
feat_load                  (load             ) [ 0000]
add_ln371                  (add              ) [ 0000]
icmp_ln372                 (icmp             ) [ 0000]
select_ln371               (select           ) [ 0000]
select_ln371_1             (select           ) [ 0000]
zext_ln374                 (zext             ) [ 0000]
tmp_s                      (bitconcatenate   ) [ 0000]
add_ln374                  (add              ) [ 0000]
xor_ln371                  (xor              ) [ 0000]
icmp_ln373                 (icmp             ) [ 0000]
and_ln371                  (and              ) [ 0000]
add_ln372                  (add              ) [ 0000]
or_ln372                   (or               ) [ 0000]
select_ln372               (select           ) [ 0101]
select_ln372_1             (select           ) [ 0000]
zext_ln374_1               (zext             ) [ 0000]
add_ln374_1                (add              ) [ 0000]
zext_ln374_2               (zext             ) [ 0000]
layer2_output_tile_addr    (getelementptr    ) [ 0101]
layer2_output_tile_1_addr  (getelementptr    ) [ 0101]
layer2_output_tile_2_addr  (getelementptr    ) [ 0101]
layer2_output_tile_3_addr  (getelementptr    ) [ 0101]
layer2_output_tile_4_addr  (getelementptr    ) [ 0101]
layer2_output_tile_5_addr  (getelementptr    ) [ 0101]
layer2_output_tile_6_addr  (getelementptr    ) [ 0101]
layer2_output_tile_7_addr  (getelementptr    ) [ 0101]
layer2_output_tile_8_addr  (getelementptr    ) [ 0101]
layer2_output_tile_9_addr  (getelementptr    ) [ 0101]
layer2_output_tile_10_addr (getelementptr    ) [ 0101]
layer2_output_tile_11_addr (getelementptr    ) [ 0101]
layer2_output_tile_12_addr (getelementptr    ) [ 0101]
layer2_output_tile_13_addr (getelementptr    ) [ 0101]
layer2_output_tile_14_addr (getelementptr    ) [ 0101]
layer2_output_tile_15_addr (getelementptr    ) [ 0101]
layer2_output_tile_16_addr (getelementptr    ) [ 0101]
add_ln373                  (add              ) [ 0000]
add_ln372_1                (add              ) [ 0000]
select_ln372_2             (select           ) [ 0000]
store_ln373                (store            ) [ 0000]
store_ln373                (store            ) [ 0000]
store_ln373                (store            ) [ 0000]
store_ln373                (store            ) [ 0000]
store_ln373                (store            ) [ 0000]
specloopname_ln0           (specloopname     ) [ 0000]
speclooptripcount_ln0      (speclooptripcount) [ 0000]
specpipeline_ln0           (specpipeline     ) [ 0000]
specloopname_ln0           (specloopname     ) [ 0000]
specpipeline_ln0           (specpipeline     ) [ 0000]
specloopname_ln373         (specloopname     ) [ 0000]
layer2_output_tile_load    (load             ) [ 0000]
layer2_output_tile_1_load  (load             ) [ 0000]
layer2_output_tile_2_load  (load             ) [ 0000]
layer2_output_tile_3_load  (load             ) [ 0000]
layer2_output_tile_4_load  (load             ) [ 0000]
layer2_output_tile_5_load  (load             ) [ 0000]
layer2_output_tile_6_load  (load             ) [ 0000]
layer2_output_tile_7_load  (load             ) [ 0000]
layer2_output_tile_8_load  (load             ) [ 0000]
layer2_output_tile_9_load  (load             ) [ 0000]
layer2_output_tile_10_load (load             ) [ 0000]
layer2_output_tile_11_load (load             ) [ 0000]
layer2_output_tile_12_load (load             ) [ 0000]
layer2_output_tile_13_load (load             ) [ 0000]
layer2_output_tile_14_load (load             ) [ 0000]
layer2_output_tile_15_load (load             ) [ 0000]
layer2_output_tile_16_load (load             ) [ 0000]
tmp_24                     (mux              ) [ 0000]
bitcast_ln374              (bitcast          ) [ 0000]
write_ln374                (write            ) [ 0000]
br_ln373                   (br               ) [ 0000]
ret_ln0                    (ret              ) [ 0000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="layer2_output_tile">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_output_tile_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="layer2_output_tile_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="layer2_output_tile_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="layer2_output_tile_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_4"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="layer2_output_tile_5">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_5"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="layer2_output_tile_6">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_6"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="layer2_output_tile_7">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_7"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="layer2_output_tile_8">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_8"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="layer2_output_tile_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_9"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="layer2_output_tile_10">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_10"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="layer2_output_tile_11">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_11"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="layer2_output_tile_12">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_12"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="layer2_output_tile_13">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_13"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="layer2_output_tile_14">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_14"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="layer2_output_tile_15">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_15"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="layer2_output_tile_16">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_output_tile_16"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="conv2_to_conv3">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv2_to_conv3"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_23"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_42"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i6.i4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8_str"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_372_7_VITIS_LOOP_373_8_str"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Mux.ap_auto.17f32.i5"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i32P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="j_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_3_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_3/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="indvar_flatten132_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten132/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="feat_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="feat/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="indvar_flatten145_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten145/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln374_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="32" slack="0"/>
<pin id="129" dir="0" index="2" bw="32" slack="0"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln374/3 "/>
</bind>
</comp>

<comp id="133" class="1004" name="layer2_output_tile_addr_gep_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="1" slack="0"/>
<pin id="136" dir="0" index="2" bw="10" slack="0"/>
<pin id="137" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_addr/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="layer2_output_tile_1_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="32" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="10" slack="0"/>
<pin id="144" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_1_addr/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="layer2_output_tile_2_addr_gep_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="1" slack="0"/>
<pin id="150" dir="0" index="2" bw="10" slack="0"/>
<pin id="151" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_2_addr/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="layer2_output_tile_3_addr_gep_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="32" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="10" slack="0"/>
<pin id="158" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_3_addr/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="layer2_output_tile_4_addr_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="32" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="10" slack="0"/>
<pin id="165" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_4_addr/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="layer2_output_tile_5_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="10" slack="0"/>
<pin id="172" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_5_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="layer2_output_tile_6_addr_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="10" slack="0"/>
<pin id="179" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_6_addr/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="layer2_output_tile_7_addr_gep_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="32" slack="0"/>
<pin id="184" dir="0" index="1" bw="1" slack="0"/>
<pin id="185" dir="0" index="2" bw="10" slack="0"/>
<pin id="186" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_7_addr/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="layer2_output_tile_8_addr_gep_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="32" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="0" index="2" bw="10" slack="0"/>
<pin id="193" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_8_addr/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="layer2_output_tile_9_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="32" slack="0"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="10" slack="0"/>
<pin id="200" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_9_addr/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="layer2_output_tile_10_addr_gep_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="32" slack="0"/>
<pin id="205" dir="0" index="1" bw="1" slack="0"/>
<pin id="206" dir="0" index="2" bw="10" slack="0"/>
<pin id="207" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_10_addr/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="layer2_output_tile_11_addr_gep_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="32" slack="0"/>
<pin id="212" dir="0" index="1" bw="1" slack="0"/>
<pin id="213" dir="0" index="2" bw="10" slack="0"/>
<pin id="214" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_11_addr/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="layer2_output_tile_12_addr_gep_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="32" slack="0"/>
<pin id="219" dir="0" index="1" bw="1" slack="0"/>
<pin id="220" dir="0" index="2" bw="10" slack="0"/>
<pin id="221" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_12_addr/2 "/>
</bind>
</comp>

<comp id="224" class="1004" name="layer2_output_tile_13_addr_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="10" slack="0"/>
<pin id="228" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_13_addr/2 "/>
</bind>
</comp>

<comp id="231" class="1004" name="layer2_output_tile_14_addr_gep_fu_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="32" slack="0"/>
<pin id="233" dir="0" index="1" bw="1" slack="0"/>
<pin id="234" dir="0" index="2" bw="10" slack="0"/>
<pin id="235" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_14_addr/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="layer2_output_tile_15_addr_gep_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="32" slack="0"/>
<pin id="240" dir="0" index="1" bw="1" slack="0"/>
<pin id="241" dir="0" index="2" bw="10" slack="0"/>
<pin id="242" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_15_addr/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="layer2_output_tile_16_addr_gep_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="32" slack="0"/>
<pin id="247" dir="0" index="1" bw="1" slack="0"/>
<pin id="248" dir="0" index="2" bw="10" slack="0"/>
<pin id="249" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="layer2_output_tile_16_addr/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="grp_access_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="10" slack="0"/>
<pin id="254" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="255" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="256" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_load/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="grp_access_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="10" slack="0"/>
<pin id="260" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="261" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_1_load/2 "/>
</bind>
</comp>

<comp id="264" class="1004" name="grp_access_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="10" slack="0"/>
<pin id="266" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="267" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="268" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_2_load/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="grp_access_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="10" slack="0"/>
<pin id="272" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="273" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="274" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_3_load/2 "/>
</bind>
</comp>

<comp id="276" class="1004" name="grp_access_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="10" slack="0"/>
<pin id="278" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="279" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="280" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_4_load/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="grp_access_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="10" slack="0"/>
<pin id="284" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="285" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="286" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_5_load/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="grp_access_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="10" slack="0"/>
<pin id="290" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="291" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="292" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_6_load/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="grp_access_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="10" slack="0"/>
<pin id="296" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="297" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="298" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_7_load/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_access_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="10" slack="0"/>
<pin id="302" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="304" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_8_load/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="grp_access_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="10" slack="0"/>
<pin id="308" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="309" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="310" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_9_load/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="grp_access_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="10" slack="0"/>
<pin id="314" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="315" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="316" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_10_load/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="grp_access_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="10" slack="0"/>
<pin id="320" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="321" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="322" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_11_load/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="grp_access_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="10" slack="0"/>
<pin id="326" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="327" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="328" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_12_load/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="grp_access_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="10" slack="0"/>
<pin id="332" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="333" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="334" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_13_load/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="grp_access_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="10" slack="0"/>
<pin id="338" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="339" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_14_load/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="grp_access_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="345" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="346" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_15_load/2 "/>
</bind>
</comp>

<comp id="348" class="1004" name="grp_access_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="10" slack="0"/>
<pin id="350" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="351" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="352" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="layer2_output_tile_16_load/2 "/>
</bind>
</comp>

<comp id="354" class="1004" name="store_ln0_store_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="1" slack="0"/>
<pin id="356" dir="0" index="1" bw="14" slack="0"/>
<pin id="357" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="359" class="1004" name="store_ln0_store_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="6" slack="0"/>
<pin id="362" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="store_ln0_store_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="0"/>
<pin id="366" dir="0" index="1" bw="10" slack="0"/>
<pin id="367" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="369" class="1004" name="store_ln0_store_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="0"/>
<pin id="372" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="store_ln0_store_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="1" slack="0"/>
<pin id="376" dir="0" index="1" bw="5" slack="0"/>
<pin id="377" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="379" class="1004" name="indvar_flatten145_load_load_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="14" slack="1"/>
<pin id="381" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten145_load/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="icmp_ln371_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="14" slack="0"/>
<pin id="384" dir="0" index="1" bw="14" slack="0"/>
<pin id="385" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln371/2 "/>
</bind>
</comp>

<comp id="388" class="1004" name="add_ln371_1_fu_388">
<pin_list>
<pin id="389" dir="0" index="0" bw="14" slack="0"/>
<pin id="390" dir="0" index="1" bw="1" slack="0"/>
<pin id="391" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371_1/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="j_load_load_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="1"/>
<pin id="396" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="i_3_load_load_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="5" slack="1"/>
<pin id="399" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_3_load/2 "/>
</bind>
</comp>

<comp id="400" class="1004" name="indvar_flatten132_load_load_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="10" slack="1"/>
<pin id="402" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten132_load/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="feat_load_load_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="6" slack="1"/>
<pin id="405" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="feat_load/2 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln371_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="6" slack="0"/>
<pin id="408" dir="0" index="1" bw="1" slack="0"/>
<pin id="409" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln371/2 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln372_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="10" slack="0"/>
<pin id="414" dir="0" index="1" bw="10" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln372/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln371_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="0" index="2" bw="5" slack="0"/>
<pin id="422" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln371/2 "/>
</bind>
</comp>

<comp id="426" class="1004" name="select_ln371_1_fu_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="1" slack="0"/>
<pin id="428" dir="0" index="1" bw="6" slack="0"/>
<pin id="429" dir="0" index="2" bw="6" slack="0"/>
<pin id="430" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln371_1/2 "/>
</bind>
</comp>

<comp id="434" class="1004" name="zext_ln374_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="6" slack="0"/>
<pin id="436" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374/2 "/>
</bind>
</comp>

<comp id="438" class="1004" name="tmp_s_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="10" slack="0"/>
<pin id="440" dir="0" index="1" bw="6" slack="0"/>
<pin id="441" dir="0" index="2" bw="1" slack="0"/>
<pin id="442" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="446" class="1004" name="add_ln374_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="10" slack="0"/>
<pin id="448" dir="0" index="1" bw="6" slack="0"/>
<pin id="449" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374/2 "/>
</bind>
</comp>

<comp id="452" class="1004" name="xor_ln371_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="1" slack="0"/>
<pin id="454" dir="0" index="1" bw="1" slack="0"/>
<pin id="455" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln371/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="icmp_ln373_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="5" slack="0"/>
<pin id="460" dir="0" index="1" bw="5" slack="0"/>
<pin id="461" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln373/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="and_ln371_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="0"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln371/2 "/>
</bind>
</comp>

<comp id="470" class="1004" name="add_ln372_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="5" slack="0"/>
<pin id="472" dir="0" index="1" bw="1" slack="0"/>
<pin id="473" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln372/2 "/>
</bind>
</comp>

<comp id="476" class="1004" name="or_ln372_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln372/2 "/>
</bind>
</comp>

<comp id="482" class="1004" name="select_ln372_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="1" slack="0"/>
<pin id="484" dir="0" index="1" bw="1" slack="0"/>
<pin id="485" dir="0" index="2" bw="5" slack="0"/>
<pin id="486" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln372/2 "/>
</bind>
</comp>

<comp id="490" class="1004" name="select_ln372_1_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="1" slack="0"/>
<pin id="492" dir="0" index="1" bw="5" slack="0"/>
<pin id="493" dir="0" index="2" bw="5" slack="0"/>
<pin id="494" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln372_1/2 "/>
</bind>
</comp>

<comp id="498" class="1004" name="zext_ln374_1_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="5" slack="0"/>
<pin id="500" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_1/2 "/>
</bind>
</comp>

<comp id="502" class="1004" name="add_ln374_1_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="10" slack="0"/>
<pin id="504" dir="0" index="1" bw="5" slack="0"/>
<pin id="505" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln374_1/2 "/>
</bind>
</comp>

<comp id="508" class="1004" name="zext_ln374_2_fu_508">
<pin_list>
<pin id="509" dir="0" index="0" bw="10" slack="0"/>
<pin id="510" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln374_2/2 "/>
</bind>
</comp>

<comp id="529" class="1004" name="add_ln373_fu_529">
<pin_list>
<pin id="530" dir="0" index="0" bw="5" slack="0"/>
<pin id="531" dir="0" index="1" bw="1" slack="0"/>
<pin id="532" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln373/2 "/>
</bind>
</comp>

<comp id="535" class="1004" name="add_ln372_1_fu_535">
<pin_list>
<pin id="536" dir="0" index="0" bw="10" slack="0"/>
<pin id="537" dir="0" index="1" bw="1" slack="0"/>
<pin id="538" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln372_1/2 "/>
</bind>
</comp>

<comp id="541" class="1004" name="select_ln372_2_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="1" slack="0"/>
<pin id="543" dir="0" index="1" bw="1" slack="0"/>
<pin id="544" dir="0" index="2" bw="10" slack="0"/>
<pin id="545" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln372_2/2 "/>
</bind>
</comp>

<comp id="549" class="1004" name="store_ln373_store_fu_549">
<pin_list>
<pin id="550" dir="0" index="0" bw="14" slack="0"/>
<pin id="551" dir="0" index="1" bw="14" slack="1"/>
<pin id="552" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/2 "/>
</bind>
</comp>

<comp id="554" class="1004" name="store_ln373_store_fu_554">
<pin_list>
<pin id="555" dir="0" index="0" bw="6" slack="0"/>
<pin id="556" dir="0" index="1" bw="6" slack="1"/>
<pin id="557" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/2 "/>
</bind>
</comp>

<comp id="559" class="1004" name="store_ln373_store_fu_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="10" slack="0"/>
<pin id="561" dir="0" index="1" bw="10" slack="1"/>
<pin id="562" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/2 "/>
</bind>
</comp>

<comp id="564" class="1004" name="store_ln373_store_fu_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="5" slack="0"/>
<pin id="566" dir="0" index="1" bw="5" slack="1"/>
<pin id="567" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/2 "/>
</bind>
</comp>

<comp id="569" class="1004" name="store_ln373_store_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="5" slack="0"/>
<pin id="571" dir="0" index="1" bw="5" slack="1"/>
<pin id="572" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln373/2 "/>
</bind>
</comp>

<comp id="574" class="1004" name="tmp_24_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="32" slack="0"/>
<pin id="576" dir="0" index="1" bw="32" slack="0"/>
<pin id="577" dir="0" index="2" bw="32" slack="0"/>
<pin id="578" dir="0" index="3" bw="32" slack="0"/>
<pin id="579" dir="0" index="4" bw="32" slack="0"/>
<pin id="580" dir="0" index="5" bw="32" slack="0"/>
<pin id="581" dir="0" index="6" bw="32" slack="0"/>
<pin id="582" dir="0" index="7" bw="32" slack="0"/>
<pin id="583" dir="0" index="8" bw="32" slack="0"/>
<pin id="584" dir="0" index="9" bw="32" slack="0"/>
<pin id="585" dir="0" index="10" bw="32" slack="0"/>
<pin id="586" dir="0" index="11" bw="32" slack="0"/>
<pin id="587" dir="0" index="12" bw="32" slack="0"/>
<pin id="588" dir="0" index="13" bw="32" slack="0"/>
<pin id="589" dir="0" index="14" bw="32" slack="0"/>
<pin id="590" dir="0" index="15" bw="32" slack="0"/>
<pin id="591" dir="0" index="16" bw="32" slack="0"/>
<pin id="592" dir="0" index="17" bw="32" slack="0"/>
<pin id="593" dir="0" index="18" bw="5" slack="1"/>
<pin id="594" dir="1" index="19" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="mux(1196) " fcode="mux"/>
<opset="tmp_24/3 "/>
</bind>
</comp>

<comp id="613" class="1004" name="bitcast_ln374_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="32" slack="0"/>
<pin id="615" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln374/3 "/>
</bind>
</comp>

<comp id="618" class="1005" name="j_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="5" slack="0"/>
<pin id="620" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="625" class="1005" name="i_3_reg_625">
<pin_list>
<pin id="626" dir="0" index="0" bw="5" slack="0"/>
<pin id="627" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="i_3 "/>
</bind>
</comp>

<comp id="632" class="1005" name="indvar_flatten132_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="10" slack="0"/>
<pin id="634" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten132 "/>
</bind>
</comp>

<comp id="639" class="1005" name="feat_reg_639">
<pin_list>
<pin id="640" dir="0" index="0" bw="6" slack="0"/>
<pin id="641" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="feat "/>
</bind>
</comp>

<comp id="646" class="1005" name="indvar_flatten145_reg_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="14" slack="0"/>
<pin id="648" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten145 "/>
</bind>
</comp>

<comp id="656" class="1005" name="select_ln372_reg_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="5" slack="1"/>
<pin id="658" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="select_ln372 "/>
</bind>
</comp>

<comp id="661" class="1005" name="layer2_output_tile_addr_reg_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="10" slack="1"/>
<pin id="663" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_addr "/>
</bind>
</comp>

<comp id="666" class="1005" name="layer2_output_tile_1_addr_reg_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="10" slack="1"/>
<pin id="668" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_1_addr "/>
</bind>
</comp>

<comp id="671" class="1005" name="layer2_output_tile_2_addr_reg_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="10" slack="1"/>
<pin id="673" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_2_addr "/>
</bind>
</comp>

<comp id="676" class="1005" name="layer2_output_tile_3_addr_reg_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="10" slack="1"/>
<pin id="678" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_3_addr "/>
</bind>
</comp>

<comp id="681" class="1005" name="layer2_output_tile_4_addr_reg_681">
<pin_list>
<pin id="682" dir="0" index="0" bw="10" slack="1"/>
<pin id="683" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_4_addr "/>
</bind>
</comp>

<comp id="686" class="1005" name="layer2_output_tile_5_addr_reg_686">
<pin_list>
<pin id="687" dir="0" index="0" bw="10" slack="1"/>
<pin id="688" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_5_addr "/>
</bind>
</comp>

<comp id="691" class="1005" name="layer2_output_tile_6_addr_reg_691">
<pin_list>
<pin id="692" dir="0" index="0" bw="10" slack="1"/>
<pin id="693" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_6_addr "/>
</bind>
</comp>

<comp id="696" class="1005" name="layer2_output_tile_7_addr_reg_696">
<pin_list>
<pin id="697" dir="0" index="0" bw="10" slack="1"/>
<pin id="698" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_7_addr "/>
</bind>
</comp>

<comp id="701" class="1005" name="layer2_output_tile_8_addr_reg_701">
<pin_list>
<pin id="702" dir="0" index="0" bw="10" slack="1"/>
<pin id="703" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_8_addr "/>
</bind>
</comp>

<comp id="706" class="1005" name="layer2_output_tile_9_addr_reg_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="10" slack="1"/>
<pin id="708" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_9_addr "/>
</bind>
</comp>

<comp id="711" class="1005" name="layer2_output_tile_10_addr_reg_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="10" slack="1"/>
<pin id="713" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_10_addr "/>
</bind>
</comp>

<comp id="716" class="1005" name="layer2_output_tile_11_addr_reg_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="10" slack="1"/>
<pin id="718" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_11_addr "/>
</bind>
</comp>

<comp id="721" class="1005" name="layer2_output_tile_12_addr_reg_721">
<pin_list>
<pin id="722" dir="0" index="0" bw="10" slack="1"/>
<pin id="723" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_12_addr "/>
</bind>
</comp>

<comp id="726" class="1005" name="layer2_output_tile_13_addr_reg_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="10" slack="1"/>
<pin id="728" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_13_addr "/>
</bind>
</comp>

<comp id="731" class="1005" name="layer2_output_tile_14_addr_reg_731">
<pin_list>
<pin id="732" dir="0" index="0" bw="10" slack="1"/>
<pin id="733" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_14_addr "/>
</bind>
</comp>

<comp id="736" class="1005" name="layer2_output_tile_15_addr_reg_736">
<pin_list>
<pin id="737" dir="0" index="0" bw="10" slack="1"/>
<pin id="738" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_15_addr "/>
</bind>
</comp>

<comp id="741" class="1005" name="layer2_output_tile_16_addr_reg_741">
<pin_list>
<pin id="742" dir="0" index="0" bw="10" slack="1"/>
<pin id="743" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="layer2_output_tile_16_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="36" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="36" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="36" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="36" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="36" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="131"><net_src comp="104" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="34" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="138"><net_src comp="0" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="139"><net_src comp="86" pin="0"/><net_sink comp="133" pin=1"/></net>

<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="86" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="147" pin=0"/></net>

<net id="153"><net_src comp="86" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="159"><net_src comp="6" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="86" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="166"><net_src comp="8" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="86" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="86" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="12" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="86" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="182" pin=0"/></net>

<net id="188"><net_src comp="86" pin="0"/><net_sink comp="182" pin=1"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="189" pin=0"/></net>

<net id="195"><net_src comp="86" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="201"><net_src comp="18" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="202"><net_src comp="86" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="208"><net_src comp="20" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="86" pin="0"/><net_sink comp="203" pin=1"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="216"><net_src comp="86" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="86" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="229"><net_src comp="26" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="86" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="236"><net_src comp="28" pin="0"/><net_sink comp="231" pin=0"/></net>

<net id="237"><net_src comp="86" pin="0"/><net_sink comp="231" pin=1"/></net>

<net id="243"><net_src comp="30" pin="0"/><net_sink comp="238" pin=0"/></net>

<net id="244"><net_src comp="86" pin="0"/><net_sink comp="238" pin=1"/></net>

<net id="250"><net_src comp="32" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="86" pin="0"/><net_sink comp="245" pin=1"/></net>

<net id="257"><net_src comp="133" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="263"><net_src comp="140" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="269"><net_src comp="147" pin="3"/><net_sink comp="264" pin=0"/></net>

<net id="275"><net_src comp="154" pin="3"/><net_sink comp="270" pin=0"/></net>

<net id="281"><net_src comp="161" pin="3"/><net_sink comp="276" pin=0"/></net>

<net id="287"><net_src comp="168" pin="3"/><net_sink comp="282" pin=0"/></net>

<net id="293"><net_src comp="175" pin="3"/><net_sink comp="288" pin=0"/></net>

<net id="299"><net_src comp="182" pin="3"/><net_sink comp="294" pin=0"/></net>

<net id="305"><net_src comp="189" pin="3"/><net_sink comp="300" pin=0"/></net>

<net id="311"><net_src comp="196" pin="3"/><net_sink comp="306" pin=0"/></net>

<net id="317"><net_src comp="203" pin="3"/><net_sink comp="312" pin=0"/></net>

<net id="323"><net_src comp="210" pin="3"/><net_sink comp="318" pin=0"/></net>

<net id="329"><net_src comp="217" pin="3"/><net_sink comp="324" pin=0"/></net>

<net id="335"><net_src comp="224" pin="3"/><net_sink comp="330" pin=0"/></net>

<net id="341"><net_src comp="231" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="347"><net_src comp="238" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="353"><net_src comp="245" pin="3"/><net_sink comp="348" pin=0"/></net>

<net id="358"><net_src comp="56" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="363"><net_src comp="58" pin="0"/><net_sink comp="359" pin=0"/></net>

<net id="368"><net_src comp="60" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="373"><net_src comp="62" pin="0"/><net_sink comp="369" pin=0"/></net>

<net id="378"><net_src comp="62" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="386"><net_src comp="379" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="68" pin="0"/><net_sink comp="382" pin=1"/></net>

<net id="392"><net_src comp="379" pin="1"/><net_sink comp="388" pin=0"/></net>

<net id="393"><net_src comp="70" pin="0"/><net_sink comp="388" pin=1"/></net>

<net id="410"><net_src comp="403" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="72" pin="0"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="400" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="74" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="423"><net_src comp="412" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="62" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="425"><net_src comp="397" pin="1"/><net_sink comp="418" pin=2"/></net>

<net id="431"><net_src comp="412" pin="2"/><net_sink comp="426" pin=0"/></net>

<net id="432"><net_src comp="406" pin="2"/><net_sink comp="426" pin=1"/></net>

<net id="433"><net_src comp="403" pin="1"/><net_sink comp="426" pin=2"/></net>

<net id="437"><net_src comp="426" pin="3"/><net_sink comp="434" pin=0"/></net>

<net id="443"><net_src comp="76" pin="0"/><net_sink comp="438" pin=0"/></net>

<net id="444"><net_src comp="426" pin="3"/><net_sink comp="438" pin=1"/></net>

<net id="445"><net_src comp="78" pin="0"/><net_sink comp="438" pin=2"/></net>

<net id="450"><net_src comp="438" pin="3"/><net_sink comp="446" pin=0"/></net>

<net id="451"><net_src comp="434" pin="1"/><net_sink comp="446" pin=1"/></net>

<net id="456"><net_src comp="412" pin="2"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="80" pin="0"/><net_sink comp="452" pin=1"/></net>

<net id="462"><net_src comp="394" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="82" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="468"><net_src comp="458" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="469"><net_src comp="452" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="474"><net_src comp="418" pin="3"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="84" pin="0"/><net_sink comp="470" pin=1"/></net>

<net id="480"><net_src comp="464" pin="2"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="412" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="487"><net_src comp="476" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="488"><net_src comp="62" pin="0"/><net_sink comp="482" pin=1"/></net>

<net id="489"><net_src comp="394" pin="1"/><net_sink comp="482" pin=2"/></net>

<net id="495"><net_src comp="464" pin="2"/><net_sink comp="490" pin=0"/></net>

<net id="496"><net_src comp="470" pin="2"/><net_sink comp="490" pin=1"/></net>

<net id="497"><net_src comp="418" pin="3"/><net_sink comp="490" pin=2"/></net>

<net id="501"><net_src comp="490" pin="3"/><net_sink comp="498" pin=0"/></net>

<net id="506"><net_src comp="446" pin="2"/><net_sink comp="502" pin=0"/></net>

<net id="507"><net_src comp="498" pin="1"/><net_sink comp="502" pin=1"/></net>

<net id="511"><net_src comp="502" pin="2"/><net_sink comp="508" pin=0"/></net>

<net id="512"><net_src comp="508" pin="1"/><net_sink comp="133" pin=2"/></net>

<net id="513"><net_src comp="508" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="514"><net_src comp="508" pin="1"/><net_sink comp="147" pin=2"/></net>

<net id="515"><net_src comp="508" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="516"><net_src comp="508" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="517"><net_src comp="508" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="518"><net_src comp="508" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="519"><net_src comp="508" pin="1"/><net_sink comp="182" pin=2"/></net>

<net id="520"><net_src comp="508" pin="1"/><net_sink comp="189" pin=2"/></net>

<net id="521"><net_src comp="508" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="522"><net_src comp="508" pin="1"/><net_sink comp="203" pin=2"/></net>

<net id="523"><net_src comp="508" pin="1"/><net_sink comp="210" pin=2"/></net>

<net id="524"><net_src comp="508" pin="1"/><net_sink comp="217" pin=2"/></net>

<net id="525"><net_src comp="508" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="526"><net_src comp="508" pin="1"/><net_sink comp="231" pin=2"/></net>

<net id="527"><net_src comp="508" pin="1"/><net_sink comp="238" pin=2"/></net>

<net id="528"><net_src comp="508" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="533"><net_src comp="482" pin="3"/><net_sink comp="529" pin=0"/></net>

<net id="534"><net_src comp="84" pin="0"/><net_sink comp="529" pin=1"/></net>

<net id="539"><net_src comp="400" pin="1"/><net_sink comp="535" pin=0"/></net>

<net id="540"><net_src comp="88" pin="0"/><net_sink comp="535" pin=1"/></net>

<net id="546"><net_src comp="412" pin="2"/><net_sink comp="541" pin=0"/></net>

<net id="547"><net_src comp="88" pin="0"/><net_sink comp="541" pin=1"/></net>

<net id="548"><net_src comp="535" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="553"><net_src comp="388" pin="2"/><net_sink comp="549" pin=0"/></net>

<net id="558"><net_src comp="426" pin="3"/><net_sink comp="554" pin=0"/></net>

<net id="563"><net_src comp="541" pin="3"/><net_sink comp="559" pin=0"/></net>

<net id="568"><net_src comp="490" pin="3"/><net_sink comp="564" pin=0"/></net>

<net id="573"><net_src comp="529" pin="2"/><net_sink comp="569" pin=0"/></net>

<net id="595"><net_src comp="102" pin="0"/><net_sink comp="574" pin=0"/></net>

<net id="596"><net_src comp="252" pin="3"/><net_sink comp="574" pin=1"/></net>

<net id="597"><net_src comp="258" pin="3"/><net_sink comp="574" pin=2"/></net>

<net id="598"><net_src comp="264" pin="3"/><net_sink comp="574" pin=3"/></net>

<net id="599"><net_src comp="270" pin="3"/><net_sink comp="574" pin=4"/></net>

<net id="600"><net_src comp="276" pin="3"/><net_sink comp="574" pin=5"/></net>

<net id="601"><net_src comp="282" pin="3"/><net_sink comp="574" pin=6"/></net>

<net id="602"><net_src comp="288" pin="3"/><net_sink comp="574" pin=7"/></net>

<net id="603"><net_src comp="294" pin="3"/><net_sink comp="574" pin=8"/></net>

<net id="604"><net_src comp="300" pin="3"/><net_sink comp="574" pin=9"/></net>

<net id="605"><net_src comp="306" pin="3"/><net_sink comp="574" pin=10"/></net>

<net id="606"><net_src comp="312" pin="3"/><net_sink comp="574" pin=11"/></net>

<net id="607"><net_src comp="318" pin="3"/><net_sink comp="574" pin=12"/></net>

<net id="608"><net_src comp="324" pin="3"/><net_sink comp="574" pin=13"/></net>

<net id="609"><net_src comp="330" pin="3"/><net_sink comp="574" pin=14"/></net>

<net id="610"><net_src comp="336" pin="3"/><net_sink comp="574" pin=15"/></net>

<net id="611"><net_src comp="342" pin="3"/><net_sink comp="574" pin=16"/></net>

<net id="612"><net_src comp="348" pin="3"/><net_sink comp="574" pin=17"/></net>

<net id="616"><net_src comp="574" pin="19"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="621"><net_src comp="106" pin="1"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="394" pin=0"/></net>

<net id="624"><net_src comp="618" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="628"><net_src comp="110" pin="1"/><net_sink comp="625" pin=0"/></net>

<net id="629"><net_src comp="625" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="630"><net_src comp="625" pin="1"/><net_sink comp="397" pin=0"/></net>

<net id="631"><net_src comp="625" pin="1"/><net_sink comp="564" pin=1"/></net>

<net id="635"><net_src comp="114" pin="1"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="364" pin=1"/></net>

<net id="637"><net_src comp="632" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="638"><net_src comp="632" pin="1"/><net_sink comp="559" pin=1"/></net>

<net id="642"><net_src comp="118" pin="1"/><net_sink comp="639" pin=0"/></net>

<net id="643"><net_src comp="639" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="644"><net_src comp="639" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="645"><net_src comp="639" pin="1"/><net_sink comp="554" pin=1"/></net>

<net id="649"><net_src comp="122" pin="1"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="651"><net_src comp="646" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="652"><net_src comp="646" pin="1"/><net_sink comp="549" pin=1"/></net>

<net id="659"><net_src comp="482" pin="3"/><net_sink comp="656" pin=0"/></net>

<net id="660"><net_src comp="656" pin="1"/><net_sink comp="574" pin=18"/></net>

<net id="664"><net_src comp="133" pin="3"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="669"><net_src comp="140" pin="3"/><net_sink comp="666" pin=0"/></net>

<net id="670"><net_src comp="666" pin="1"/><net_sink comp="258" pin=0"/></net>

<net id="674"><net_src comp="147" pin="3"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="264" pin=0"/></net>

<net id="679"><net_src comp="154" pin="3"/><net_sink comp="676" pin=0"/></net>

<net id="680"><net_src comp="676" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="684"><net_src comp="161" pin="3"/><net_sink comp="681" pin=0"/></net>

<net id="685"><net_src comp="681" pin="1"/><net_sink comp="276" pin=0"/></net>

<net id="689"><net_src comp="168" pin="3"/><net_sink comp="686" pin=0"/></net>

<net id="690"><net_src comp="686" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="694"><net_src comp="175" pin="3"/><net_sink comp="691" pin=0"/></net>

<net id="695"><net_src comp="691" pin="1"/><net_sink comp="288" pin=0"/></net>

<net id="699"><net_src comp="182" pin="3"/><net_sink comp="696" pin=0"/></net>

<net id="700"><net_src comp="696" pin="1"/><net_sink comp="294" pin=0"/></net>

<net id="704"><net_src comp="189" pin="3"/><net_sink comp="701" pin=0"/></net>

<net id="705"><net_src comp="701" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="709"><net_src comp="196" pin="3"/><net_sink comp="706" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="306" pin=0"/></net>

<net id="714"><net_src comp="203" pin="3"/><net_sink comp="711" pin=0"/></net>

<net id="715"><net_src comp="711" pin="1"/><net_sink comp="312" pin=0"/></net>

<net id="719"><net_src comp="210" pin="3"/><net_sink comp="716" pin=0"/></net>

<net id="720"><net_src comp="716" pin="1"/><net_sink comp="318" pin=0"/></net>

<net id="724"><net_src comp="217" pin="3"/><net_sink comp="721" pin=0"/></net>

<net id="725"><net_src comp="721" pin="1"/><net_sink comp="324" pin=0"/></net>

<net id="729"><net_src comp="224" pin="3"/><net_sink comp="726" pin=0"/></net>

<net id="730"><net_src comp="726" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="734"><net_src comp="231" pin="3"/><net_sink comp="731" pin=0"/></net>

<net id="735"><net_src comp="731" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="739"><net_src comp="238" pin="3"/><net_sink comp="736" pin=0"/></net>

<net id="740"><net_src comp="736" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="744"><net_src comp="245" pin="3"/><net_sink comp="741" pin=0"/></net>

<net id="745"><net_src comp="741" pin="1"/><net_sink comp="348" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: conv2_to_conv3 | {3 }
 - Input state : 
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_1 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_2 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_3 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_4 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_5 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_6 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_7 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_8 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_9 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_10 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_11 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_12 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_13 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_14 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_15 | {2 3 }
	Port: conv2_Pipeline_STREAM_OUT_CONV2_VITIS_LOOP_372_7_VITIS_LOOP_373_8 : layer2_output_tile_16 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		icmp_ln371 : 1
		add_ln371_1 : 1
		br_ln371 : 2
		add_ln371 : 1
		icmp_ln372 : 1
		select_ln371 : 2
		select_ln371_1 : 2
		zext_ln374 : 3
		tmp_s : 3
		add_ln374 : 4
		xor_ln371 : 2
		icmp_ln373 : 1
		and_ln371 : 2
		add_ln372 : 3
		or_ln372 : 2
		select_ln372 : 2
		select_ln372_1 : 2
		zext_ln374_1 : 3
		add_ln374_1 : 4
		zext_ln374_2 : 5
		layer2_output_tile_addr : 6
		layer2_output_tile_1_addr : 6
		layer2_output_tile_2_addr : 6
		layer2_output_tile_3_addr : 6
		layer2_output_tile_4_addr : 6
		layer2_output_tile_5_addr : 6
		layer2_output_tile_6_addr : 6
		layer2_output_tile_7_addr : 6
		layer2_output_tile_8_addr : 6
		layer2_output_tile_9_addr : 6
		layer2_output_tile_10_addr : 6
		layer2_output_tile_11_addr : 6
		layer2_output_tile_12_addr : 6
		layer2_output_tile_13_addr : 6
		layer2_output_tile_14_addr : 6
		layer2_output_tile_15_addr : 6
		layer2_output_tile_16_addr : 6
		layer2_output_tile_load : 7
		layer2_output_tile_1_load : 7
		layer2_output_tile_2_load : 7
		layer2_output_tile_3_load : 7
		layer2_output_tile_4_load : 7
		layer2_output_tile_5_load : 7
		layer2_output_tile_6_load : 7
		layer2_output_tile_7_load : 7
		layer2_output_tile_8_load : 7
		layer2_output_tile_9_load : 7
		layer2_output_tile_10_load : 7
		layer2_output_tile_11_load : 7
		layer2_output_tile_12_load : 7
		layer2_output_tile_13_load : 7
		layer2_output_tile_14_load : 7
		layer2_output_tile_15_load : 7
		layer2_output_tile_16_load : 7
		add_ln373 : 3
		add_ln372_1 : 1
		select_ln372_2 : 2
		store_ln373 : 2
		store_ln373 : 3
		store_ln373 : 3
		store_ln373 : 3
		store_ln373 : 4
	State 3
		tmp_24 : 1
		bitcast_ln374 : 2
		write_ln374 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------------|---------|---------|
| Operation|      Functional Unit     |    FF   |   LUT   |
|----------|--------------------------|---------|---------|
|          |    add_ln371_1_fu_388    |    0    |    21   |
|          |     add_ln371_fu_406     |    0    |    13   |
|          |     add_ln374_fu_446     |    0    |    18   |
|    add   |     add_ln372_fu_470     |    0    |    12   |
|          |    add_ln374_1_fu_502    |    0    |    18   |
|          |     add_ln373_fu_529     |    0    |    12   |
|          |    add_ln372_1_fu_535    |    0    |    17   |
|----------|--------------------------|---------|---------|
|    mux   |       tmp_24_fu_574      |    0    |    81   |
|----------|--------------------------|---------|---------|
|          |     icmp_ln371_fu_382    |    0    |    21   |
|   icmp   |     icmp_ln372_fu_412    |    0    |    17   |
|          |     icmp_ln373_fu_458    |    0    |    12   |
|----------|--------------------------|---------|---------|
|          |    select_ln371_fu_418   |    0    |    5    |
|          |   select_ln371_1_fu_426  |    0    |    6    |
|  select  |    select_ln372_fu_482   |    0    |    5    |
|          |   select_ln372_1_fu_490  |    0    |    5    |
|          |   select_ln372_2_fu_541  |    0    |    10   |
|----------|--------------------------|---------|---------|
|    xor   |     xor_ln371_fu_452     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    and   |     and_ln371_fu_464     |    0    |    2    |
|----------|--------------------------|---------|---------|
|    or    |      or_ln372_fu_476     |    0    |    2    |
|----------|--------------------------|---------|---------|
|   write  | write_ln374_write_fu_126 |    0    |    0    |
|----------|--------------------------|---------|---------|
|          |     zext_ln374_fu_434    |    0    |    0    |
|   zext   |    zext_ln374_1_fu_498   |    0    |    0    |
|          |    zext_ln374_2_fu_508   |    0    |    0    |
|----------|--------------------------|---------|---------|
|bitconcatenate|       tmp_s_fu_438       |    0    |    0    |
|----------|--------------------------|---------|---------|
|   Total  |                          |    0    |   279   |
|----------|--------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------------+--------+
|                                  |   FF   |
+----------------------------------+--------+
|           feat_reg_639           |    6   |
|            i_3_reg_625           |    5   |
|     indvar_flatten132_reg_632    |   10   |
|     indvar_flatten145_reg_646    |   14   |
|             j_reg_618            |    5   |
|layer2_output_tile_10_addr_reg_711|   10   |
|layer2_output_tile_11_addr_reg_716|   10   |
|layer2_output_tile_12_addr_reg_721|   10   |
|layer2_output_tile_13_addr_reg_726|   10   |
|layer2_output_tile_14_addr_reg_731|   10   |
|layer2_output_tile_15_addr_reg_736|   10   |
|layer2_output_tile_16_addr_reg_741|   10   |
| layer2_output_tile_1_addr_reg_666|   10   |
| layer2_output_tile_2_addr_reg_671|   10   |
| layer2_output_tile_3_addr_reg_676|   10   |
| layer2_output_tile_4_addr_reg_681|   10   |
| layer2_output_tile_5_addr_reg_686|   10   |
| layer2_output_tile_6_addr_reg_691|   10   |
| layer2_output_tile_7_addr_reg_696|   10   |
| layer2_output_tile_8_addr_reg_701|   10   |
| layer2_output_tile_9_addr_reg_706|   10   |
|  layer2_output_tile_addr_reg_661 |   10   |
|       select_ln372_reg_656       |    5   |
+----------------------------------+--------+
|               Total              |   215  |
+----------------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_252 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_258 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_264 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_270 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_276 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_282 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_288 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_294 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_300 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_306 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_312 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_318 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_324 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_330 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_336 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_342 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_348 |  p0  |   2  |  10  |   20   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   340  ||  7.259  ||   153   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   279  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    7   |    -   |   153  |
|  Register |    -   |   215  |    -   |
+-----------+--------+--------+--------+
|   Total   |    7   |   215  |   432  |
+-----------+--------+--------+--------+
