#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Nov 16 14:13:42 2021
# Process ID: 5148
# Current directory: D:/moshushiyan/lab4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5180 D:\moshushiyan\lab4\lab4.xpr
# Log file: D:/moshushiyan/lab4/vivado.log
# Journal file: D:/moshushiyan/lab4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/moshushiyan/lab4/lab4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2019.1/data/ip'.
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/FD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:37]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FD
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decode2
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.decode7
Compiling module xil_defaultlib.DIS
Compiling module xil_defaultlib.DIS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIS_tb_behav

****** Webtalk v2019.1 (64-bit)
  **** SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
  **** IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim/xsim.dir/DIS_tb_behav/webtalk/xsim_webtalk.tcl -notrace
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 109.141 ; gain = 17.621
INFO: [Common 17-206] Exiting Webtalk at Tue Nov 16 14:14:23 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 810.570 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIS_tb_behav -key {Behavioral:sim_1:Functional:DIS_tb} -tclbatch {DIS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source DIS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 828.789 ; gain = 18.219
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 828.789 ; gain = 0.000
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/FD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:37]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FD
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decode2
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.decode7
Compiling module xil_defaultlib.DIS
Compiling module xil_defaultlib.DIS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIS_tb_behav -key {Behavioral:sim_1:Functional:DIS_tb} -tclbatch {DIS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source DIS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 840.395 ; gain = 11.605
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/FD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:34]
WARNING: [VRFC 10-3091] actual bit length 4 differs from formal bit length 5 for port 'd' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:37]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FD
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decode2
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.decode7
Compiling module xil_defaultlib.DIS
Compiling module xil_defaultlib.DIS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIS_tb_behav -key {Behavioral:sim_1:Functional:DIS_tb} -tclbatch {DIS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source DIS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 852.168 ; gain = 0.000
add_bp {D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode2.v} 29
remove_bps -file {D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode2.v} -line 29
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/FD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:34]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FD
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decode2
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.decode7
Compiling module xil_defaultlib.DIS
Compiling module xil_defaultlib.DIS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIS_tb_behav -key {Behavioral:sim_1:Functional:DIS_tb} -tclbatch {DIS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source DIS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIS_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:34]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIS_tb_behav -key {Behavioral:sim_1:Functional:DIS_tb} -tclbatch {DIS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source DIS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/FD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:34]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FD
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decode2
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.decode7
Compiling module xil_defaultlib.DIS
Compiling module xil_defaultlib.DIS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIS_tb_behav -key {Behavioral:sim_1:Functional:DIS_tb} -tclbatch {DIS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source DIS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 852.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/FD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS_tb
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:34]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FD
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decode2
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.decode7
Compiling module xil_defaultlib.DIS
Compiling module xil_defaultlib.DIS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIS_tb_behav -key {Behavioral:sim_1:Functional:DIS_tb} -tclbatch {DIS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source DIS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 852.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'DIS_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj DIS_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/FD.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module FD
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/decode7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode7
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sources_1/new/mux_4_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module DIS_tb
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
"xelab -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: D:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 50b5a2a1f49e4af78b2a074b27a12f1a --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot DIS_tb_behav xil_defaultlib.DIS_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 8 differs from formal bit length 7 for port 'seg' [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'pe' [D:/moshushiyan/lab4/lab4.srcs/sources_1/new/DIS.v:34]
WARNING: [VRFC 10-3283] element index 7 into 'seg' is out of bounds [D:/moshushiyan/lab4/lab4.srcs/sim_1/new/DIS_tb.v:31]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.FD
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.decode2
Compiling module xil_defaultlib.mux_4_1
Compiling module xil_defaultlib.decode7
Compiling module xil_defaultlib.DIS
Compiling module xil_defaultlib.DIS_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot DIS_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/moshushiyan/lab4/lab4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "DIS_tb_behav -key {Behavioral:sim_1:Functional:DIS_tb} -tclbatch {DIS_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.1
Time resolution is 1 ps
source DIS_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'DIS_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 852.168 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov 16 15:20:32 2021...
