<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Analysis &amp; Synthesis Source Files Read</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>File Name with User-Entered Path</TH>
<TH>Used in Netlist</TH>
<TH>File Type</TH>
<TH>File Name with Absolute Path</TH>
<TH>Library</TH>
</TR>
</thead><tbody><TR >
<TD >../Systolic Array/npu_wrapper.vhd</TD>
<TD >yes</TD>
<TD >User VHDL File </TD>
<TD >C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/npu_wrapper.vhd</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../Systolic Array/top_level_systolic_array.vhd</TD>
<TD >yes</TD>
<TD >User VHDL File </TD>
<TD >C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/top_level_systolic_array.vhd</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../Systolic Array/systolic_array.vhd</TD>
<TD >yes</TD>
<TD >User VHDL File </TD>
<TD >C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/systolic_array.vhd</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../Systolic Array/processing_element.vhd</TD>
<TD >yes</TD>
<TD >User VHDL File </TD>
<TD >C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/processing_element.vhd</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../Systolic Array/custom_types.vhd</TD>
<TD >yes</TD>
<TD >User VHDL File </TD>
<TD >C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/custom_types.vhd</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >../Systolic Array/control_unit.vhd</TD>
<TD >yes</TD>
<TD >User VHDL File </TD>
<TD >C:/Users/iamkr/Documents/part-4-project/Final/Systolic Array/control_unit.vhd</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >data_rom.vhd</TD>
<TD >yes</TD>
<TD >User Wizard-Generated File </TD>
<TD >C:/Users/iamkr/Documents/part-4-project/Final/quartus/data_rom.vhd</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >weight_rom.vhd</TD>
<TD >yes</TD>
<TD >User Wizard-Generated File </TD>
<TD >C:/Users/iamkr/Documents/part-4-project/Final/quartus/weight_rom.vhd</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >altsyncram.tdf</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >stratix_ram_block.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >lpm_mux.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >lpm_decode.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >aglobal181.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >a_rdenreg.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >altrom.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >altram.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >altdpram.inc</TD>
<TD >yes</TD>
<TD >Megafunction </TD>
<TD >c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/altsyncram_70a4.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_70a4.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >C:/Users/iamkr/Documents/part-4-project/Final/testing/v2_alexnet/run_2/tile_1/stripped_activation.mif</TD>
<TD >yes</TD>
<TD >Auto-Found Memory Initialization File </TD>
<TD >C:/Users/iamkr/Documents/part-4-project/Final/testing/v2_alexnet/run_2/tile_1/stripped_activation.mif</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >db/altsyncram_ti94.tdf</TD>
<TD >yes</TD>
<TD >Auto-Generated Megafunction </TD>
<TD >C:/Users/iamkr/Documents/part-4-project/Final/quartus/db/altsyncram_ti94.tdf</TD>
<TD >&nbsp;</TD>
</TR>
</tbody><tbody><TR >
<TD >C:/Users/iamkr/Documents/part-4-project/Final/testing/v2_alexnet/run_2/tile_1/stripped_weight.mif</TD>
<TD >yes</TD>
<TD >Auto-Found Memory Initialization File </TD>
<TD >C:/Users/iamkr/Documents/part-4-project/Final/testing/v2_alexnet/run_2/tile_1/stripped_weight.mif</TD>
<TD >&nbsp;</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
