// Seed: 4271231052
module module_0 (
    output wor id_0,
    output wor id_1,
    input uwire id_2,
    output uwire id_3,
    input uwire id_4,
    input tri id_5,
    input wand id_6,
    output wire id_7,
    input uwire id_8,
    output uwire id_9,
    input supply0 id_10,
    output tri id_11,
    input tri id_12,
    input supply1 id_13,
    input wire id_14,
    input wire id_15,
    input tri1 id_16
);
  assign id_11 = -1;
  logic \id_18 ;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input wor id_1,
    output supply1 id_2,
    output supply0 id_3,
    output wire id_4,
    output uwire id_5,
    output tri1 id_6
);
  localparam id_8 = 1'b0;
  module_0 modCall_1 (
      id_2,
      id_5,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_6,
      id_1,
      id_3,
      id_1,
      id_5,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  genvar id_9;
endmodule
