{
  "processor": "Sun MicroSPARC II",
  "manufacturer": "Sun",
  "year": 1994,
  "schema_version": "1.0",
  "base_architecture": "sparc",
  "base_timing_reference": "models/other/sparc/timing/sparc_timing.json",
  "timing_notes": "Enhanced MicroSPARC for SPARCstation 5; improved pipeline, 8KB I+D caches, integrated FPU; faster multiply (4 vs 5 cycles) and divide (14 vs 18 cycles) vs MicroSPARC I",
  "source": "microSPARC II datasheet, Sun Microsystems TMS390Z50 documentation",
  "instruction_count": 48,
  "instructions": [
    {"mnemonic": "ADD", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Rd <- Rs1 + Rs2_or_imm13"},
    {"mnemonic": "ADDcc", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "icc", "notes": "Add and set condition codes"},
    {"mnemonic": "SUB", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract"},
    {"mnemonic": "SUBcc", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "icc", "notes": "Subtract and set condition codes"},
    {"mnemonic": "AND", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical AND"},
    {"mnemonic": "OR", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical OR"},
    {"mnemonic": "XOR", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Logical XOR"},
    {"mnemonic": "SLL", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left logical"},
    {"mnemonic": "SRL", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right logical"},
    {"mnemonic": "SRA", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift right arithmetic"},
    {"mnemonic": "SETHI", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Set high 22 bits"},
    {"mnemonic": "LD", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load word"},
    {"mnemonic": "LDUB", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load unsigned byte"},
    {"mnemonic": "LDUH", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load unsigned halfword"},
    {"mnemonic": "LDD", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load doubleword"},
    {"mnemonic": "ST", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "STB", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store byte"},
    {"mnemonic": "STH", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store halfword"},
    {"mnemonic": "STD", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store doubleword"},
    {"mnemonic": "BA", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch always"},
    {"mnemonic": "BNE", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch not equal"},
    {"mnemonic": "BE", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch equal"},
    {"mnemonic": "BG", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch greater"},
    {"mnemonic": "BLE", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Branch less or equal"},
    {"mnemonic": "CALL", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "pc_relative", "flags_affected": "none", "notes": "Call subroutine"},
    {"mnemonic": "JMPL", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Jump and link"},
    {"mnemonic": "RETT", "bytes": 4, "cycles": 2, "category": "control", "addressing_mode": "register_offset", "flags_affected": "all", "notes": "Return from trap"},
    {"mnemonic": "SAVE", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Save register window"},
    {"mnemonic": "RESTORE", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Restore register window"},
    {"mnemonic": "UMUL", "bytes": 4, "cycles": 4, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Unsigned multiply (improved: 4 cycles vs 5)"},
    {"mnemonic": "SMUL", "bytes": 4, "cycles": 4, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Signed multiply (improved: 4 cycles vs 5)"},
    {"mnemonic": "UDIV", "bytes": 4, "cycles": 14, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Unsigned divide (improved: 14 cycles vs 18)"},
    {"mnemonic": "SDIV", "bytes": 4, "cycles": 14, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Signed divide (improved: 14 cycles vs 18)"},
    {"mnemonic": "FADDs", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "FP add single"},
    {"mnemonic": "FADDd", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "FP add double"},
    {"mnemonic": "FSUBs", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "FP subtract single"},
    {"mnemonic": "FMULs", "bytes": 4, "cycles": 4, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "FP multiply single"},
    {"mnemonic": "FMULd", "bytes": 4, "cycles": 7, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "FP multiply double"},
    {"mnemonic": "FDIVs", "bytes": 4, "cycles": 12, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "FP divide single"},
    {"mnemonic": "FDIVd", "bytes": 4, "cycles": 20, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "FP divide double"},
    {"mnemonic": "FCMPs", "bytes": 4, "cycles": 2, "category": "float", "addressing_mode": "register", "flags_affected": "fcc", "notes": "FP compare single"},
    {"mnemonic": "LDF", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Load FP register"},
    {"mnemonic": "STF", "bytes": 4, "cycles": 2, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Store FP register"},
    {"mnemonic": "NOP", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "SWAP", "bytes": 4, "cycles": 3, "category": "data_transfer", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Atomic swap"},
    {"mnemonic": "TA", "bytes": 4, "cycles": 4, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Trap always"},
    {"mnemonic": "FLUSH", "bytes": 4, "cycles": 3, "category": "special", "addressing_mode": "register_offset", "flags_affected": "none", "notes": "Flush instruction cache"},
    {"mnemonic": "STBAR", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Store barrier"}
  ]
}
