

================================================================
== Vitis HLS Report for 'krnl_s2mm'
================================================================
* Date:           Wed Dec  8 16:41:28 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        reco_v2
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|        ?|  10.000 ns|         ?|    2|    ?|     none|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |                  |       |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |     Instance     | Module|   min   |   max   |    min   |    max   | min | max |   Type  |
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+
        |grp_match_fu_247  |match  |      200|      200|  2.000 us|  2.000 us|    1|    1|      yes|
        +------------------+-------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                      |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |       Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- data_retrival       |        1|        ?|         2|          1|          1|  1 ~ ?|       yes|
        |- main_matching_loop  |      241|      241|       210|          1|          1|     32|       yes|
        +----------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|    11015|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |       30|     -|   632349|   658915|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|     2030|    -|
|Register             |        -|     -|     4888|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |       30|     0|   637237|   671960|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        2|     0|       73|      155|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |       ~0|     0|       24|       51|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +------------------+---------------+---------+----+--------+--------+-----+
    |     Instance     |     Module    | BRAM_18K| DSP|   FF   |   LUT  | URAM|
    +------------------+---------------+---------+----+--------+--------+-----+
    |control_s_axi_U   |control_s_axi  |        0|   0|     227|     362|    0|
    |gmem_m_axi_U      |gmem_m_axi     |       30|   0|    1415|    1585|    0|
    |grp_match_fu_247  |match          |        0|   0|  630707|  656968|    0|
    +------------------+---------------+---------+----+--------+--------+-----+
    |Total             |               |       30|   0|  632349|  658915|    0|
    +------------------+---------------+---------+----+--------+--------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+------+------------+------------+
    |           Variable Name          | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+------+------------+------------+
    |add_ln71_fu_296_p2                |         +|   0|  0|    33|          26|           1|
    |j_fu_425_p2                       |         +|   0|  0|    13|           6|           2|
    |sub_ln708_1_fu_360_p2             |         -|   0|  0|    17|          10|          10|
    |sub_ln708_2_fu_389_p2             |         -|   0|  0|    17|           9|          10|
    |sub_ln708_3_fu_464_p2             |         -|   0|  0|    17|          10|          10|
    |sub_ln708_4_fu_476_p2             |         -|   0|  0|    17|          10|          10|
    |sub_ln708_5_fu_505_p2             |         -|   0|  0|    17|           9|          10|
    |sub_ln708_fu_348_p2               |         -|   0|  0|    17|          10|          10|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|     2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|     2|           1|           1|
    |ap_block_state3_pp0_stage0_iter0  |       and|   0|  0|     2|           1|           1|
    |ap_block_state4_io                |       and|   0|  0|     2|           1|           1|
    |p_Result_1_fu_531_p2              |       and|   0|  0|   512|         512|         512|
    |p_Result_s_fu_415_p2              |       and|   0|  0|   512|         512|         512|
    |icmp_ln708_1_fu_441_p2            |      icmp|   0|  0|    11|           9|           9|
    |icmp_ln708_fu_325_p2              |      icmp|   0|  0|    11|           9|           9|
    |icmp_ln71_1_fu_302_p2             |      icmp|   0|  0|    17|          26|          26|
    |icmp_ln71_fu_266_p2               |      icmp|   0|  0|    17|          26|           1|
    |lshr_ln708_1_fu_409_p2            |      lshr|   0|  0|  2171|           2|         512|
    |lshr_ln708_2_fu_519_p2            |      lshr|   0|  0|  2171|         512|         512|
    |lshr_ln708_3_fu_525_p2            |      lshr|   0|  0|  2171|           2|         512|
    |lshr_ln708_fu_403_p2              |      lshr|   0|  0|  2171|         512|         512|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|     2|           1|           1|
    |ap_block_pp1_stage0_11001         |        or|   0|  0|     2|           1|           1|
    |or_ln11_1_fu_431_p2               |        or|   0|  0|     9|           9|           4|
    |or_ln11_2_fu_436_p2               |        or|   0|  0|     9|           9|           4|
    |or_ln11_fu_319_p2                 |        or|   0|  0|     9|           9|           3|
    |select_ln708_1_fu_374_p3          |    select|   0|  0|   499|           1|         512|
    |select_ln708_2_fu_381_p3          |    select|   0|  0|    10|           1|          10|
    |select_ln708_3_fu_482_p3          |    select|   0|  0|    10|           1|          10|
    |select_ln708_4_fu_490_p3          |    select|   0|  0|   499|           1|         512|
    |select_ln708_5_fu_497_p3          |    select|   0|  0|    10|           1|          10|
    |select_ln708_fu_366_p3            |    select|   0|  0|    10|           1|          10|
    |ap_enable_pp0                     |       xor|   0|  0|     2|           1|           2|
    |ap_enable_pp1                     |       xor|   0|  0|     2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|     2|           2|           1|
    |xor_ln708_1_fu_470_p2             |       xor|   0|  0|    10|          10|           9|
    |xor_ln708_fu_354_p2               |       xor|   0|  0|    10|          10|           9|
    +----------------------------------+----------+----+---+------+------------+------------+
    |Total                             |          |   0|  0| 11015|        2275|        4284|
    +----------------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +----------------------------+----+-----------+------+-----------+
    |            Name            | LUT| Input Size| Bits | Total Bits|
    +----------------------------+----+-----------+------+-----------+
    |ap_NS_fsm                   |  54|         10|     1|         10|
    |ap_enable_reg_pp0_iter1     |  14|          3|     1|          3|
    |ap_enable_reg_pp1_iter1     |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter10    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter100   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter101   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter102   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter103   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter104   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter105   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter106   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter107   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter108   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter109   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter11    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter110   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter111   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter112   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter113   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter114   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter115   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter116   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter117   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter118   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter119   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter12    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter120   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter121   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter122   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter123   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter124   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter125   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter126   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter127   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter128   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter129   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter13    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter130   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter131   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter132   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter133   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter134   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter135   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter136   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter137   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter138   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter139   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter14    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter140   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter141   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter142   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter143   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter144   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter145   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter146   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter147   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter148   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter149   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter15    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter150   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter151   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter152   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter153   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter154   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter155   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter156   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter157   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter158   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter159   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter16    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter160   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter161   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter162   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter163   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter164   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter165   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter166   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter167   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter168   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter169   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter17    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter170   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter171   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter172   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter173   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter174   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter175   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter176   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter177   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter178   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter179   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter18    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter180   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter181   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter182   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter183   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter184   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter185   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter186   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter187   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter188   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter189   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter19    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter190   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter191   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter192   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter193   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter194   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter195   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter196   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter197   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter198   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter199   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter2     |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter20    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter200   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter201   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter202   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter203   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter204   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter205   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter206   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter207   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter208   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter209   |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter21    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter22    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter23    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter24    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter25    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter26    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter27    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter28    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter29    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter3     |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter30    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter31    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter32    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter33    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter34    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter35    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter36    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter37    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter38    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter39    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter4     |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter40    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter41    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter42    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter43    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter44    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter45    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter46    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter47    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter48    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter49    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter5     |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter50    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter51    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter52    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter53    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter54    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter55    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter56    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter57    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter58    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter59    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter6     |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter60    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter61    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter62    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter63    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter64    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter65    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter66    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter67    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter68    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter69    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter7     |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter70    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter71    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter72    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter73    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter74    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter75    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter76    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter77    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter78    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter79    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter8     |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter80    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter81    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter82    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter83    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter84    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter85    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter86    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter87    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter88    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter89    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter9     |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter90    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter91    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter92    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter93    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter94    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter95    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter96    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter97    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter98    |   9|          2|     1|          2|
    |ap_enable_reg_pp1_iter99    |   9|          2|     1|          2|
    |buffer_read_assign_reg_236  |   9|          2|  2928|       5856|
    |gmem_blk_n_AR               |   9|          2|     1|          2|
    |gmem_blk_n_AW               |   9|          2|     1|          2|
    |gmem_blk_n_B                |   9|          2|     1|          2|
    |gmem_blk_n_R                |   9|          2|     1|          2|
    |gmem_blk_n_W                |   9|          2|     1|          2|
    |i_reg_214                   |   9|          2|    26|         52|
    |j_2_reg_225                 |   9|          2|     6|         12|
    |n2k_TDATA_blk_n             |   9|          2|     1|          2|
    +----------------------------+----+-----------+------+-----------+
    |Total                       |2030|        449|  3177|       6363|
    +----------------------------+----+-----------+------+-----------+

    * Register: 
    +--------------------------------+------+----+------+-----------+
    |              Name              |  FF  | LUT| Bits | Const Bits|
    +--------------------------------+------+----+------+-----------+
    |ap_CS_fsm                       |     9|   0|     9|          0|
    |ap_enable_reg_pp0_iter0         |     1|   0|     1|          0|
    |ap_enable_reg_pp0_iter1         |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter0         |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter1         |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter10        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter100       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter101       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter102       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter103       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter104       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter105       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter106       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter107       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter108       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter109       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter11        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter110       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter111       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter112       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter113       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter114       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter115       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter116       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter117       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter118       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter119       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter12        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter120       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter121       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter122       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter123       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter124       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter125       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter126       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter127       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter128       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter129       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter13        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter130       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter131       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter132       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter133       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter134       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter135       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter136       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter137       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter138       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter139       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter14        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter140       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter141       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter142       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter143       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter144       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter145       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter146       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter147       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter148       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter149       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter15        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter150       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter151       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter152       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter153       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter154       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter155       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter156       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter157       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter158       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter159       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter16        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter160       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter161       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter162       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter163       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter164       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter165       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter166       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter167       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter168       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter169       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter17        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter170       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter171       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter172       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter173       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter174       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter175       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter176       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter177       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter178       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter179       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter18        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter180       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter181       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter182       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter183       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter184       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter185       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter186       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter187       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter188       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter189       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter19        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter190       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter191       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter192       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter193       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter194       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter195       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter196       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter197       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter198       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter199       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter2         |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter20        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter200       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter201       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter202       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter203       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter204       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter205       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter206       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter207       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter208       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter209       |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter21        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter22        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter23        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter24        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter25        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter26        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter27        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter28        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter29        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter3         |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter30        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter31        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter32        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter33        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter34        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter35        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter36        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter37        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter38        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter39        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter4         |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter40        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter41        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter42        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter43        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter44        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter45        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter46        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter47        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter48        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter49        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter5         |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter50        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter51        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter52        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter53        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter54        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter55        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter56        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter57        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter58        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter59        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter6         |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter60        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter61        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter62        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter63        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter64        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter65        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter66        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter67        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter68        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter69        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter7         |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter70        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter71        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter72        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter73        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter74        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter75        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter76        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter77        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter78        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter79        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter8         |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter80        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter81        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter82        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter83        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter84        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter85        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter86        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter87        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter88        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter89        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter9         |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter90        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter91        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter92        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter93        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter94        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter95        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter96        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter97        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter98        |     1|   0|     1|          0|
    |ap_enable_reg_pp1_iter99        |     1|   0|     1|          0|
    |buffer_read_assign_reg_236      |  2928|   0|  2928|          0|
    |div_reg_573                     |    26|   0|    26|          0|
    |gmem_addr_reg_583               |    64|   0|    64|          0|
    |grp_match_fu_247_ap_start_reg   |     1|   0|     1|          0|
    |i_reg_214                       |    26|   0|    26|          0|
    |icmp_ln71_1_reg_595             |     1|   0|     1|          0|
    |icmp_ln71_reg_579               |     1|   0|     1|          0|
    |j_2_reg_225                     |     6|   0|     6|          0|
    |out_read_reg_568                |    64|   0|    64|          0|
    |p_Val2_s_reg_604                |   512|   0|   512|          0|
    |p_Val2_s_reg_604_pp1_iter8_reg  |   512|   0|   512|          0|
    |shl_ln_reg_612                  |     6|   0|     9|          3|
    |trunc_ln11_reg_618              |     8|   0|     8|          0|
    |v_data_V_reg_599                |   512|   0|   512|          0|
    +--------------------------------+------+----+------+-----------+
    |Total                           |  4888|   0|  4891|          3|
    +--------------------------------+------+----+------+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|       pointer|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|       pointer|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|       pointer|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|       pointer|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|       pointer|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|       pointer|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|       pointer|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|       pointer|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|       pointer|
|ap_clk                 |   in|    1|  ap_ctrl_hs|     krnl_s2mm|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|     krnl_s2mm|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|     krnl_s2mm|  return value|
|m_axi_gmem_AWVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_AWUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WVALID      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WREADY      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WDATA       |  out|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_WSTRB       |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_WLAST       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WID         |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_WUSER       |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARVALID     |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREADY     |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARADDR      |  out|   64|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARID        |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLEN       |  out|    8|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARSIZE      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARBURST     |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARLOCK      |  out|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARCACHE     |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARPROT      |  out|    3|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARQOS       |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARREGION    |  out|    4|       m_axi|          gmem|       pointer|
|m_axi_gmem_ARUSER      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RDATA       |   in|  512|       m_axi|          gmem|       pointer|
|m_axi_gmem_RLAST       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RUSER       |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_RRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BVALID      |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BREADY      |  out|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BRESP       |   in|    2|       m_axi|          gmem|       pointer|
|m_axi_gmem_BID         |   in|    1|       m_axi|          gmem|       pointer|
|m_axi_gmem_BUSER       |   in|    1|       m_axi|          gmem|       pointer|
|n2k_TDATA              |   in|  512|        axis|  n2k_V_data_V|       pointer|
|n2k_TVALID             |   in|    1|        axis|  n2k_V_dest_V|       pointer|
|n2k_TREADY             |  out|    1|        axis|  n2k_V_dest_V|       pointer|
|n2k_TDEST              |   in|   16|        axis|  n2k_V_dest_V|       pointer|
|n2k_TKEEP              |   in|   64|        axis|  n2k_V_keep_V|       pointer|
|n2k_TSTRB              |   in|   64|        axis|  n2k_V_strb_V|       pointer|
|n2k_TUSER              |   in|    1|        axis|  n2k_V_user_V|       pointer|
|n2k_TLAST              |   in|    1|        axis|  n2k_V_last_V|       pointer|
|n2k_TID                |   in|    1|        axis|    n2k_V_id_V|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

