$date
	Tue Oct 10 04:38:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! q $end
$var wire 7 " count [6:0] $end
$var reg 1 # clk $end
$var reg 1 $ rst $end
$scope module counter $end
$var wire 1 # clk $end
$var wire 1 $ rst $end
$var reg 7 % counter [6:0] $end
$upscope $end
$scope module dut3 $end
$var wire 1 & VDD $end
$var wire 1 ' VSS $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var reg 3 ( count [2:0] $end
$var reg 1 ! out $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
z'
z&
b0 %
0$
1#
b0 "
0!
$end
#1
0#
#2
b1 "
b1 %
1!
b10 (
1#
1$
#3
0#
#4
b11 (
b10 "
b10 %
1#
#5
0#
#6
b11 "
b11 %
b111 (
1#
#7
0#
#8
b101 (
b100 "
b100 %
1#
#9
0#
#10
b101 "
b101 %
b100 (
1#
#11
0#
#12
b0 (
b110 "
b110 %
1#
#13
0#
#14
b111 "
b111 %
0!
b10 (
1#
#15
0#
#16
b11 (
b1000 "
b1000 %
1#
#17
0#
#18
b1001 "
b1001 %
b111 (
1#
#19
0#
#20
b101 (
b1010 "
b1010 %
1#
#21
0#
#22
b1011 "
b1011 %
b100 (
1#
#23
0#
#24
b0 (
b1100 "
b1100 %
1#
#25
0#
#26
b1101 "
b1101 %
1!
b10 (
1#
#27
0#
#28
b11 (
b1110 "
b1110 %
1#
#29
0#
#30
b1111 "
b1111 %
b111 (
1#
#31
0#
#32
b101 (
b10000 "
b10000 %
1#
#33
0#
#34
b10001 "
b10001 %
b100 (
1#
#35
0#
#36
b0 (
b10010 "
b10010 %
1#
#37
0#
#38
b10011 "
b10011 %
0!
b10 (
1#
#39
0#
#40
b11 (
b10100 "
b10100 %
1#
#41
0#
#42
b10101 "
b10101 %
b111 (
1#
#43
0#
#44
b101 (
b10110 "
b10110 %
1#
#45
0#
#46
b10111 "
b10111 %
b100 (
1#
#47
0#
#48
b0 (
b11000 "
b11000 %
1#
#49
0#
#50
b11001 "
b11001 %
1!
b10 (
1#
#51
0#
#52
b11 (
b11010 "
b11010 %
1#
#53
0#
#54
b11011 "
b11011 %
b111 (
1#
#55
0#
#56
b101 (
b11100 "
b11100 %
1#
#57
0#
#58
b11101 "
b11101 %
b100 (
1#
#59
0#
#60
b0 (
b11110 "
b11110 %
1#
#61
0#
#62
b11111 "
b11111 %
0!
b10 (
1#
#63
0#
#64
b11 (
b100000 "
b100000 %
1#
#65
0#
#66
b100001 "
b100001 %
b111 (
1#
#67
0#
#68
b101 (
b100010 "
b100010 %
1#
#69
0#
#70
b100011 "
b100011 %
b100 (
1#
#71
0#
#72
b0 (
b100100 "
b100100 %
1#
#73
0#
#74
b100101 "
b100101 %
1!
b10 (
1#
#75
0#
#76
b11 (
b100110 "
b100110 %
1#
#77
0#
#78
b100111 "
b100111 %
b111 (
1#
#79
0#
#80
b101 (
b101000 "
b101000 %
1#
#81
0#
#82
b101001 "
b101001 %
b100 (
1#
#83
0#
#84
b0 (
b101010 "
b101010 %
1#
#85
0#
#86
b101011 "
b101011 %
0!
b10 (
1#
#87
0#
#88
b11 (
b101100 "
b101100 %
1#
#89
0#
#90
b101101 "
b101101 %
b111 (
1#
#91
0#
#92
b101 (
b101110 "
b101110 %
1#
#93
0#
#94
b101111 "
b101111 %
b100 (
1#
#95
0#
#96
b0 (
b110000 "
b110000 %
1#
#97
0#
#98
b110001 "
b110001 %
1!
b10 (
1#
#99
0#
#100
b11 (
b110010 "
b110010 %
1#
#101
0#
#102
b110011 "
b110011 %
b111 (
1#
