
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.60+59 (git sha1 31f355c59, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `synth.ys' --

1. Executing Verilog-2005 frontend: apiodir/sdram.v
Parsing Verilog input from `apiodir/sdram.v' to AST representation.
verilog frontend filename apiodir/sdram.v
Generating RTLIL representation for module `\sdram'.
Warning: reg '\odd_access' is assigned in a continuous assignment at apiodir/sdram.v:28.8-28.28.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: apiodir/sdram_raw.v
Parsing Verilog input from `apiodir/sdram_raw.v' to AST representation.
verilog frontend filename apiodir/sdram_raw.v
apiodir/sdram_raw.v:83: Warning: Yosys has only limited support for tri-state logic at the moment.
Generating RTLIL representation for module `\sdram_raw'.
Warning: Replacing memory \r_dqdata with list of registers. See apiodir/sdram_raw.v:337
Warning: Replacing memory \r_write_data with list of registers. See apiodir/sdram_raw.v:229
Warning: Replacing memory \r_read_data with list of registers. See apiodir/sdram_raw.v:116
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: apiodir/top.v
Parsing Verilog input from `apiodir/top.v' to AST representation.
verilog frontend filename apiodir/top.v
Generating RTLIL representation for module `\top'.
apiodir/top.v:30: Warning: Identifier `\clk25m' is implicitly declared.
apiodir/top.v:31: Warning: Identifier `\clk0' is implicitly declared.
Note: Assuming pure combinatorial block at apiodir/top.v:207.1-209.4 in
compliance with IEC 62142(E):2005 / IEEE Std. 1364.1(E):2002. Recommending
use of @* instead of @(...) for better match of synthesis and simulation.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: pll.v
Parsing Verilog input from `pll.v' to AST representation.
verilog frontend filename pll.v
Generating RTLIL representation for module `\pll'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/ccu2c_sim.vh
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/ccu2c_sim.vh' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/ccu2c_sim.vh
Generating RTLIL representation for module `\CCU2C'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_bb.v
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\DLLDELD'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DCUA'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

9. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_sim.v
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Generating RTLIL representation for module `\VLO'.
Generating RTLIL representation for module `\VHI'.
Replacing existing blackbox module `\FD1P3AX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Replacing existing module `\CCU2C' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/ccu2c_sim.vh:3.1-61.10.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\DP16KD'.
Replacing existing blackbox module `\FD1P3AX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

10. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh
Replacing existing module `\LUT4' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:4.1-16.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\$__ABC9_LUT5' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:22.1-30.10.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Replacing existing blackbox module `\$__ABC9_LUT6' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:36.1-45.10.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Replacing existing blackbox module `\$__ABC9_LUT7' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:51.1-61.10.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Replacing existing module `\L6MUX21' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:65.1-72.10.
Generating RTLIL representation for module `\L6MUX21'.
Replacing existing blackbox module `\TRELLIS_RAM16X2' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:76.1-113.10.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Replacing existing module `\PFUMX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:117.1-124.10.
Generating RTLIL representation for module `\PFUMX'.
Replacing existing module `\TRELLIS_DPR16X4' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:128.1-169.10.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Replacing existing module `\DPR16X4C' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:174.1-233.10.
Generating RTLIL representation for module `\DPR16X4C'.
Replacing existing module `\LUT2' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:238.1-242.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing module `\TRELLIS_FF' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:249.1-314.10.
Generating RTLIL representation for module `\TRELLIS_FF'.
Replacing existing blackbox module `\TRELLIS_IO' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:318.1-344.10.
Generating RTLIL representation for module `\TRELLIS_IO'.
Replacing existing blackbox module `\INV' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:348.1-350.10.
Generating RTLIL representation for module `\INV'.
Replacing existing blackbox module `\TRELLIS_COMB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:354.1-395.10.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Replacing existing blackbox module `\VLO' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:398.1-400.10.
Generating RTLIL representation for module `\VLO'.
Replacing existing blackbox module `\VHI' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/common_sim.vh:402.1-404.10.
Generating RTLIL representation for module `\VHI'.
Replacing existing blackbox module `\FD1P3AX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/ecp5/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

11. Executing HIERARCHY pass (managing design hierarchy).

11.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \sdram
Used module:         \sdram_raw
Used module:     \pll

11.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \sdram
Used module:         \sdram_raw
Used module:     \pll
Removed 0 unused modules.

12. Executing SYNTH_LATTICE pass.

12.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_sim_ecp5.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_sim_ecp5.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_sim_ecp5.v
Replacing existing module `\LUT4' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:4.1-16.10.
Generating RTLIL representation for module `\LUT4'.
Replacing existing blackbox module `\$__ABC9_LUT5' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:22.1-30.10.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Replacing existing blackbox module `\$__ABC9_LUT6' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:36.1-45.10.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Replacing existing blackbox module `\$__ABC9_LUT7' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:51.1-61.10.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Replacing existing module `\L6MUX21' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:65.1-72.10.
Generating RTLIL representation for module `\L6MUX21'.
Replacing existing blackbox module `\TRELLIS_RAM16X2' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:76.1-113.10.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Replacing existing module `\PFUMX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:117.1-124.10.
Generating RTLIL representation for module `\PFUMX'.
Replacing existing module `\TRELLIS_DPR16X4' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:128.1-169.10.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Replacing existing module `\DPR16X4C' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:174.1-233.10.
Generating RTLIL representation for module `\DPR16X4C'.
Replacing existing module `\LUT2' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:238.1-242.10.
Generating RTLIL representation for module `\LUT2'.
Replacing existing module `\TRELLIS_FF' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:249.1-314.10.
Generating RTLIL representation for module `\TRELLIS_FF'.
Replacing existing blackbox module `\TRELLIS_IO' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:318.1-344.10.
Generating RTLIL representation for module `\TRELLIS_IO'.
Replacing existing blackbox module `\INV' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:348.1-350.10.
Generating RTLIL representation for module `\INV'.
Replacing existing blackbox module `\TRELLIS_COMB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:354.1-395.10.
Generating RTLIL representation for module `\TRELLIS_COMB'.
Replacing existing blackbox module `\VLO' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:398.1-400.10.
Generating RTLIL representation for module `\VLO'.
Replacing existing blackbox module `\VHI' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/common_sim.vh:402.1-404.10.
Generating RTLIL representation for module `\VHI'.
Replacing existing blackbox module `\FD1P3AX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Replacing existing module `\CCU2C' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/ccu2c_sim.vh:3.1-61.10.
Generating RTLIL representation for module `\CCU2C'.
Replacing existing blackbox module `\DP16KD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_sim_ecp5.v:5.1-219.10.
Generating RTLIL representation for module `\DP16KD'.
Replacing existing blackbox module `\FD1P3AX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:2.1-2.261.
Generating RTLIL representation for module `\FD1P3AX'.
Replacing existing blackbox module `\FD1P3AY' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:3.1-3.261.
Generating RTLIL representation for module `\FD1P3AY'.
Replacing existing blackbox module `\FD1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:4.1-4.261.
Generating RTLIL representation for module `\FD1P3BX'.
Replacing existing blackbox module `\FD1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:5.1-5.261.
Generating RTLIL representation for module `\FD1P3DX'.
Replacing existing blackbox module `\FD1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:6.1-6.261.
Generating RTLIL representation for module `\FD1P3IX'.
Replacing existing blackbox module `\FD1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:7.1-7.261.
Generating RTLIL representation for module `\FD1P3JX'.
Replacing existing blackbox module `\FD1S3AX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:8.1-8.261.
Generating RTLIL representation for module `\FD1S3AX'.
Replacing existing blackbox module `\FD1S3AY' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:9.1-9.261.
Generating RTLIL representation for module `\FD1S3AY'.
Replacing existing blackbox module `\FD1S3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:10.1-10.261.
Generating RTLIL representation for module `\FD1S3BX'.
Replacing existing blackbox module `\FD1S3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:11.1-11.261.
Generating RTLIL representation for module `\FD1S3DX'.
Replacing existing blackbox module `\FD1S3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:12.1-12.261.
Generating RTLIL representation for module `\FD1S3IX'.
Replacing existing blackbox module `\FD1S3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:13.1-13.261.
Generating RTLIL representation for module `\FD1S3JX'.
Replacing existing blackbox module `\IFS1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:26.1-26.301.
Generating RTLIL representation for module `\IFS1P3BX'.
Replacing existing blackbox module `\IFS1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:27.1-27.301.
Generating RTLIL representation for module `\IFS1P3DX'.
Replacing existing blackbox module `\IFS1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:28.1-28.301.
Generating RTLIL representation for module `\IFS1P3IX'.
Replacing existing blackbox module `\IFS1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:29.1-29.301.
Generating RTLIL representation for module `\IFS1P3JX'.
Replacing existing blackbox module `\OFS1P3BX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:31.1-31.302.
Generating RTLIL representation for module `\OFS1P3BX'.
Replacing existing blackbox module `\OFS1P3DX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:32.1-32.302.
Generating RTLIL representation for module `\OFS1P3DX'.
Replacing existing blackbox module `\OFS1P3IX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:33.1-33.302.
Generating RTLIL representation for module `\OFS1P3IX'.
Replacing existing blackbox module `\OFS1P3JX' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_ff.vh:34.1-34.302.
Generating RTLIL representation for module `\OFS1P3JX'.
Replacing existing blackbox module `\IB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:2.1-2.157.
Generating RTLIL representation for module `\IB'.
Replacing existing blackbox module `\IBPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:3.1-3.157.
Generating RTLIL representation for module `\IBPU'.
Replacing existing blackbox module `\IBPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:4.1-4.157.
Generating RTLIL representation for module `\IBPD'.
Replacing existing blackbox module `\OB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:5.1-5.157.
Generating RTLIL representation for module `\OB'.
Replacing existing blackbox module `\OBZ' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:6.1-6.164.
Generating RTLIL representation for module `\OBZ'.
Replacing existing blackbox module `\OBZPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:7.1-7.164.
Generating RTLIL representation for module `\OBZPU'.
Replacing existing blackbox module `\OBZPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:8.1-8.164.
Generating RTLIL representation for module `\OBZPD'.
Replacing existing blackbox module `\OBCO' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:9.1-9.90.
Generating RTLIL representation for module `\OBCO'.
Replacing existing blackbox module `\BB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:10.1-10.179.
Generating RTLIL representation for module `\BB'.
Replacing existing blackbox module `\BBPU' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:11.1-11.179.
Generating RTLIL representation for module `\BBPU'.
Replacing existing blackbox module `\BBPD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:12.1-12.179.
Generating RTLIL representation for module `\BBPD'.
Replacing existing blackbox module `\ILVDS' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:13.1-13.139.
Generating RTLIL representation for module `\ILVDS'.
Replacing existing blackbox module `\OLVDS' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_io.vh:14.1-14.146.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

12.2. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v
Replacing existing blackbox module `\GSR' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:4.1-6.10.
Generating RTLIL representation for module `\GSR'.
Replacing existing blackbox module `\PUR' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:9.1-12.10.
Generating RTLIL representation for module `\PUR'.
Replacing existing blackbox module `\SGSR' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:15.1-18.10.
Generating RTLIL representation for module `\SGSR'.
Replacing existing blackbox module `\PDPW16KD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:21.1-208.10.
Generating RTLIL representation for module `\PDPW16KD'.
Replacing existing blackbox module `\MULT18X18D' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:211.1-470.10.
Generating RTLIL representation for module `\MULT18X18D'.
Replacing existing blackbox module `\ALU54B' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:473.1-970.10.
Generating RTLIL representation for module `\ALU54B'.
Replacing existing blackbox module `\CLKDIVF' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:973.1-980.10.
Generating RTLIL representation for module `\CLKDIVF'.
Replacing existing blackbox module `\PCSCLKDIV' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:983.1-992.10.
Generating RTLIL representation for module `\PCSCLKDIV'.
Replacing existing blackbox module `\DCSC' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:995.1-1003.10.
Generating RTLIL representation for module `\DCSC'.
Replacing existing blackbox module `\DCCA' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1006.1-1010.10.
Generating RTLIL representation for module `\DCCA'.
Replacing existing blackbox module `\ECLKSYNCB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1013.1-1017.10.
Generating RTLIL representation for module `\ECLKSYNCB'.
Replacing existing blackbox module `\ECLKBRIDGECS' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1020.1-1025.10.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Replacing existing blackbox module `\DELAYF' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1028.1-1037.10.
Generating RTLIL representation for module `\DELAYF'.
Replacing existing blackbox module `\DELAYG' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1040.1-1045.10.
Generating RTLIL representation for module `\DELAYG'.
Replacing existing blackbox module `\USRMCLK' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1048.1-1051.10.
Generating RTLIL representation for module `\USRMCLK'.
Replacing existing blackbox module `\DQSBUFM' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1054.1-1098.10.
Generating RTLIL representation for module `\DQSBUFM'.
Replacing existing blackbox module `\DDRDLLA' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1101.1-1118.10.
Generating RTLIL representation for module `\DDRDLLA'.
Replacing existing blackbox module `\DLLDELD' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1121.1-1129.10.
Generating RTLIL representation for module `\DLLDELD'.
Replacing existing blackbox module `\IDDRX1F' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1132.1-1139.10.
Generating RTLIL representation for module `\IDDRX1F'.
Replacing existing blackbox module `\IDDRX2F' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1142.1-1153.10.
Generating RTLIL representation for module `\IDDRX2F'.
Replacing existing blackbox module `\IDDR71B' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1156.1-1170.10.
Generating RTLIL representation for module `\IDDR71B'.
Replacing existing blackbox module `\IDDRX2DQA' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1173.1-1191.10.
Generating RTLIL representation for module `\IDDRX2DQA'.
Replacing existing blackbox module `\ODDRX1F' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1194.1-1201.10.
Generating RTLIL representation for module `\ODDRX1F'.
Replacing existing blackbox module `\ODDRX2F' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1204.1-1214.10.
Generating RTLIL representation for module `\ODDRX2F'.
Replacing existing blackbox module `\ODDR71B' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1217.1-1230.10.
Generating RTLIL representation for module `\ODDR71B'.
Replacing existing blackbox module `\OSHX2A' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1233.1-1241.10.
Generating RTLIL representation for module `\OSHX2A'.
Replacing existing blackbox module `\TSHX2DQA' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1244.1-1254.10.
Generating RTLIL representation for module `\TSHX2DQA'.
Replacing existing blackbox module `\TSHX2DQSA' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1257.1-1267.10.
Generating RTLIL representation for module `\TSHX2DQSA'.
Replacing existing blackbox module `\ODDRX2DQA' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1270.1-1281.10.
Generating RTLIL representation for module `\ODDRX2DQA'.
Replacing existing blackbox module `\ODDRX2DQSB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1284.1-1295.10.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Replacing existing blackbox module `\EHXPLLL' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1298.1-1357.10.
Generating RTLIL representation for module `\EHXPLLL'.
Replacing existing blackbox module `\DTR' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1360.1-1371.10.
Generating RTLIL representation for module `\DTR'.
Replacing existing blackbox module `\OSCG' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1374.1-1377.10.
Generating RTLIL representation for module `\OSCG'.
Replacing existing blackbox module `\EXTREFB' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1380.1-1389.10.
Generating RTLIL representation for module `\EXTREFB'.
Replacing existing blackbox module `\JTAGG' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1392.1-1414.10.
Generating RTLIL representation for module `\JTAGG'.
Replacing existing blackbox module `\DCUA' at /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_bb_ecp5.v:1417.1-1980.10.
Generating RTLIL representation for module `\DCUA'.
Successfully finished Verilog frontend.

12.3. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

12.3.1. Analyzing design hierarchy..
Top module:  \top
Used module:     \sdram
Used module:         \sdram_raw
Used module:     \pll

12.3.2. Analyzing design hierarchy..
Top module:  \top
Used module:     \sdram
Used module:         \sdram_raw
Used module:     \pll
Removed 0 unused modules.

12.4. Executing PROC pass (convert processes to netlists).

12.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

12.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 5 switch rules as full_case in process $proc$apiodir/top.v:78$98 in module top.
Marked 1 switch rules as full_case in process $proc$apiodir/sdram_raw.v:335$93 in module sdram_raw.
Marked 7 switch rules as full_case in process $proc$apiodir/sdram_raw.v:113$30 in module sdram_raw.
Marked 1 switch rules as full_case in process $proc$apiodir/sdram.v:31$1 in module sdram.
Removed a total of 0 dead cases.

12.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 23 assignments to connections.

12.4.4. Executing PROC_INIT pass (extract init attributes).

12.4.5. Executing PROC_ARST pass (detect async resets in processes).

12.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~37 debug messages>

12.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\top.$proc$apiodir/top.v:207$116'.
Creating decoders for process `\top.$proc$apiodir/top.v:78$98'.
     1/15: $5\cnt[3:0]
     2/15: $0\led[2:0] [2]
     3/15: $0\led[2:0] [1]
     4/15: $4\cnt[3:0]
     5/15: $0\led[2:0] [0]
     6/15: $2\cnt[3:0]
     7/15: $1\cnt[3:0]
     8/15: $0\r_read_data[31:0]
     9/15: $0\cnt32_en[0:0]
    10/15: $3\cnt[3:0]
    11/15: $0\write_data[31:0]
    12/15: $0\write[0:0]
    13/15: $0\addr[24:0]
    14/15: $0\enable[0:0]
    15/15: $0\rst[0:0]
Creating decoders for process `\top.$proc$apiodir/top.v:62$94'.
Creating decoders for process `\sdram_raw.$proc$apiodir/sdram_raw.v:335$93'.
     1/2: $0\r_dqdata[1][15:0]
     2/2: $0\r_dqdata[0][15:0]
Creating decoders for process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
     1/52: $0\SDRAM_A[12:0] [12:11]
     2/52: $3$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$81
     3/52: $3$memwr$\active_row$apiodir/sdram_raw.v:260$11_DATA[12:0]$80
     4/52: $3$memwr$\active_row$apiodir/sdram_raw.v:260$11_ADDR[1:0]$79
     5/52: $3$bitselwrite$pos$apiodir/sdram_raw.v:261$2[1:0]$78
     6/52: $3$lookahead\active_flags$29[3:0]$72
     7/52: $0\SDRAM_A[12:0] [10]
     8/52: $2$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$62
     9/52: $2$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$61
    10/52: $2$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$60
    11/52: $2$lookahead\active_flags$29[3:0]$67
    12/52: $0\SDRAM_A[12:0] [9:0]
    13/52: $4$lookahead\active_flags$29[3:0]$82
    14/52: $2$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$63
    15/52: $2$memwr$\active_row$apiodir/sdram_raw.v:260$11_DATA[12:0]$65
    16/52: $2$memwr$\active_row$apiodir/sdram_raw.v:260$11_ADDR[1:0]$64
    17/52: $2$bitselwrite$pos$apiodir/sdram_raw.v:261$2[1:0]$59
    18/52: $1$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$48
    19/52: $1$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$47
    20/52: $1$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$46
    21/52: $1$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$45
    22/52: $0\cnt[2:0]
    23/52: $1$lookahead\active_flags$29[3:0]$56
    24/52: $1$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$55
    25/52: $1$memwr$\active_row$apiodir/sdram_raw.v:260$11_DATA[12:0]$54
    26/52: $1$memwr$\active_row$apiodir/sdram_raw.v:260$11_ADDR[1:0]$53
    27/52: $1$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$52
    28/52: $1$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$51
    29/52: $1$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$50
    30/52: $1$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$49
    31/52: $1$bitselwrite$pos$apiodir/sdram_raw.v:261$2[1:0]$44
    32/52: $0\r_write_data[1][15:0]
    33/52: $0\r_write_data[0][15:0]
    34/52: $0\r_read_data[1][15:0]
    35/52: $0\r_read_data[0][15:0]
    36/52: $0\r_dqm_mask[3:0]
    37/52: $0\r_addr[23:0]
    38/52: $0\r_write[0:0]
    39/52: $0\dq_en[0:0]
    40/52: $0\dq[15:0]
    41/52: $0\dqm[1:0]
    42/52: $0\command[3:0]
    43/52: $0\status[9:0]
    44/52: $0\if_8ref[0:0]
    45/52: $0\cnt8ref[3:0]
    46/52: $0\cntlong_en[0:0]
    47/52: $0\cntref_en[0:0]
    48/52: $0\cnt_en[0:0]
    49/52: $0\SDRAM_BA[1:0]
    50/52: $2$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$66
    51/52: $0\SDRAM_CKE[0:0]
    52/52: $0\ready[0:0]
Creating decoders for process `\sdram_raw.$proc$apiodir/sdram_raw.v:68$15'.
Creating decoders for process `\sdram_raw.$proc$apiodir/sdram_raw.v:64$12'.
Creating decoders for process `\sdram.$proc$apiodir/sdram.v:31$1'.
     1/1: $1\dqm_mask[3:0]

12.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\top.\r_dq' from process `\top.$proc$apiodir/top.v:207$116'.
No latch inferred for signal `\sdram.\dqm_mask' from process `\sdram.$proc$apiodir/sdram.v:31$1'.

12.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\top.\rst' using process `\top.$proc$apiodir/top.v:78$98'.
  created $dff cell `$procdff$1603' with positive edge clock.
Creating register for signal `\top.\enable' using process `\top.$proc$apiodir/top.v:78$98'.
  created $dff cell `$procdff$1604' with positive edge clock.
Creating register for signal `\top.\addr' using process `\top.$proc$apiodir/top.v:78$98'.
  created $dff cell `$procdff$1605' with positive edge clock.
Creating register for signal `\top.\write' using process `\top.$proc$apiodir/top.v:78$98'.
  created $dff cell `$procdff$1606' with positive edge clock.
Creating register for signal `\top.\write_data' using process `\top.$proc$apiodir/top.v:78$98'.
  created $dff cell `$procdff$1607' with positive edge clock.
Creating register for signal `\top.\cnt' using process `\top.$proc$apiodir/top.v:78$98'.
  created $dff cell `$procdff$1608' with positive edge clock.
Creating register for signal `\top.\led' using process `\top.$proc$apiodir/top.v:78$98'.
  created $dff cell `$procdff$1609' with positive edge clock.
Creating register for signal `\top.\cnt32_en' using process `\top.$proc$apiodir/top.v:78$98'.
  created $dff cell `$procdff$1610' with positive edge clock.
Creating register for signal `\top.\r_read_data' using process `\top.$proc$apiodir/top.v:78$98'.
  created $dff cell `$procdff$1611' with positive edge clock.
Creating register for signal `\top.\cnt32' using process `\top.$proc$apiodir/top.v:62$94'.
  created $dff cell `$procdff$1612' with positive edge clock.
Creating register for signal `\top.\cnt32_full' using process `\top.$proc$apiodir/top.v:62$94'.
  created $dff cell `$procdff$1613' with positive edge clock.
Creating register for signal `\sdram_raw.\r_dqdata[0]' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:335$93'.
  created $dff cell `$procdff$1614' with negative edge clock.
Creating register for signal `\sdram_raw.\r_dqdata[1]' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:335$93'.
  created $dff cell `$procdff$1615' with negative edge clock.
Creating register for signal `\sdram_raw.\ready' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1616' with positive edge clock.
Creating register for signal `\sdram_raw.\SDRAM_CKE' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1617' with positive edge clock.
Creating register for signal `\sdram_raw.\SDRAM_A' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1618' with positive edge clock.
Creating register for signal `\sdram_raw.\SDRAM_BA' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1619' with positive edge clock.
Creating register for signal `\sdram_raw.\cnt_en' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1620' with positive edge clock.
Creating register for signal `\sdram_raw.\cnt' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1621' with positive edge clock.
Creating register for signal `\sdram_raw.\cntref_en' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1622' with positive edge clock.
Creating register for signal `\sdram_raw.\cntlong_en' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1623' with positive edge clock.
Creating register for signal `\sdram_raw.\cnt8ref' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1624' with positive edge clock.
Creating register for signal `\sdram_raw.\if_8ref' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1625' with positive edge clock.
Creating register for signal `\sdram_raw.\status' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1626' with positive edge clock.
Creating register for signal `\sdram_raw.\command' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1627' with positive edge clock.
Creating register for signal `\sdram_raw.\dqm' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1628' with positive edge clock.
Creating register for signal `\sdram_raw.\dq' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1629' with positive edge clock.
Creating register for signal `\sdram_raw.\dq_en' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1630' with positive edge clock.
Creating register for signal `\sdram_raw.\active_flags' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1631' with positive edge clock.
Creating register for signal `\sdram_raw.\r_write' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1632' with positive edge clock.
Creating register for signal `\sdram_raw.\r_addr' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1633' with positive edge clock.
Creating register for signal `\sdram_raw.\r_dqm_mask' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1634' with positive edge clock.
Creating register for signal `\sdram_raw.$bitselwrite$pos$apiodir/sdram_raw.v:261$2' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1635' with positive edge clock.
Creating register for signal `\sdram_raw.\r_read_data[0]' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1636' with positive edge clock.
Creating register for signal `\sdram_raw.\r_read_data[1]' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1637' with positive edge clock.
Creating register for signal `\sdram_raw.\r_write_data[0]' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1638' with positive edge clock.
Creating register for signal `\sdram_raw.\r_write_data[1]' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1639' with positive edge clock.
Creating register for signal `\sdram_raw.$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1640' with positive edge clock.
Creating register for signal `\sdram_raw.$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1641' with positive edge clock.
Creating register for signal `\sdram_raw.$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1642' with positive edge clock.
Creating register for signal `\sdram_raw.$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1643' with positive edge clock.
Creating register for signal `\sdram_raw.$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1644' with positive edge clock.
Creating register for signal `\sdram_raw.$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1645' with positive edge clock.
Creating register for signal `\sdram_raw.$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1646' with positive edge clock.
Creating register for signal `\sdram_raw.$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1647' with positive edge clock.
Creating register for signal `\sdram_raw.$memwr$\active_row$apiodir/sdram_raw.v:260$11_ADDR' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1648' with positive edge clock.
Creating register for signal `\sdram_raw.$memwr$\active_row$apiodir/sdram_raw.v:260$11_DATA' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1649' with positive edge clock.
Creating register for signal `\sdram_raw.$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1650' with positive edge clock.
Creating register for signal `\sdram_raw.$lookahead\active_flags$29' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
  created $dff cell `$procdff$1651' with positive edge clock.
Creating register for signal `\sdram_raw.\cntref' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:68$15'.
  created $dff cell `$procdff$1652' with positive edge clock.
Creating register for signal `\sdram_raw.\cntlong' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:68$15'.
  created $dff cell `$procdff$1653' with positive edge clock.
Creating register for signal `\sdram_raw.\if_init_delay' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:64$12'.
  created $dff cell `$procdff$1654' with positive edge clock.
Creating register for signal `\sdram_raw.\if_refresh' using process `\sdram_raw.$proc$apiodir/sdram_raw.v:64$12'.
  created $dff cell `$procdff$1655' with positive edge clock.

12.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

12.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `top.$proc$apiodir/top.v:207$116'.
Found and cleaned up 18 empty switches in `\top.$proc$apiodir/top.v:78$98'.
Removing empty process `top.$proc$apiodir/top.v:78$98'.
Removing empty process `top.$proc$apiodir/top.v:62$94'.
Found and cleaned up 1 empty switch in `\sdram_raw.$proc$apiodir/sdram_raw.v:335$93'.
Removing empty process `sdram_raw.$proc$apiodir/sdram_raw.v:335$93'.
Found and cleaned up 17 empty switches in `\sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
Removing empty process `sdram_raw.$proc$apiodir/sdram_raw.v:113$30'.
Removing empty process `sdram_raw.$proc$apiodir/sdram_raw.v:68$15'.
Removing empty process `sdram_raw.$proc$apiodir/sdram_raw.v:64$12'.
Found and cleaned up 1 empty switch in `\sdram.$proc$apiodir/sdram.v:31$1'.
Removing empty process `sdram.$proc$apiodir/sdram.v:31$1'.
Cleaned up 37 empty switches.

12.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module pll.
Optimizing module top.
<suppressed ~42 debug messages>
Optimizing module sdram_raw.
<suppressed ~56 debug messages>
Optimizing module sdram.
<suppressed ~1 debug messages>

12.5. Executing FLATTEN pass (flatten design).
Deleting now unused module pll.
Deleting now unused module sdram_raw.
Deleting now unused module sdram.
<suppressed ~3 debug messages>

12.6. Executing TRIBUF pass.

12.7. Executing DEMINOUT pass (demote inout ports to input or output).

12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 29 unused cells and 251 unused wires.
<suppressed ~30 debug messages>

12.10. Executing CHECK pass (checking for obvious problems).
Checking module top...
Warning: Wire top.\debugline [7] is used but has no driver.
Warning: Wire top.\debugline [6] is used but has no driver.
Warning: Wire top.\debugline [5] is used but has no driver.
Warning: Wire top.\debugline [4] is used but has no driver.
Warning: Wire top.\debugline [3] is used but has no driver.
Warning: Wire top.\debugline [2] is used but has no driver.
Warning: Wire top.\debugline [1] is used but has no driver.
Warning: Wire top.\debugline [0] is used but has no driver.
Found and reported 8 problems.

12.11. Executing OPT pass (performing simple optimizations).

12.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

12.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~573 debug messages>
Removed a total of 191 cells.

12.11.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$1020.
    dead port 1/6 on $pmux $flatten\ram.$procmux$1597.
    dead port 2/6 on $pmux $flatten\ram.$procmux$1597.
    dead port 4/6 on $pmux $flatten\ram.$procmux$1597.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$1034.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$1048.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$1059.
    dead port 2/2 on $mux $flatten\ram.\sdram_raw1.$procmux$1094.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$1097.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$1111.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$1563.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$1120.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$1129.
    dead port 2/2 on $mux $flatten\ram.\sdram_raw1.$procmux$916.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$919.
    dead port 2/2 on $mux $flatten\ram.\sdram_raw1.$procmux$929.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$932.
    dead port 2/2 on $mux $flatten\ram.\sdram_raw1.$procmux$942.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$945.
    dead port 2/2 on $mux $flatten\ram.\sdram_raw1.$procmux$971.
    dead port 1/2 on $mux $flatten\ram.\sdram_raw1.$procmux$974.
    dead port 2/2 on $mux $procmux$659.
    dead port 2/2 on $mux $procmux$662.
    dead port 2/2 on $mux $procmux$691.
    dead port 2/2 on $mux $procmux$694.
    dead port 2/2 on $mux $procmux$747.
    dead port 2/2 on $mux $procmux$790.
    dead port 2/2 on $mux $procmux$793.
Removed 28 multiplexer ports.
<suppressed ~295 debug messages>

12.11.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1017:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.\sdram_raw1.$procmux$1017_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.\sdram_raw1.$procmux$1017_Y [0]
      New connections: $flatten\ram.\sdram_raw1.$procmux$1017_Y [12:1] = { $flatten\ram.\sdram_raw1.$procmux$1017_Y [0] $flatten\ram.\sdram_raw1.$procmux$1017_Y [0] $flatten\ram.\sdram_raw1.$procmux$1017_Y [0] $flatten\ram.\sdram_raw1.$procmux$1017_Y [0] $flatten\ram.\sdram_raw1.$procmux$1017_Y [0] $flatten\ram.\sdram_raw1.$procmux$1017_Y [0] $flatten\ram.\sdram_raw1.$procmux$1017_Y [0] $flatten\ram.\sdram_raw1.$procmux$1017_Y [0] $flatten\ram.\sdram_raw1.$procmux$1017_Y [0] $flatten\ram.\sdram_raw1.$procmux$1017_Y [0] $flatten\ram.\sdram_raw1.$procmux$1017_Y [0] $flatten\ram.\sdram_raw1.$procmux$1017_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1031:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.\sdram_raw1.$procmux$1031_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.\sdram_raw1.$procmux$1031_Y [0]
      New connections: $flatten\ram.\sdram_raw1.$procmux$1031_Y [12:1] = { $flatten\ram.\sdram_raw1.$procmux$1031_Y [0] $flatten\ram.\sdram_raw1.$procmux$1031_Y [0] $flatten\ram.\sdram_raw1.$procmux$1031_Y [0] $flatten\ram.\sdram_raw1.$procmux$1031_Y [0] $flatten\ram.\sdram_raw1.$procmux$1031_Y [0] $flatten\ram.\sdram_raw1.$procmux$1031_Y [0] $flatten\ram.\sdram_raw1.$procmux$1031_Y [0] $flatten\ram.\sdram_raw1.$procmux$1031_Y [0] $flatten\ram.\sdram_raw1.$procmux$1031_Y [0] $flatten\ram.\sdram_raw1.$procmux$1031_Y [0] $flatten\ram.\sdram_raw1.$procmux$1031_Y [0] $flatten\ram.\sdram_raw1.$procmux$1031_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1045:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.\sdram_raw1.$procmux$1045_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.\sdram_raw1.$procmux$1045_Y [0]
      New connections: $flatten\ram.\sdram_raw1.$procmux$1045_Y [12:1] = { $flatten\ram.\sdram_raw1.$procmux$1045_Y [0] $flatten\ram.\sdram_raw1.$procmux$1045_Y [0] $flatten\ram.\sdram_raw1.$procmux$1045_Y [0] $flatten\ram.\sdram_raw1.$procmux$1045_Y [0] $flatten\ram.\sdram_raw1.$procmux$1045_Y [0] $flatten\ram.\sdram_raw1.$procmux$1045_Y [0] $flatten\ram.\sdram_raw1.$procmux$1045_Y [0] $flatten\ram.\sdram_raw1.$procmux$1045_Y [0] $flatten\ram.\sdram_raw1.$procmux$1045_Y [0] $flatten\ram.\sdram_raw1.$procmux$1045_Y [0] $flatten\ram.\sdram_raw1.$procmux$1045_Y [0] $flatten\ram.\sdram_raw1.$procmux$1045_Y [0] }
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1538: $auto$opt_reduce.cc:137:opt_pmux$1669
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1108:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.\sdram_raw1.$procmux$1108_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.\sdram_raw1.$procmux$1108_Y [0]
      New connections: $flatten\ram.\sdram_raw1.$procmux$1108_Y [12:1] = { $flatten\ram.\sdram_raw1.$procmux$1108_Y [0] $flatten\ram.\sdram_raw1.$procmux$1108_Y [0] $flatten\ram.\sdram_raw1.$procmux$1108_Y [0] $flatten\ram.\sdram_raw1.$procmux$1108_Y [0] $flatten\ram.\sdram_raw1.$procmux$1108_Y [0] $flatten\ram.\sdram_raw1.$procmux$1108_Y [0] $flatten\ram.\sdram_raw1.$procmux$1108_Y [0] $flatten\ram.\sdram_raw1.$procmux$1108_Y [0] $flatten\ram.\sdram_raw1.$procmux$1108_Y [0] $flatten\ram.\sdram_raw1.$procmux$1108_Y [0] $flatten\ram.\sdram_raw1.$procmux$1108_Y [0] $flatten\ram.\sdram_raw1.$procmux$1108_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1141:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35
      New ports: A=1'0, B=1'1, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0]
      New connections: $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [12:1] = { $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$6_EN[12:0]$35 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1144:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34
      New ports: A=1'0, B=1'1, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0]
      New connections: $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [12:1] = { $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$5_EN[12:0]$34 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1147:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33
      New ports: A=1'0, B=1'1, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0]
      New connections: $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [12:1] = { $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$4_EN[12:0]$33 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1150:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32
      New ports: A=1'0, B=1'1, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0]
      New connections: $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [12:1] = { $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:119$3_EN[12:0]$32 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$914:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\ram.\sdram_raw1.$procmux$914_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.\sdram_raw1.$procmux$914_Y [0]
      New connections: $flatten\ram.\sdram_raw1.$procmux$914_Y [12:1] = { $flatten\ram.\sdram_raw1.$procmux$914_Y [0] $flatten\ram.\sdram_raw1.$procmux$914_Y [0] $flatten\ram.\sdram_raw1.$procmux$914_Y [0] $flatten\ram.\sdram_raw1.$procmux$914_Y [0] $flatten\ram.\sdram_raw1.$procmux$914_Y [0] $flatten\ram.\sdram_raw1.$procmux$914_Y [0] $flatten\ram.\sdram_raw1.$procmux$914_Y [0] $flatten\ram.\sdram_raw1.$procmux$914_Y [0] $flatten\ram.\sdram_raw1.$procmux$914_Y [0] $flatten\ram.\sdram_raw1.$procmux$914_Y [0] $flatten\ram.\sdram_raw1.$procmux$914_Y [0] $flatten\ram.\sdram_raw1.$procmux$914_Y [0] }
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1345: { $auto$opt_reduce.cc:137:opt_pmux$1671 $flatten\ram.\sdram_raw1.$procmux$1072_CMP $flatten\ram.\sdram_raw1.$procmux$1067_CMP }
    New ctrl vector for $pmux cell $procmux$817: { $auto$opt_reduce.cc:137:opt_pmux$1675 $auto$opt_reduce.cc:137:opt_pmux$1673 }
    New ctrl vector for $pmux cell $procmux$830: { $auto$opt_reduce.cc:137:opt_pmux$1681 $auto$opt_reduce.cc:137:opt_pmux$1679 $auto$opt_reduce.cc:137:opt_pmux$1677 }
    New ctrl vector for $pmux cell $procmux$841: { $auto$opt_reduce.cc:137:opt_pmux$1685 $auto$opt_reduce.cc:137:opt_pmux$1683 }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1560:
      Old ports: A=13'0000000000000, B=$flatten\ram.\sdram_raw1.$3$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$81, Y=$flatten\ram.\sdram_raw1.$procmux$1560_Y
      New ports: A=1'0, B=$flatten\ram.\sdram_raw1.$procmux$914_Y [0], Y=$flatten\ram.\sdram_raw1.$procmux$1560_Y [0]
      New connections: $flatten\ram.\sdram_raw1.$procmux$1560_Y [12:1] = { $flatten\ram.\sdram_raw1.$procmux$1560_Y [0] $flatten\ram.\sdram_raw1.$procmux$1560_Y [0] $flatten\ram.\sdram_raw1.$procmux$1560_Y [0] $flatten\ram.\sdram_raw1.$procmux$1560_Y [0] $flatten\ram.\sdram_raw1.$procmux$1560_Y [0] $flatten\ram.\sdram_raw1.$procmux$1560_Y [0] $flatten\ram.\sdram_raw1.$procmux$1560_Y [0] $flatten\ram.\sdram_raw1.$procmux$1560_Y [0] $flatten\ram.\sdram_raw1.$procmux$1560_Y [0] $flatten\ram.\sdram_raw1.$procmux$1560_Y [0] $flatten\ram.\sdram_raw1.$procmux$1560_Y [0] $flatten\ram.\sdram_raw1.$procmux$1560_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1201:
      Old ports: A=$flatten\ram.\sdram_raw1.$2$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$63, B=13'0000000000000, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39
      New ports: A=$flatten\ram.\sdram_raw1.$procmux$1108_Y [0], B=1'0, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0]
      New connections: $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [12:1] = { $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$10_EN[12:0]$39 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1204:
      Old ports: A=$flatten\ram.\sdram_raw1.$2$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$62, B=13'0000000000000, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38
      New ports: A=$flatten\ram.\sdram_raw1.$procmux$1017_Y [0], B=1'0, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0]
      New connections: $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [12:1] = { $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$9_EN[12:0]$38 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1207:
      Old ports: A=$flatten\ram.\sdram_raw1.$2$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$61, B=13'0000000000000, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37
      New ports: A=$flatten\ram.\sdram_raw1.$procmux$1031_Y [0], B=1'0, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0]
      New connections: $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [12:1] = { $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$8_EN[12:0]$37 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1210:
      Old ports: A=$flatten\ram.\sdram_raw1.$2$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$60, B=13'0000000000000, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36
      New ports: A=$flatten\ram.\sdram_raw1.$procmux$1045_Y [0], B=1'0, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0]
      New connections: $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [12:1] = { $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:133$7_EN[12:0]$36 [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1192:
      Old ports: A=$flatten\ram.\sdram_raw1.$2$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$66, B=13'0000000000000, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42
      New ports: A=$flatten\ram.\sdram_raw1.$procmux$1560_Y [0], B=1'0, Y=$flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0]
      New connections: $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [12:1] = { $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0] $flatten\ram.\sdram_raw1.$0$memwr$\active_row$apiodir/sdram_raw.v:260$11_EN[12:0]$42 [0] }
  Optimizing cells in module \top.
Performed a total of 20 changes.

12.11.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~57 debug messages>
Removed a total of 19 cells.

12.11.6. Executing OPT_DFF pass (perform DFF optimizations).

12.11.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 238 unused wires.
<suppressed ~1 debug messages>

12.11.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.11.9. Rerunning OPT passes. (Maybe there is more to do..)

12.11.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~253 debug messages>

12.11.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1066: { $flatten\ram.\sdram_raw1.$procmux$1004_CMP $flatten\ram.\sdram_raw1.$procmux$1003_CMP $flatten\ram.\sdram_raw1.$procmux$1055_CMP $auto$opt_reduce.cc:137:opt_pmux$1687 }
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1529: { $flatten\ram.\sdram_raw1.$procmux$1004_CMP $flatten\ram.\sdram_raw1.$procmux$1003_CMP $flatten\ram.\sdram_raw1.$procmux$1056_CMP $flatten\ram.\sdram_raw1.$procmux$1055_CMP $auto$opt_reduce.cc:137:opt_pmux$1689 }
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$888: { $flatten\ram.\sdram_raw1.$procmux$1004_CMP $flatten\ram.\sdram_raw1.$procmux$1055_CMP $auto$opt_reduce.cc:137:opt_pmux$1691 }
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$981: { $flatten\ram.\sdram_raw1.$procmux$1004_CMP $flatten\ram.\sdram_raw1.$procmux$1056_CMP $flatten\ram.\sdram_raw1.$procmux$1055_CMP $auto$opt_reduce.cc:137:opt_pmux$1693 }
    New ctrl vector for $pmux cell $procmux$755: { $procmux$669_CMP $auto$opt_reduce.cc:137:opt_pmux$1695 }
    New ctrl vector for $pmux cell $procmux$770: $auto$opt_reduce.cc:137:opt_pmux$1697
  Optimizing cells in module \top.
Performed a total of 6 changes.

12.11.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

12.11.13. Executing OPT_DFF pass (perform DFF optimizations).

12.11.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

12.11.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.11.16. Rerunning OPT passes. (Maybe there is more to do..)

12.11.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~241 debug messages>

12.11.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

12.11.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.11.20. Executing OPT_DFF pass (perform DFF optimizations).

12.11.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

12.11.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.11.23. Finished fast OPT passes. (There is nothing left to do.)

12.12. Executing FSM pass (extract and optimize FSM).

12.12.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.addr as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.cnt.
Not marking top.ram.sdram_raw1.command as FSM state register:
    Register is connected to module port.
    Users of register don't seem to benefit from recoding.
Not marking top.ram.sdram_raw1.r_dqm_mask as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.ram.sdram_raw1.status.
Not marking top.write_data as FSM state register:
    Users of register don't seem to benefit from recoding.

12.12.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\cnt' from module `\top'.
  found $dff cell for state register: $procdff$1608
  root of input selection tree: $0\cnt[3:0]
  found reset state: 4'0000 (guessed from mux tree)
  found ctrl input: \locked
  found state code: 4'0000
  found ctrl input: $procmux$668_CMP
  found ctrl input: $procmux$660_CMP
  found ctrl input: $procmux$679_CMP
  found ctrl input: $procmux$692_CMP
  found ctrl input: $procmux$704_CMP
  found ctrl input: $procmux$722_CMP
  found ctrl input: $procmux$725_CMP
  found ctrl input: $procmux$728_CMP
  found ctrl input: $procmux$731_CMP
  found ctrl input: $procmux$734_CMP
  found ctrl input: $procmux$737_CMP
  found ctrl input: $procmux$740_CMP
  found ctrl input: $procmux$743_CMP
  found ctrl input: $procmux$744_CMP
  found ctrl input: $procmux$669_CMP
  found ctrl input: \cnt32_full
  found state code: 4'1110
  found ctrl input: \ram.sdram_raw1.ready
  found state code: 4'1101
  found state code: 4'1100
  found state code: 4'1011
  found state code: 4'1010
  found state code: 4'1001
  found state code: 4'1000
  found state code: 4'0111
  found state code: 4'0110
  found state code: 4'0101
  found state code: 4'0100
  found state code: 4'0011
  found state code: 4'0010
  found state code: 4'0001
  found ctrl output: $procmux$660_CMP
  found ctrl output: $procmux$668_CMP
  found ctrl output: $procmux$669_CMP
  found ctrl output: $procmux$679_CMP
  found ctrl output: $procmux$692_CMP
  found ctrl output: $procmux$704_CMP
  found ctrl output: $procmux$722_CMP
  found ctrl output: $procmux$725_CMP
  found ctrl output: $procmux$728_CMP
  found ctrl output: $procmux$731_CMP
  found ctrl output: $procmux$734_CMP
  found ctrl output: $procmux$737_CMP
  found ctrl output: $procmux$740_CMP
  found ctrl output: $procmux$743_CMP
  found ctrl output: $procmux$744_CMP
  ctrl inputs: { \ram.sdram_raw1.ready \cnt32_full \locked }
  ctrl outputs: { $procmux$744_CMP $procmux$743_CMP $procmux$740_CMP $procmux$737_CMP $procmux$734_CMP $procmux$731_CMP $procmux$728_CMP $procmux$725_CMP $procmux$722_CMP $procmux$704_CMP $procmux$692_CMP $procmux$679_CMP $procmux$669_CMP $procmux$668_CMP $procmux$660_CMP $0\cnt[3:0] }
  transition:     4'0000 3'--0 ->     4'0000 19'0000000000001000000
  transition:     4'0000 3'--1 ->     4'0001 19'0000000000001000001
  transition:     4'1000 3'--0 ->     4'0000 19'0000000100000000000
  transition:     4'1000 3'0-1 ->     4'1000 19'0000000100000001000
  transition:     4'1000 3'1-1 ->     4'1001 19'0000000100000001001
  transition:     4'0100 3'--0 ->     4'0000 19'0001000000000000000
  transition:     4'0100 3'0-1 ->     4'0100 19'0001000000000000100
  transition:     4'0100 3'1-1 ->     4'0101 19'0001000000000000101
  transition:     4'1100 3'--0 ->     4'0000 19'0000000000010000000
  transition:     4'1100 3'-01 ->     4'1100 19'0000000000010001100
  transition:     4'1100 3'-11 ->     4'1101 19'0000000000010001101
  transition:     4'0010 3'--0 ->     4'0000 19'0100000000000000000
  transition:     4'0010 3'0-1 ->     4'0010 19'0100000000000000010
  transition:     4'0010 3'1-1 ->     4'0011 19'0100000000000000011
  transition:     4'1010 3'--0 ->     4'0000 19'0000000001000000000
  transition:     4'1010 3'-01 ->     4'1010 19'0000000001000001010
  transition:     4'1010 3'-11 ->     4'1011 19'0000000001000001011
  transition:     4'0110 3'--0 ->     4'0000 19'0000010000000000000
  transition:     4'0110 3'0-1 ->     4'0110 19'0000010000000000110
  transition:     4'0110 3'1-1 ->     4'0111 19'0000010000000000111
  transition:     4'1110 3'--0 ->     4'0000 19'0000000000000100000
  transition:     4'1110 3'-01 ->     4'1110 19'0000000000000101110
  transition:     4'1110 3'-11 ->     4'1110 19'0000000000000101110
  transition:     4'0001 3'--0 ->     4'0000 19'1000000000000000000
  transition:     4'0001 3'--1 ->     4'0010 19'1000000000000000010
  transition:     4'1001 3'--0 ->     4'0000 19'0000000010000000000
  transition:     4'1001 3'0-1 ->     4'1010 19'0000000010000001010
  transition:     4'1001 3'1-1 ->     4'1001 19'0000000010000001001
  transition:     4'0101 3'--0 ->     4'0000 19'0000100000000000000
  transition:     4'0101 3'0-1 ->     4'0110 19'0000100000000000110
  transition:     4'0101 3'1-1 ->     4'0101 19'0000100000000000101
  transition:     4'1101 3'--0 ->     4'0000 19'0000000000000010000
  transition:     4'1101 3'0-1 ->     4'1110 19'0000000000000011110
  transition:     4'1101 3'1-1 ->     4'1101 19'0000000000000011101
  transition:     4'0011 3'--0 ->     4'0000 19'0010000000000000000
  transition:     4'0011 3'0-1 ->     4'0100 19'0010000000000000100
  transition:     4'0011 3'1-1 ->     4'0011 19'0010000000000000011
  transition:     4'1011 3'--0 ->     4'0000 19'0000000000100000000
  transition:     4'1011 3'0-1 ->     4'1100 19'0000000000100001100
  transition:     4'1011 3'1-1 ->     4'1011 19'0000000000100001011
  transition:     4'0111 3'--0 ->     4'0000 19'0000001000000000000
  transition:     4'0111 3'0-1 ->     4'1000 19'0000001000000001000
  transition:     4'0111 3'1-1 ->     4'0111 19'0000001000000000111
Extracting FSM `\ram.sdram_raw1.status' from module `\top'.
  found $dff cell for state register: $flatten\ram.\sdram_raw1.$procdff$1626
  root of input selection tree: $flatten\ram.\sdram_raw1.$0\status[9:0]
  found reset state: 10'0000000000 (guessed from mux tree)
  found ctrl input: \rst
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1067_CMP
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1072_CMP
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1055_CMP
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1170_CMP
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1056_CMP
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1003_CMP
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1183_CMP
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1004_CMP
  found state code: 10'0010000000
  found ctrl input: $flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:322$92_Y
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1155_CMP
  found state code: 10'0000001000
  found ctrl input: $flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:297$91_Y
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1159_CMP
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1163_CMP
  found state code: 10'0000010000
  found ctrl input: \ram.sdram_raw1.r_write
  found state code: 10'0000100000
  found state code: 10'0001000000
  found ctrl input: $flatten\ram.\sdram_raw1.$and$apiodir/sdram_raw.v:217$74_Y
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1415_CMP
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1416_CMP
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1417_CMP
  found state code: 10'0000000100
  found ctrl input: $flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:210$73_Y
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1173_CMP
  found ctrl input: $flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:188$71_Y
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1076_CMP
  found ctrl input: $flatten\ram.\sdram_raw1.$procmux$1182_CMP
  found state code: 10'0000000001
  found ctrl input: \ram.sdram_raw1.if_8ref
  found state code: 10'0000000010
  found ctrl input: \ram.sdram_raw1.if_init_delay
  found state code: 10'0000000000
  found ctrl output: $flatten\ram.\sdram_raw1.$procmux$1003_CMP
  found ctrl output: $flatten\ram.\sdram_raw1.$procmux$1004_CMP
  found ctrl output: $flatten\ram.\sdram_raw1.$procmux$1055_CMP
  found ctrl output: $flatten\ram.\sdram_raw1.$procmux$1056_CMP
  found ctrl output: $flatten\ram.\sdram_raw1.$procmux$1067_CMP
  found ctrl output: $flatten\ram.\sdram_raw1.$procmux$1072_CMP
  found ctrl output: $flatten\ram.\sdram_raw1.$procmux$1170_CMP
  found ctrl output: $flatten\ram.\sdram_raw1.$procmux$1183_CMP
  found ctrl output: $flatten\ram.\sdram_raw1.$procmux$1517_CMP
  ctrl inputs: { $flatten\ram.\sdram_raw1.$procmux$1417_CMP $flatten\ram.\sdram_raw1.$procmux$1416_CMP $flatten\ram.\sdram_raw1.$procmux$1415_CMP $flatten\ram.\sdram_raw1.$procmux$1182_CMP $flatten\ram.\sdram_raw1.$procmux$1173_CMP $flatten\ram.\sdram_raw1.$procmux$1163_CMP $flatten\ram.\sdram_raw1.$procmux$1159_CMP $flatten\ram.\sdram_raw1.$procmux$1155_CMP $flatten\ram.\sdram_raw1.$procmux$1076_CMP $flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:322$92_Y $flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:297$91_Y $flatten\ram.\sdram_raw1.$and$apiodir/sdram_raw.v:217$74_Y $flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:210$73_Y $flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:188$71_Y \ram.sdram_raw1.r_write \ram.sdram_raw1.if_8ref \ram.sdram_raw1.if_init_delay \rst }
  ctrl outputs: { $flatten\ram.\sdram_raw1.$procmux$1517_CMP $flatten\ram.\sdram_raw1.$procmux$1183_CMP $flatten\ram.\sdram_raw1.$procmux$1170_CMP $flatten\ram.\sdram_raw1.$procmux$1072_CMP $flatten\ram.\sdram_raw1.$procmux$1067_CMP $flatten\ram.\sdram_raw1.$procmux$1056_CMP $flatten\ram.\sdram_raw1.$procmux$1055_CMP $flatten\ram.\sdram_raw1.$procmux$1004_CMP $flatten\ram.\sdram_raw1.$procmux$1003_CMP $flatten\ram.\sdram_raw1.$0\status[9:0] }
  transition: 10'0000000000 18'----------------00 -> 10'0000000000 19'0000000100000000000
  transition: 10'0000000000 18'----------------10 -> 10'0000000001 19'0000000100000000001
  transition: 10'0000000000 18'-----------------1 -> 10'0000000000 19'0000000100000000000
  transition: 10'0010000000 18'-----------------0 -> 10'0010000000 19'1000000000010000000
  transition: 10'0010000000 18'-----------------1 -> 10'0000000000 19'1000000000000000000
  transition: 10'0001000000 18'-------0-0-------0 -> 10'0001000000 19'0000100000001000000
  transition: 10'0001000000 18'-------1-0-------0 -> 10'0000001000 19'0000100000000001000
  transition: 10'0001000000 18'---------1-------0 -> 10'0010000000 19'0000100000010000000
  transition: 10'0001000000 18'-----------------1 -> 10'0000000000 19'0000100000000000000
  transition: 10'0000100000 18'------0---0------0 -> 10'0000100000 19'0001000000000100000
  transition: 10'0000100000 18'------1---0------0 -> 10'0000001000 19'0001000000000001000
  transition: 10'0000100000 18'----------1------0 -> 10'0010000000 19'0001000000010000000
  transition: 10'0000100000 18'-----------------1 -> 10'0000000000 19'0001000000000000000
  transition: 10'0000010000 18'-----0-----------0 -> 10'0000010000 19'0000001000000010000
  transition: 10'0000010000 18'-----1--------0--0 -> 10'0000100000 19'0000001000000100000
  transition: 10'0000010000 18'-----1--------1--0 -> 10'0001000000 19'0000001000001000000
  transition: 10'0000010000 18'-----------------1 -> 10'0000000000 19'0000001000000000000
  transition: 10'0000001000 18'000--------0-----0 -> 10'0000001000 19'0010000000000001000
  transition: 10'0000001000 18'1----------0-----0 -> 10'0000100000 19'0010000000000100000
  transition: 10'0000001000 18'-1---------0-----0 -> 10'0001000000 19'0010000000001000000
  transition: 10'0000001000 18'--1--------0-----0 -> 10'0000010000 19'0010000000000010000
  transition: 10'0000001000 18'-----------1-----0 -> 10'0000000100 19'0010000000000000100
  transition: 10'0000001000 18'-----------------1 -> 10'0000000000 19'0010000000000000000
  transition: 10'0000000100 18'----0-------0----0 -> 10'0000000100 19'0000010000000000100
  transition: 10'0000000100 18'----1-------0----0 -> 10'0000001000 19'0000010000000001000
  transition: 10'0000000100 18'------------1----0 -> 10'0010000000 19'0000010000010000000
  transition: 10'0000000100 18'-----------------1 -> 10'0000000000 19'0000010000000000000
  transition: 10'0000000010 18'--------0----0---0 -> 10'0000000010 19'0000000010000000010
  transition: 10'0000000010 18'--------1----0---0 -> 10'0000001000 19'0000000010000001000
  transition: 10'0000000010 18'-------------1---0 -> 10'0010000000 19'0000000010010000000
  transition: 10'0000000010 18'-----------------1 -> 10'0000000000 19'0000000010000000000
  transition: 10'0000000001 18'---0-------------0 -> 10'0000000001 19'0100000000000000001
  transition: 10'0000000001 18'---1-----------0-0 -> 10'0000000001 19'0100000000000000001
  transition: 10'0000000001 18'---1-----------1-0 -> 10'0000000010 19'0100000000000000010
  transition: 10'0000000001 18'-----------------1 -> 10'0000000000 19'0100000000000000000

12.12.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\ram.sdram_raw1.status$1715' from module `\top'.
Optimizing FSM `$fsm$\cnt$1698' from module `\top'.
  Merging pattern 3'-01 and 3'-11 from group (7 7 19'0000000000000101110).
  Merging pattern 3'-11 and 3'-01 from group (7 7 19'0000000000000101110).

12.12.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 58 unused cells and 58 unused wires.
<suppressed ~59 debug messages>

12.12.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\cnt$1698' from module `\top'.
  Removing unused output signal $0\cnt[3:0] [0].
  Removing unused output signal $0\cnt[3:0] [1].
  Removing unused output signal $0\cnt[3:0] [2].
  Removing unused output signal $0\cnt[3:0] [3].
  Removing unused output signal $procmux$744_CMP.
Optimizing FSM `$fsm$\ram.sdram_raw1.status$1715' from module `\top'.
  Removing unused output signal $flatten\ram.\sdram_raw1.$0\status[9:0] [0].
  Removing unused output signal $flatten\ram.\sdram_raw1.$0\status[9:0] [1].
  Removing unused output signal $flatten\ram.\sdram_raw1.$0\status[9:0] [2].
  Removing unused output signal $flatten\ram.\sdram_raw1.$0\status[9:0] [3].
  Removing unused output signal $flatten\ram.\sdram_raw1.$0\status[9:0] [4].
  Removing unused output signal $flatten\ram.\sdram_raw1.$0\status[9:0] [5].
  Removing unused output signal $flatten\ram.\sdram_raw1.$0\status[9:0] [6].
  Removing unused output signal $flatten\ram.\sdram_raw1.$0\status[9:0] [7].
  Removing unused output signal $flatten\ram.\sdram_raw1.$0\status[9:0] [8].
  Removing unused output signal $flatten\ram.\sdram_raw1.$0\status[9:0] [9].

12.12.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\cnt$1698' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000 -> --------------1
  1000 -> -------------1-
  0100 -> ------------1--
  1100 -> -----------1---
  0010 -> ----------1----
  1010 -> ---------1-----
  0110 -> --------1------
  1110 -> -------1-------
  0001 -> ------1--------
  1001 -> -----1---------
  0101 -> ----1----------
  1101 -> ---1-----------
  0011 -> --1------------
  1011 -> -1-------------
  0111 -> 1--------------
Recoding FSM `$fsm$\ram.sdram_raw1.status$1715' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  0000000000 -> --------1
  0010000000 -> -------1-
  0001000000 -> ------1--
  0000100000 -> -----1---
  0000010000 -> ----1----
  0000001000 -> ---1-----
  0000000100 -> --1------
  0000000010 -> -1-------
  0000000001 -> 1--------

12.12.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\cnt$1698' from module `top':
-------------------------------------

  Information on FSM $fsm$\cnt$1698 (\cnt):

  Number of input signals:    3
  Number of output signals:  14
  Number of state bits:      15

  Input signals:
    0: \locked
    1: \cnt32_full
    2: \ram.sdram_raw1.ready

  Output signals:
    0: $procmux$660_CMP
    1: $procmux$668_CMP
    2: $procmux$669_CMP
    3: $procmux$679_CMP
    4: $procmux$692_CMP
    5: $procmux$704_CMP
    6: $procmux$722_CMP
    7: $procmux$725_CMP
    8: $procmux$728_CMP
    9: $procmux$731_CMP
   10: $procmux$734_CMP
   11: $procmux$737_CMP
   12: $procmux$740_CMP
   13: $procmux$743_CMP

  State encoding:
    0: 15'--------------1  <RESET STATE>
    1: 15'-------------1-
    2: 15'------------1--
    3: 15'-----------1---
    4: 15'----------1----
    5: 15'---------1-----
    6: 15'--------1------
    7: 15'-------1-------
    8: 15'------1--------
    9: 15'-----1---------
   10: 15'----1----------
   11: 15'---1-----------
   12: 15'--1------------
   13: 15'-1-------------
   14: 15'1--------------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 3'--0   ->     0 14'00000000000100
      1:     0 3'--1   ->     8 14'00000000000100
      2:     1 3'--0   ->     0 14'00000010000000
      3:     1 3'0-1   ->     1 14'00000010000000
      4:     1 3'1-1   ->     9 14'00000010000000
      5:     2 3'--0   ->     0 14'00100000000000
      6:     2 3'0-1   ->     2 14'00100000000000
      7:     2 3'1-1   ->    10 14'00100000000000
      8:     3 3'--0   ->     0 14'00000000001000
      9:     3 3'-01   ->     3 14'00000000001000
     10:     3 3'-11   ->    11 14'00000000001000
     11:     4 3'--0   ->     0 14'10000000000000
     12:     4 3'0-1   ->     4 14'10000000000000
     13:     4 3'1-1   ->    12 14'10000000000000
     14:     5 3'--0   ->     0 14'00000000100000
     15:     5 3'-01   ->     5 14'00000000100000
     16:     5 3'-11   ->    13 14'00000000100000
     17:     6 3'--0   ->     0 14'00001000000000
     18:     6 3'0-1   ->     6 14'00001000000000
     19:     6 3'1-1   ->    14 14'00001000000000
     20:     7 3'--0   ->     0 14'00000000000010
     21:     7 3'--1   ->     7 14'00000000000010
     22:     8 3'--0   ->     0 14'00000000000000
     23:     8 3'--1   ->     4 14'00000000000000
     24:     9 3'--0   ->     0 14'00000001000000
     25:     9 3'0-1   ->     5 14'00000001000000
     26:     9 3'1-1   ->     9 14'00000001000000
     27:    10 3'--0   ->     0 14'00010000000000
     28:    10 3'0-1   ->     6 14'00010000000000
     29:    10 3'1-1   ->    10 14'00010000000000
     30:    11 3'--0   ->     0 14'00000000000001
     31:    11 3'0-1   ->     7 14'00000000000001
     32:    11 3'1-1   ->    11 14'00000000000001
     33:    12 3'--0   ->     0 14'01000000000000
     34:    12 3'0-1   ->     2 14'01000000000000
     35:    12 3'1-1   ->    12 14'01000000000000
     36:    13 3'--0   ->     0 14'00000000010000
     37:    13 3'0-1   ->     3 14'00000000010000
     38:    13 3'1-1   ->    13 14'00000000010000
     39:    14 3'--0   ->     0 14'00000100000000
     40:    14 3'0-1   ->     1 14'00000100000000
     41:    14 3'1-1   ->    14 14'00000100000000

-------------------------------------

FSM `$fsm$\ram.sdram_raw1.status$1715' from module `top':
-------------------------------------

  Information on FSM $fsm$\ram.sdram_raw1.status$1715 (\ram.sdram_raw1.status):

  Number of input signals:   18
  Number of output signals:   9
  Number of state bits:       9

  Input signals:
    0: \rst
    1: \ram.sdram_raw1.if_init_delay
    2: \ram.sdram_raw1.if_8ref
    3: \ram.sdram_raw1.r_write
    4: $flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:188$71_Y
    5: $flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:210$73_Y
    6: $flatten\ram.\sdram_raw1.$and$apiodir/sdram_raw.v:217$74_Y
    7: $flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:297$91_Y
    8: $flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:322$92_Y
    9: $flatten\ram.\sdram_raw1.$procmux$1076_CMP
   10: $flatten\ram.\sdram_raw1.$procmux$1155_CMP
   11: $flatten\ram.\sdram_raw1.$procmux$1159_CMP
   12: $flatten\ram.\sdram_raw1.$procmux$1163_CMP
   13: $flatten\ram.\sdram_raw1.$procmux$1173_CMP
   14: $flatten\ram.\sdram_raw1.$procmux$1182_CMP
   15: $flatten\ram.\sdram_raw1.$procmux$1415_CMP
   16: $flatten\ram.\sdram_raw1.$procmux$1416_CMP
   17: $flatten\ram.\sdram_raw1.$procmux$1417_CMP

  Output signals:
    0: $flatten\ram.\sdram_raw1.$procmux$1003_CMP
    1: $flatten\ram.\sdram_raw1.$procmux$1004_CMP
    2: $flatten\ram.\sdram_raw1.$procmux$1055_CMP
    3: $flatten\ram.\sdram_raw1.$procmux$1056_CMP
    4: $flatten\ram.\sdram_raw1.$procmux$1067_CMP
    5: $flatten\ram.\sdram_raw1.$procmux$1072_CMP
    6: $flatten\ram.\sdram_raw1.$procmux$1170_CMP
    7: $flatten\ram.\sdram_raw1.$procmux$1183_CMP
    8: $flatten\ram.\sdram_raw1.$procmux$1517_CMP

  State encoding:
    0: 9'--------1  <RESET STATE>
    1: 9'-------1-
    2: 9'------1--
    3: 9'-----1---
    4: 9'----1----
    5: 9'---1-----
    6: 9'--1------
    7: 9'-1-------
    8: 9'1--------

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 18'----------------00   ->     0 9'000000010
      1:     0 18'-----------------1   ->     0 9'000000010
      2:     0 18'----------------10   ->     8 9'000000010
      3:     1 18'-----------------1   ->     0 9'100000000
      4:     1 18'-----------------0   ->     1 9'100000000
      5:     2 18'-----------------1   ->     0 9'000010000
      6:     2 18'---------1-------0   ->     1 9'000010000
      7:     2 18'-------0-0-------0   ->     2 9'000010000
      8:     2 18'-------1-0-------0   ->     5 9'000010000
      9:     3 18'-----------------1   ->     0 9'000100000
     10:     3 18'----------1------0   ->     1 9'000100000
     11:     3 18'------0---0------0   ->     3 9'000100000
     12:     3 18'------1---0------0   ->     5 9'000100000
     13:     4 18'-----------------1   ->     0 9'000000100
     14:     4 18'-----1--------1--0   ->     2 9'000000100
     15:     4 18'-----1--------0--0   ->     3 9'000000100
     16:     4 18'-----0-----------0   ->     4 9'000000100
     17:     5 18'-----------------1   ->     0 9'001000000
     18:     5 18'-1---------0-----0   ->     2 9'001000000
     19:     5 18'1----------0-----0   ->     3 9'001000000
     20:     5 18'--1--------0-----0   ->     4 9'001000000
     21:     5 18'000--------0-----0   ->     5 9'001000000
     22:     5 18'-----------1-----0   ->     6 9'001000000
     23:     6 18'-----------------1   ->     0 9'000001000
     24:     6 18'------------1----0   ->     1 9'000001000
     25:     6 18'----1-------0----0   ->     5 9'000001000
     26:     6 18'----0-------0----0   ->     6 9'000001000
     27:     7 18'-----------------1   ->     0 9'000000001
     28:     7 18'-------------1---0   ->     1 9'000000001
     29:     7 18'--------1----0---0   ->     5 9'000000001
     30:     7 18'--------0----0---0   ->     7 9'000000001
     31:     8 18'-----------------1   ->     0 9'010000000
     32:     8 18'---1-----------1-0   ->     7 9'010000000
     33:     8 18'---1-----------0-0   ->     8 9'010000000
     34:     8 18'---0-------------0   ->     8 9'010000000

-------------------------------------

12.12.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\cnt$1698' from module `\top'.
Mapping FSM `$fsm$\ram.sdram_raw1.status$1715' from module `\top'.

12.13. Executing OPT pass (performing simple optimizations).

12.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~14 debug messages>

12.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~39 debug messages>
Removed a total of 13 cells.

12.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~207 debug messages>

12.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

12.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.13.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$1612 ($dff) from module top (D = $add$apiodir/top.v:63$95_Y, Q = \cnt32, rval = 5'00000).
Adding EN signal on $procdff$1611 ($dff) from module top (D = $procmux$755_Y, Q = \r_read_data).
Adding EN signal on $procdff$1610 ($dff) from module top (D = $procmux$768_Y, Q = \cnt32_en).
Adding SRST signal on $procdff$1609 ($dff) from module top (D = { $procmux$667_Y $procmux$678_Y $procmux$703_Y }, Q = \led, rval = 3'000).
Adding EN signal on $auto$ff.cc:337:slice$1962 ($sdff) from module top (D = $procmux$678_Y, Q = \led [1]).
Adding EN signal on $auto$ff.cc:337:slice$1962 ($sdff) from module top (D = $procmux$703_Y, Q = \led [0]).
Adding EN signal on $auto$ff.cc:337:slice$1962 ($sdff) from module top (D = $procmux$667_Y, Q = \led [2]).
Adding EN signal on $procdff$1607 ($dff) from module top (D = $procmux$803_Y, Q = \write_data).
Adding EN signal on $procdff$1606 ($dff) from module top (D = $procmux$817_Y, Q = \write).
Adding EN signal on $procdff$1605 ($dff) from module top (D = $procmux$830_Y, Q = \addr).
Adding EN signal on $procdff$1604 ($dff) from module top (D = $procmux$841_Y, Q = \enable).
Adding SRST signal on $procdff$1603 ($dff) from module top (D = $procmux$871_Y, Q = \rst, rval = 1'1).
Adding EN signal on $auto$ff.cc:337:slice$2004 ($sdff) from module top (D = $procmux$871_Y, Q = \rst).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1653 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:69$16_Y [14:0], Q = \ram.sdram_raw1.cntlong, rval = 15'000000000000000).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1652 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:70$19_Y [9:0], Q = \ram.sdram_raw1.cntref, rval = 10'0000000000).
Adding EN signal on $flatten\ram.\sdram_raw1.$procdff$1639 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:230$77_Y, Q = \ram.sdram_raw1.r_write_data[1]).
Adding EN signal on $flatten\ram.\sdram_raw1.$procdff$1638 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:229$76_Y, Q = \ram.sdram_raw1.r_write_data[0]).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1637 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1250_Y, Q = \ram.sdram_raw1.r_read_data[1], rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$2024 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1250_Y, Q = \ram.sdram_raw1.r_read_data[1]).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1636 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1261_Y, Q = \ram.sdram_raw1.r_read_data[0], rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$2032 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1261_Y, Q = \ram.sdram_raw1.r_read_data[0]).
Adding EN signal on $flatten\ram.\sdram_raw1.$procdff$1634 ($dff) from module top (D = \ram.sdram_raw1.dqm_mask, Q = \ram.sdram_raw1.r_dqm_mask).
Adding EN signal on $flatten\ram.\sdram_raw1.$procdff$1633 ($dff) from module top (D = \addr [24:1], Q = \ram.sdram_raw1.r_addr).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1632 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1307_Y, Q = \ram.sdram_raw1.r_write, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2054 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1307_Y, Q = \ram.sdram_raw1.r_write).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1631 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$2$lookahead\active_flags$29[3:0]$67, Q = \ram.sdram_raw1.active_flags, rval = 4'0000).
Adding EN signal on $auto$ff.cc:337:slice$2064 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$2$lookahead\active_flags$29[3:0]$67, Q = \ram.sdram_raw1.active_flags).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1630 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1318_Y, Q = \ram.sdram_raw1.dq_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2074 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1318_Y, Q = \ram.sdram_raw1.dq_en).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1629 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1334_Y, Q = \ram.sdram_raw1.dq, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:337:slice$2084 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1334_Y, Q = \ram.sdram_raw1.dq).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1628 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1345_Y, Q = \ram.sdram_raw1.dqm, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$2092 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1345_Y, Q = \ram.sdram_raw1.dqm).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1627 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1362_Y, Q = \ram.sdram_raw1.command, rval = 4'0111).
Adding EN signal on $auto$ff.cc:337:slice$2100 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1362_Y, Q = \ram.sdram_raw1.command).
Adding EN signal on $flatten\ram.\sdram_raw1.$procdff$1625 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1456_Y, Q = \ram.sdram_raw1.if_8ref).
Adding EN signal on $flatten\ram.\sdram_raw1.$procdff$1624 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1476_Y, Q = \ram.sdram_raw1.cnt8ref).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1623 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1493_Y, Q = \ram.sdram_raw1.cntlong_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2128 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1491_Y, Q = \ram.sdram_raw1.cntlong_en).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1622 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1506_Y, Q = \ram.sdram_raw1.cntref_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2130 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1506_Y, Q = \ram.sdram_raw1.cntref_en).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1621 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1156_Y, Q = \ram.sdram_raw1.cnt, rval = 3'000).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1620 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1516_Y, Q = \ram.sdram_raw1.cnt_en, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2139 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1516_Y, Q = \ram.sdram_raw1.cnt_en).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1619 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1529_Y, Q = \ram.sdram_raw1.SDRAM_BA, rval = 2'00).
Adding EN signal on $auto$ff.cc:337:slice$2143 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1529_Y, Q = \ram.sdram_raw1.SDRAM_BA).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1618 ($dff) from module top (D = { $flatten\ram.\sdram_raw1.$procmux$888_Y $flatten\ram.\sdram_raw1.$procmux$981_Y $flatten\ram.\sdram_raw1.$procmux$1066_Y }, Q = \ram.sdram_raw1.SDRAM_A, rval = 13'0000000000000).
Adding EN signal on $auto$ff.cc:337:slice$2157 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$888_Y, Q = \ram.sdram_raw1.SDRAM_A [12:11]).
Adding EN signal on $auto$ff.cc:337:slice$2157 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$981_Y, Q = \ram.sdram_raw1.SDRAM_A [10]).
Adding EN signal on $auto$ff.cc:337:slice$2157 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1066_Y, Q = \ram.sdram_raw1.SDRAM_A [9:0]).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1617 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1574_Y, Q = \ram.sdram_raw1.SDRAM_CKE, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2189 ($sdff) from module top (D = 1'1, Q = \ram.sdram_raw1.SDRAM_CKE).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1616 ($dff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1583_Y, Q = \ram.sdram_raw1.ready, rval = 1'0).
Adding EN signal on $auto$ff.cc:337:slice$2191 ($sdff) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1583_Y, Q = \ram.sdram_raw1.ready).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1615 ($dff) from module top (D = \SDRAM_DQ, Q = \ram.sdram_raw1.r_dqdata[1], rval = 16'0000000000000000).
Adding SRST signal on $flatten\ram.\sdram_raw1.$procdff$1614 ($dff) from module top (D = \ram.sdram_raw1.r_dqdata[1], Q = \ram.sdram_raw1.r_dqdata[0], rval = 16'0000000000000000).

12.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 54 unused cells and 100 unused wires.
<suppressed ~55 debug messages>

12.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~26 debug messages>

12.13.9. Rerunning OPT passes. (Maybe there is more to do..)

12.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~146 debug messages>

12.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

12.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~87 debug messages>
Removed a total of 29 cells.

12.13.13. Executing OPT_DFF pass (perform DFF optimizations).

12.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 29 unused wires.
<suppressed ~1 debug messages>

12.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.13.16. Rerunning OPT passes. (Maybe there is more to do..)

12.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~152 debug messages>

12.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

12.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.13.20. Executing OPT_DFF pass (perform DFF optimizations).

12.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

12.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.13.23. Finished fast OPT passes. (There is nothing left to do.)

12.14. Executing WREDUCE pass (reducing word size of cells).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.\sdram_raw1.$auto$proc_memwr.cc:45:proc_memwr$1656 (ram.sdram_raw1.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.\sdram_raw1.$auto$proc_memwr.cc:45:proc_memwr$1657 (ram.sdram_raw1.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.\sdram_raw1.$auto$proc_memwr.cc:45:proc_memwr$1658 (ram.sdram_raw1.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.\sdram_raw1.$auto$proc_memwr.cc:45:proc_memwr$1659 (ram.sdram_raw1.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.\sdram_raw1.$auto$proc_memwr.cc:45:proc_memwr$1660 (ram.sdram_raw1.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.\sdram_raw1.$auto$proc_memwr.cc:45:proc_memwr$1661 (ram.sdram_raw1.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.\sdram_raw1.$auto$proc_memwr.cc:45:proc_memwr$1662 (ram.sdram_raw1.active_row).
Removed top 30 address bits (of 32) from memory init port top.$flatten\ram.\sdram_raw1.$auto$proc_memwr.cc:45:proc_memwr$1663 (ram.sdram_raw1.active_row).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2196 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2173 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2162 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2154 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2148 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2135 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2112 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2089 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2081 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2079 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2071 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2069 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$2029 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$1981 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$1974 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$1967 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:248:make_patterns_logic$1956 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1778 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$1763 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$eq$apiodir/top.v:158$109 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$eq$apiodir/top.v:177$112 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$eq$apiodir/top.v:196$115 ($eq).
Removed top 22 bits (of 32) from port B of cell top.$flatten\ram.\sdram_raw1.$ge$apiodir/sdram_raw.v:66$14 ($ge).
Removed top 31 bits (of 32) from port B of cell top.$flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:69$16 ($add).
Removed top 17 bits (of 32) from port Y of cell top.$flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:69$16 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:70$19 ($add).
Removed top 22 bits (of 32) from port Y of cell top.$flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:70$19 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:122$57 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\ram.\sdram_raw1.$eq$apiodir/sdram_raw.v:156$68 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:164$70 ($add).
Removed top 28 bits (of 32) from port Y of cell top.$flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:164$70 ($add).
Removed top 1 bits (of 3) from port B of cell top.$flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:188$71 ($gt).
Converting cell top.$flatten\ram.\sdram_raw1.$neg$apiodir/sdram_raw.v:261$83 ($neg) from signed to unsigned.
Removed top 1 bits (of 3) from port A of cell top.$flatten\ram.\sdram_raw1.$neg$apiodir/sdram_raw.v:261$83 ($neg).
Removed top 2 bits (of 3) from port B of cell top.$flatten\ram.\sdram_raw1.$gt$apiodir/sdram_raw.v:322$92 ($gt).
Removed top 1 bits (of 3) from port B of cell top.$flatten\ram.\sdram_raw1.$procmux$1076_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\ram.\sdram_raw1.$procmux$1155_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\ram.\sdram_raw1.$procmux$1163_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell top.$flatten\ram.\sdram_raw1.$procmux$1179 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\ram.\sdram_raw1.$procmux$1366 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\ram.\sdram_raw1.$procmux$1371 ($pmux).
Removed top 1 bits (of 4) from mux cell top.$flatten\ram.\sdram_raw1.$procmux$1378 ($pmux).
Removed top 1 bits (of 4) from mux cell top.$flatten\ram.\sdram_raw1.$procmux$1383 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\ram.\sdram_raw1.$procmux$1387 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\ram.\sdram_raw1.$procmux$1390 ($mux).
Removed top 17 bits (of 32) from port B of cell top.$flatten\ram.\sdram_raw1.$ge$apiodir/sdram_raw.v:65$13 ($ge).
Removed top 28 bits (of 32) from wire top.$flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:164$70_Y.
Removed top 31 bits (of 32) from wire top.$flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:69$16_Y.
Removed top 2 bits (of 3) from wire top.$flatten\ram.\sdram_raw1.$procmux$1179_Y.
Removed top 2 bits (of 4) from wire top.$flatten\ram.\sdram_raw1.$procmux$1366_Y.
Removed top 1 bits (of 4) from wire top.$flatten\ram.\sdram_raw1.$procmux$1371_Y.
Removed top 1 bits (of 4) from wire top.$flatten\ram.\sdram_raw1.$procmux$1378_Y.
Removed top 1 bits (of 4) from wire top.$flatten\ram.\sdram_raw1.$procmux$1383_Y.
Removed top 1 bits (of 4) from wire top.$flatten\ram.\sdram_raw1.$procmux$1387_Y.
Removed top 1 bits (of 4) from wire top.$flatten\ram.\sdram_raw1.$procmux$1390_Y.

12.15. Executing PEEPOPT pass (run peephole optimizers).

12.16. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 9 unused wires.
<suppressed ~1 debug messages>

12.17. Executing SHARE pass (SAT-based resource sharing).

12.18. Executing TECHMAP pass (map to technology primitives).

12.18.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/cmp2lut.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/cmp2lut.v
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

12.18.2. Continuing TECHMAP pass.
Using template $paramod$30f2d0776e49ae97a4405504d75c0e8c1a4fe1c1\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$0ee2623578046d15e4bed43baecd0da93d138287\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$62dd4ad03cef2a6a81305d2ca78a56c239163e27\_90_lut_cmp_ for cells of type $gt.
Using template $paramod$303e3f000658d6df458da6f84a1d0d361a75ea6a\_90_lut_cmp_ for cells of type $gt.
No more expansions possible.
<suppressed ~182 debug messages>

12.19. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.20. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

12.21. Executing TECHMAP pass (map to technology primitives).

12.21.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/mul2dsp.v
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

12.21.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

12.22. Executing TECHMAP pass (map to technology primitives).

12.22.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/dsp_map_18x18.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/dsp_map_18x18.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/dsp_map_18x18.v
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

12.22.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~3 debug messages>

12.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $add$apiodir/top.v:63$95 ($add).
  creating $macc model for $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:122$57 ($add).
  creating $macc model for $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:164$70 ($add).
  creating $macc model for $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:69$16 ($add).
  creating $macc model for $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:70$19 ($add).
  creating $macc model for $flatten\ram.\sdram_raw1.$neg$apiodir/sdram_raw.v:261$83 ($neg).
  creating $alu model for $macc $flatten\ram.\sdram_raw1.$neg$apiodir/sdram_raw.v:261$83.
  creating $alu model for $macc $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:70$19.
  creating $alu model for $macc $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:69$16.
  creating $alu model for $macc $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:164$70.
  creating $alu model for $macc $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:122$57.
  creating $alu model for $macc $add$apiodir/top.v:63$95.
  creating $alu model for $flatten\ram.\sdram_raw1.$ge$apiodir/sdram_raw.v:65$13 ($ge): new $alu
  creating $alu model for $flatten\ram.\sdram_raw1.$ge$apiodir/sdram_raw.v:66$14 ($ge): new $alu
  creating $alu cell for $flatten\ram.\sdram_raw1.$ge$apiodir/sdram_raw.v:66$14: $auto$alumacc.cc:512:replace_alu$2221
  creating $alu cell for $flatten\ram.\sdram_raw1.$ge$apiodir/sdram_raw.v:65$13: $auto$alumacc.cc:512:replace_alu$2234
  creating $alu cell for $add$apiodir/top.v:63$95: $auto$alumacc.cc:512:replace_alu$2247
  creating $alu cell for $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:122$57: $auto$alumacc.cc:512:replace_alu$2250
  creating $alu cell for $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:164$70: $auto$alumacc.cc:512:replace_alu$2253
  creating $alu cell for $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:69$16: $auto$alumacc.cc:512:replace_alu$2256
  creating $alu cell for $flatten\ram.\sdram_raw1.$add$apiodir/sdram_raw.v:70$19: $auto$alumacc.cc:512:replace_alu$2259
  creating $alu cell for $flatten\ram.\sdram_raw1.$neg$apiodir/sdram_raw.v:261$83: $auto$alumacc.cc:512:replace_alu$2262
  created 8 $alu and 0 $macc cells.

12.24. Executing OPT pass (performing simple optimizations).

12.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~152 debug messages>

12.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

12.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.24.6. Executing OPT_DFF pass (perform DFF optimizations).

12.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

12.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.24.9. Rerunning OPT passes. (Maybe there is more to do..)

12.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~152 debug messages>

12.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

12.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.24.13. Executing OPT_DFF pass (perform DFF optimizations).

12.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

12.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.24.16. Finished fast OPT passes. (There is nothing left to do.)

12.25. Executing MEMORY pass.

12.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

12.25.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 12 transformations.

12.25.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing top.ram.sdram_raw1.active_row write port 0.
  Analyzing top.ram.sdram_raw1.active_row write port 1.
  Analyzing top.ram.sdram_raw1.active_row write port 2.
  Analyzing top.ram.sdram_raw1.active_row write port 3.
  Analyzing top.ram.sdram_raw1.active_row write port 4.
  Analyzing top.ram.sdram_raw1.active_row write port 5.
  Analyzing top.ram.sdram_raw1.active_row write port 6.
  Analyzing top.ram.sdram_raw1.active_row write port 7.
  Analyzing top.ram.sdram_raw1.active_row write port 8.

12.25.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

12.25.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\ram.sdram_raw1.active_row'[0] in module `\top': no output FF found.
Checking read port address `\ram.sdram_raw1.active_row'[0] in module `\top': address FF clock is not compatible with write clock.

12.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

12.25.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating write ports of memory top.ram.sdram_raw1.active_row by address:
  Merging ports 0, 1 (address 2'00).
  Merging ports 0, 2 (address 2'00).
  Merging ports 3, 6 (address 2'11).
  Merging ports 3, 7 (address 2'10).
  Merging ports 4, 5 (address 2'00).
Consolidating write ports of memory top.ram.sdram_raw1.active_row by address:
  Merging ports 1, 2 (address 2'10).
Consolidating write ports of memory top.ram.sdram_raw1.active_row by address:
Consolidating write ports of memory top.ram.sdram_raw1.active_row using sat-based resource sharing:
  Checking group clocked with posedge \pll1.clkout1, width 52: ports 0, 1.
  Common input cone for all EN signals: 4 cells.
  Size of unconstrained SAT problem: 36 variables, 138 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

12.25.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

12.25.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

12.25.10. Executing MEMORY_COLLECT pass (generating $mem cells).

12.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

12.27. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory top.ram.sdram_raw1.active_row
<suppressed ~36 debug messages>

12.28. Executing TECHMAP pass (map to technology primitives).

12.28.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/lutrams_map_trellis.v
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4_'.
Successfully finished Verilog frontend.

12.28.2. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/brams_map_16kd.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/brams_map_16kd.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/brams_map_16kd.v
Generating RTLIL representation for module `\$__DP16KD_'.
Generating RTLIL representation for module `\$__PDPW16KD_'.
Successfully finished Verilog frontend.

12.28.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

12.29. Executing OPT pass (performing simple optimizations).

12.29.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~78 debug messages>

12.29.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.29.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$1952 ($dffe) from module top (D = $procmux$753_Y, Q = \r_read_data, rval = 0).
Adding SRST signal on $auto$ff.cc:337:slice$2117 ($dffe) from module top (D = $flatten\ram.\sdram_raw1.$procmux$1471_Y, Q = \ram.sdram_raw1.cnt8ref, rval = 4'0000).
Adding SRST signal on $auto$ff.cc:337:slice$2108 ($dffe) from module top (D = $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:156$69_Y, Q = \ram.sdram_raw1.if_8ref, rval = 1'0).

12.29.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 5 unused cells and 48 unused wires.
<suppressed ~6 debug messages>

12.29.5. Rerunning OPT passes. (Removed registers in this run.)

12.29.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.29.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

12.29.8. Executing OPT_DFF pass (perform DFF optimizations).

12.29.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

12.29.10. Finished fast OPT passes.

12.30. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \ram.sdram_raw1.active_row in module \top:
  created 4 $dff cells and 0 static cells of width 13.
  read interface: 0 $dff and 3 $mux cells.
  write interface: 12 write mux blocks.

12.31. Executing OPT pass (performing simple optimizations).

12.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~14 debug messages>

12.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.31.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/3 on $pmux $flatten\ram.$procmux$1597.
Removed 1 multiplexer ports.
<suppressed ~117 debug messages>

12.31.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\ram.$procmux$1597:
      Old ports: A=4'1111, B=4'0000, Y=\ram.sdram_raw1.dqm_mask
      New ports: A=1'1, B=1'0, Y=\ram.sdram_raw1.dqm_mask [0]
      New connections: \ram.sdram_raw1.dqm_mask [3:1] = { \ram.sdram_raw1.dqm_mask [0] \ram.sdram_raw1.dqm_mask [0] \ram.sdram_raw1.dqm_mask [0] }
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1054: \ram.sdram_raw1.status [4]
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1318: \ram.sdram_raw1.status [2]
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1359:
      Old ports: A=4'0100, B=4'0111, Y=$flatten\ram.\sdram_raw1.$procmux$1359_Y
      New ports: A=1'0, B=1'1, Y=$flatten\ram.\sdram_raw1.$procmux$1359_Y [0]
      New connections: $flatten\ram.\sdram_raw1.$procmux$1359_Y [3:1] = { 2'01 $flatten\ram.\sdram_raw1.$procmux$1359_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1366:
      Old ports: A=2'11, B=2'01, Y=$auto$wreduce.cc:514:run$2204 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$2204 [1]
      New connections: $auto$wreduce.cc:514:run$2204 [0] = 1'1
    Consolidated identical input bits for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1371:
      Old ports: A=3'111, B=6'010011, Y=$auto$wreduce.cc:514:run$2205 [2:0]
      New ports: A=2'11, B=4'0001, Y={ $auto$wreduce.cc:514:run$2205 [2] $auto$wreduce.cc:514:run$2205 [0] }
      New connections: $auto$wreduce.cc:514:run$2205 [1] = 1'1
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1383:
      Old ports: A=3'111, B=3'000, Y=$auto$wreduce.cc:514:run$2207 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$2207 [0]
      New connections: $auto$wreduce.cc:514:run$2207 [2:1] = { $auto$wreduce.cc:514:run$2207 [0] $auto$wreduce.cc:514:run$2207 [0] }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1387:
      Old ports: A=3'111, B=3'001, Y=$auto$wreduce.cc:514:run$2208 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$2208 [1]
      New connections: { $auto$wreduce.cc:514:run$2208 [2] $auto$wreduce.cc:514:run$2208 [0] } = { $auto$wreduce.cc:514:run$2208 [1] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1390:
      Old ports: A=3'111, B=3'010, Y=$auto$wreduce.cc:514:run$2209 [2:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:514:run$2209 [0]
      New connections: $auto$wreduce.cc:514:run$2209 [2:1] = { $auto$wreduce.cc:514:run$2209 [0] 1'1 }
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1529: { \ram.sdram_raw1.status [7] $auto$opt_reduce.cc:137:opt_pmux$2504 }
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$888: \ram.sdram_raw1.status [4]
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$981: { \ram.sdram_raw1.status [4] $auto$opt_reduce.cc:137:opt_pmux$1691 }
    Consolidated identical input bits for $pmux cell $procmux$803:
      Old ports: A=305419912, B=64'0001001000110100010101100000000000010010001101000101011011101110, Y=$procmux$803_Y
      New ports: A=2'10, B=4'0011, Y={ $procmux$803_Y [3] $procmux$803_Y [1] }
      New connections: { $procmux$803_Y [31:4] $procmux$803_Y [2] $procmux$803_Y [0] } = { 24'000100100011010001010110 $procmux$803_Y [3] $procmux$803_Y [1] $procmux$803_Y [1] 1'0 $procmux$803_Y [1] 1'0 }
    Consolidated identical input bits for $pmux cell $procmux$830:
      Old ports: A=25'0000000000000000000000000, B=50'01000000000000000000000100100000100000000000000010, Y=$procmux$830_Y
      New ports: A=2'00, B=4'0111, Y={ $procmux$830_Y [17] $procmux$830_Y [1] }
      New connections: { $procmux$830_Y [24:18] $procmux$830_Y [16:2] $procmux$830_Y [0] } = { 1'0 $procmux$830_Y [1] 21'000000000000000000000 }
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$2503: \ram.sdram_raw1.status [4:2]
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1362:
      Old ports: A={ 1'0 $auto$wreduce.cc:514:run$2209 [2:0] }, B={ 1'0 $auto$wreduce.cc:514:run$2208 [2:0] 1'0 $auto$wreduce.cc:514:run$2207 [2:0] 1'0 $auto$wreduce.cc:514:run$2206 [2:0] 5'01110 $auto$wreduce.cc:514:run$2205 [2:0] 2'01 $auto$wreduce.cc:514:run$2204 [1:0] $flatten\ram.\sdram_raw1.$procmux$1359_Y }, Y=$flatten\ram.\sdram_raw1.$procmux$1362_Y
      New ports: A={ $auto$wreduce.cc:514:run$2209 [0] 1'1 $auto$wreduce.cc:514:run$2209 [0] }, B={ $auto$wreduce.cc:514:run$2208 [1] $auto$wreduce.cc:514:run$2208 [1] 1'1 $auto$wreduce.cc:514:run$2207 [0] $auto$wreduce.cc:514:run$2207 [0] $auto$wreduce.cc:514:run$2207 [0] $auto$wreduce.cc:514:run$2206 [2:0] 3'111 $auto$wreduce.cc:514:run$2205 [2] 1'1 $auto$wreduce.cc:514:run$2205 [0] 1'1 $auto$wreduce.cc:514:run$2204 [1] 2'11 $flatten\ram.\sdram_raw1.$procmux$1359_Y [0] $flatten\ram.\sdram_raw1.$procmux$1359_Y [0] }, Y=$flatten\ram.\sdram_raw1.$procmux$1362_Y [2:0]
      New connections: $flatten\ram.\sdram_raw1.$procmux$1362_Y [3] = 1'0
  Optimizing cells in module \top.
Performed a total of 16 changes.

12.31.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

12.31.6. Executing OPT_DFF pass (perform DFF optimizations).

12.31.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 22 unused wires.
<suppressed ~1 debug messages>

12.31.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~4 debug messages>

12.31.9. Rerunning OPT passes. (Maybe there is more to do..)

12.31.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~111 debug messages>

12.31.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

12.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.31.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\ram.sdram_raw1.active_row[3]$2426 ($dff) from module top (D = $memory\ram.sdram_raw1.active_row$wrmux[3][2][0]$y$2502, Q = \ram.sdram_raw1.active_row[3]).
Adding EN signal on $memory\ram.sdram_raw1.active_row[2]$2424 ($dff) from module top (D = $memory\ram.sdram_raw1.active_row$wrmux[2][2][0]$y$2488, Q = \ram.sdram_raw1.active_row[2]).
Adding EN signal on $memory\ram.sdram_raw1.active_row[1]$2422 ($dff) from module top (D = $memory\ram.sdram_raw1.active_row$wrmux[1][2][0]$y$2472, Q = \ram.sdram_raw1.active_row[1]).
Adding EN signal on $memory\ram.sdram_raw1.active_row[0]$2420 ($dff) from module top (D = $memory\ram.sdram_raw1.active_row$wrmux[0][2][0]$y$2456, Q = \ram.sdram_raw1.active_row[0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 1-bit at position 9 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 1-bit at position 10 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 1-bit at position 12 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 1-bit at position 14 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 1-bit at position 18 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 1-bit at position 20 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 1-bit at position 21 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 1-bit at position 25 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 1-bit at position 28 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$ff.cc:337:slice$1984 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$ff.cc:337:slice$1994 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2101 ($sdffe) from module top.

12.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 3 unused wires.
<suppressed ~2 debug messages>

12.31.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~12 debug messages>

12.31.16. Rerunning OPT passes. (Maybe there is more to do..)

12.31.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $memory\ram.sdram_raw1.active_row$rdmux[0][1][1]$2434.
    dead port 2/2 on $mux $memory\ram.sdram_raw1.active_row$rdmux[0][1][1]$2434.
Removed 2 multiplexer ports.
<suppressed ~102 debug messages>

12.31.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:229$76:
      Old ports: A={ 8'01010110 \write_data [7:5] 1'0 \write_data [3:1] 1'0 }, B=16'0001001000110100, Y=$flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:229$76_Y
      New ports: A={ 1'1 \write_data [7:5] 1'0 \write_data [3:1] }, B=8'00011010, Y={ $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:229$76_Y [10] $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:229$76_Y [7:1] }
      New connections: { $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:229$76_Y [15:11] $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:229$76_Y [9:8] $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:229$76_Y [0] } = { 1'0 $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:229$76_Y [10] 6'010100 }
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:230$77:
      Old ports: A=16'0001001000110100, B={ 8'01010110 \write_data [7:5] 1'0 \write_data [3:1] 1'0 }, Y=$flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:230$77_Y
      New ports: A=8'00011010, B={ 1'1 \write_data [7:5] 1'0 \write_data [3:1] }, Y={ $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:230$77_Y [10] $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:230$77_Y [7:1] }
      New connections: { $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:230$77_Y [15:11] $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:230$77_Y [9:8] $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:230$77_Y [0] } = { 1'0 $flatten\ram.\sdram_raw1.$ternary$apiodir/sdram_raw.v:230$77_Y [10] 6'010100 }
  Optimizing cells in module \top.
Performed a total of 2 changes.

12.31.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.31.20. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:337:slice$2514 ($dffe) from module top (D = \ram.sdram_raw1.r_addr [21:9], Q = \ram.sdram_raw1.active_row[0], rval = 13'0000000000000).
Adding SRST signal on $auto$ff.cc:337:slice$2511 ($dffe) from module top (D = \ram.sdram_raw1.r_addr [21:9], Q = \ram.sdram_raw1.active_row[1], rval = 13'0000000000000).
Adding SRST signal on $auto$ff.cc:337:slice$2508 ($dffe) from module top (D = \ram.sdram_raw1.r_addr [21:9], Q = \ram.sdram_raw1.active_row[2], rval = 13'0000000000000).
Adding SRST signal on $auto$ff.cc:337:slice$2505 ($dffe) from module top (D = \ram.sdram_raw1.r_addr [21:9], Q = \ram.sdram_raw1.active_row[3], rval = 13'0000000000000).
Adding SRST signal on $auto$ff.cc:337:slice$2017 ($dffe) from module top (D = { \write_data [7:5] \write_data [3:1] }, Q = { \ram.sdram_raw1.r_write_data[0] [7:5] \ram.sdram_raw1.r_write_data[0] [3:1] }, rval = 6'001010).
Adding SRST signal on $auto$ff.cc:337:slice$2010 ($dffe) from module top (D = { \write_data [7:5] \write_data [3:1] }, Q = { \ram.sdram_raw1.r_write_data[1] [7:5] \ram.sdram_raw1.r_write_data[1] [3:1] }, rval = 6'001010).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2040 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2040 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2040 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2040 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$ff.cc:337:slice$2047 ($dffe) from module top.

12.31.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 13 unused cells and 22 unused wires.
<suppressed ~16 debug messages>

12.31.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

12.31.23. Rerunning OPT passes. (Maybe there is more to do..)

12.31.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

12.31.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1066:
      Old ports: A=10'0000000000, B={ 12'000010000100 \ram.sdram_raw1.r_addr [16] 16'0000000000000000 \ram.sdram_raw1.r_addr [0] }, Y=$flatten\ram.\sdram_raw1.$procmux$1066_Y
      New ports: A=3'000, B={ 3'011 \ram.sdram_raw1.r_addr [16] 4'0000 \ram.sdram_raw1.r_addr [0] }, Y={ $flatten\ram.\sdram_raw1.$procmux$1066_Y [7] $flatten\ram.\sdram_raw1.$procmux$1066_Y [5] $flatten\ram.\sdram_raw1.$procmux$1066_Y [0] }
      New connections: { $flatten\ram.\sdram_raw1.$procmux$1066_Y [9:8] $flatten\ram.\sdram_raw1.$procmux$1066_Y [6] $flatten\ram.\sdram_raw1.$procmux$1066_Y [4:1] } = 7'0000000
    Consolidated identical input bits for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1348:
      Old ports: A=2'11, B=4'0000, Y=$flatten\ram.\sdram_raw1.$procmux$1348_Y
      New ports: A=1'1, B=2'00, Y=$flatten\ram.\sdram_raw1.$procmux$1348_Y [0]
      New connections: $flatten\ram.\sdram_raw1.$procmux$1348_Y [1] = $flatten\ram.\sdram_raw1.$procmux$1348_Y [0]
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1348: $auto$opt_reduce.cc:137:opt_pmux$2530
    New ctrl vector for $pmux cell $flatten\ram.\sdram_raw1.$procmux$981: $auto$opt_reduce.cc:137:opt_pmux$2532
    New input vector for $reduce_or cell $auto$opt_reduce.cc:131:opt_pmux$2531: { \ram.sdram_raw1.status [7] \ram.sdram_raw1.status [4:2] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\ram.\sdram_raw1.$procmux$1345:
      Old ports: A=2'11, B={ $flatten\ram.\sdram_raw1.$procmux$1348_Y $flatten\ram.\sdram_raw1.$procmux$1342_Y }, Y=$flatten\ram.\sdram_raw1.$procmux$1345_Y
      New ports: A=1'1, B={ $flatten\ram.\sdram_raw1.$procmux$1348_Y [0] 1'0 }, Y=$flatten\ram.\sdram_raw1.$procmux$1345_Y [0]
      New connections: $flatten\ram.\sdram_raw1.$procmux$1345_Y [1] = $flatten\ram.\sdram_raw1.$procmux$1345_Y [0]
  Optimizing cells in module \top.
Performed a total of 6 changes.

12.31.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.31.27. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2158 ($sdffe) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2158 ($sdffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2520 ($sdffce) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2520 ($sdffce) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2520 ($sdffce) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2520 ($sdffce) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$2520 ($sdffce) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$2520 ($sdffce) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$2520 ($sdffce) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$2520 ($sdffce) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2520 ($sdffce) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$2520 ($sdffce) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$2520 ($sdffce) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$2520 ($sdffce) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2521 ($sdffce) from module top.
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2521 ($sdffce) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2521 ($sdffce) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2521 ($sdffce) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$2521 ($sdffce) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$2521 ($sdffce) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$2521 ($sdffce) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$2521 ($sdffce) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2521 ($sdffce) from module top.
Setting constant 0-bit at position 10 on $auto$ff.cc:337:slice$2521 ($sdffce) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$2521 ($sdffce) from module top.
Setting constant 0-bit at position 12 on $auto$ff.cc:337:slice$2521 ($sdffce) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2525 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2525 ($dffe) from module top.
Setting constant 1-bit at position 3 on $auto$ff.cc:337:slice$2525 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$2525 ($dffe) from module top.
Setting constant 1-bit at position 6 on $auto$ff.cc:337:slice$2525 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$2525 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2525 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2527 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2527 ($dffe) from module top.
Setting constant 1-bit at position 3 on $auto$ff.cc:337:slice$2527 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$ff.cc:337:slice$2527 ($dffe) from module top.
Setting constant 1-bit at position 6 on $auto$ff.cc:337:slice$2527 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$ff.cc:337:slice$2527 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2527 ($dffe) from module top.

12.31.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 8 unused wires.
<suppressed ~3 debug messages>

12.31.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.31.30. Rerunning OPT passes. (Maybe there is more to do..)

12.31.31. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

12.31.32. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1331:
      Old ports: A={ 1'0 \ram.sdram_raw1.r_write_data[0] [14] 3'010 \ram.sdram_raw1.r_write_data[0] [10] 2'10 \ram.sdram_raw1.r_write_data[0] [7:1] 1'0 }, B={ 1'0 \ram.sdram_raw1.r_write_data[1] [14] 3'010 \ram.sdram_raw1.r_write_data[1] [10] 2'10 \ram.sdram_raw1.r_write_data[1] [7:1] 1'0 }, Y=$flatten\ram.\sdram_raw1.$procmux$1331_Y
      New ports: A={ \ram.sdram_raw1.r_write_data[0] [14] \ram.sdram_raw1.r_write_data[0] [10] \ram.sdram_raw1.r_write_data[0] [7:1] }, B={ \ram.sdram_raw1.r_write_data[1] [14] \ram.sdram_raw1.r_write_data[1] [10] \ram.sdram_raw1.r_write_data[1] [7:1] }, Y={ $flatten\ram.\sdram_raw1.$procmux$1331_Y [14] $flatten\ram.\sdram_raw1.$procmux$1331_Y [10] $flatten\ram.\sdram_raw1.$procmux$1331_Y [7:1] }
      New connections: { $flatten\ram.\sdram_raw1.$procmux$1331_Y [15] $flatten\ram.\sdram_raw1.$procmux$1331_Y [13:11] $flatten\ram.\sdram_raw1.$procmux$1331_Y [9:8] $flatten\ram.\sdram_raw1.$procmux$1331_Y [0] } = 7'0010100
    Consolidated identical input bits for $mux cell $memory\ram.sdram_raw1.active_row$rdmux[0][1][0]$2431:
      Old ports: A={ 5'00000 \ram.sdram_raw1.active_row[0] [7] 7'0000000 }, B={ 5'00000 \ram.sdram_raw1.active_row[1] [7] 7'0000000 }, Y=$flatten\ram.\sdram_raw1.$memrd$\active_row$apiodir/sdram_raw.v:87$24_DATA
      New ports: A=\ram.sdram_raw1.active_row[0] [7], B=\ram.sdram_raw1.active_row[1] [7], Y=$flatten\ram.\sdram_raw1.$memrd$\active_row$apiodir/sdram_raw.v:87$24_DATA [7]
      New connections: { $flatten\ram.\sdram_raw1.$memrd$\active_row$apiodir/sdram_raw.v:87$24_DATA [12:8] $flatten\ram.\sdram_raw1.$memrd$\active_row$apiodir/sdram_raw.v:87$24_DATA [6:0] } = 12'000000000000
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\ram.\sdram_raw1.$procmux$1334:
      Old ports: A=16'0000000000000000, B=$flatten\ram.\sdram_raw1.$procmux$1331_Y, Y=$flatten\ram.\sdram_raw1.$procmux$1334_Y
      New ports: A=10'0000000000, B={ $flatten\ram.\sdram_raw1.$procmux$1331_Y [14] $flatten\ram.\sdram_raw1.$procmux$1331_Y [10] 1'1 $flatten\ram.\sdram_raw1.$procmux$1331_Y [7:1] }, Y={ $flatten\ram.\sdram_raw1.$procmux$1334_Y [14] $flatten\ram.\sdram_raw1.$procmux$1334_Y [10:9] $flatten\ram.\sdram_raw1.$procmux$1334_Y [7:1] }
      New connections: { $flatten\ram.\sdram_raw1.$procmux$1334_Y [15] $flatten\ram.\sdram_raw1.$procmux$1334_Y [13:11] $flatten\ram.\sdram_raw1.$procmux$1334_Y [8] $flatten\ram.\sdram_raw1.$procmux$1334_Y [0] } = { 2'00 $flatten\ram.\sdram_raw1.$procmux$1334_Y [9] 3'000 }
  Optimizing cells in module \top.
Performed a total of 3 changes.

12.31.33. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.31.34. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $auto$ff.cc:337:slice$2178 ($sdffe) from module top.
Setting constant 0-bit at position 2 on $auto$ff.cc:337:slice$2178 ($sdffe) from module top.
Setting constant 0-bit at position 3 on $auto$ff.cc:337:slice$2178 ($sdffe) from module top.
Setting constant 0-bit at position 4 on $auto$ff.cc:337:slice$2178 ($sdffe) from module top.
Setting constant 0-bit at position 6 on $auto$ff.cc:337:slice$2178 ($sdffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$2178 ($sdffe) from module top.
Setting constant 0-bit at position 9 on $auto$ff.cc:337:slice$2178 ($sdffe) from module top.

12.31.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

12.31.36. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.31.37. Rerunning OPT passes. (Maybe there is more to do..)

12.31.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

12.31.39. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

12.31.40. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.31.41. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $auto$ff.cc:337:slice$2085 ($sdffe) from module top.
Setting constant 0-bit at position 8 on $auto$ff.cc:337:slice$2085 ($sdffe) from module top.
Setting constant 0-bit at position 11 on $auto$ff.cc:337:slice$2085 ($sdffe) from module top.
Setting constant 0-bit at position 13 on $auto$ff.cc:337:slice$2085 ($sdffe) from module top.
Setting constant 0-bit at position 15 on $auto$ff.cc:337:slice$2085 ($sdffe) from module top.

12.31.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

12.31.43. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.31.44. Rerunning OPT passes. (Maybe there is more to do..)

12.31.45. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~90 debug messages>

12.31.46. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

12.31.47. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.31.48. Executing OPT_DFF pass (perform DFF optimizations).

12.31.49. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

12.31.50. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.31.51. Finished fast OPT passes. (There is nothing left to do.)

12.32. Executing TECHMAP pass (map to technology primitives).

12.32.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

12.32.2. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/arith_map_ccu2c.v
Generating RTLIL representation for module `\_80_ccu2c_alu'.
Successfully finished Verilog frontend.

12.32.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$ef8fb1849064cca7dc908988762d3374786d9fdb\_90_alu for cells of type $alu.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$3b7577489eb4433b1d5620cab7f3794743dee5ea\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ccu2c_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using template $paramod$484d51534650924b7ed4c69e46eed3a56904771f\_80_ccu2c_alu for cells of type $alu.
Using template $paramod$d2fa05d38998afabc6d4f34471305d0af4b8b2df\_80_ccu2c_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $mux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $tribuf.
Using template $paramod$constmap:5b091fbea4e550b105cf9ab674bc336012b6e51f$paramod$af531701a3de3a7958bd5ca980554928ad75814a\_90_shift_shiftx for cells of type $shiftx.
Using extmapper simplemap for cells of type $lut.
Using template $paramod$constmap:587bfd344aba6fff5ae2fc198a50240a44929441$paramod$64b19f47ed5f126636dbd98d727ec46a7ec08d71\_90_shift_shiftx for cells of type $shift.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$e1315d5acb461a412426e33a80ee551cb676987f\_90_pmux for cells of type $pmux.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$a285b5a57fe61eabc57c91b8c412748ee1151a85\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000011 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod\_90_lcu_brent_kung\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~1503 debug messages>

12.33. Executing OPT pass (performing simple optimizations).

12.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~675 debug messages>

12.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~636 debug messages>
Removed a total of 212 cells.

12.33.3. Executing OPT_DFF pass (perform DFF optimizations).

12.33.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 60 unused cells and 864 unused wires.
<suppressed ~61 debug messages>

12.33.5. Finished fast OPT passes.

12.34. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

12.35. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

12.36. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~315 debug messages>
Removed a total of 105 cells.

12.37. Executing TECHMAP pass (map to technology primitives).

12.37.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

12.37.2. Continuing TECHMAP pass.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_NP0_ for cells of type $_SDFF_NP0_.
No more expansions possible.
<suppressed ~301 debug messages>

12.38. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

12.39. Executing SIMPLEMAP pass (map simple cells to gate primitives).

12.40. Executing LATTICE_GSR pass (implement FF init values).
Handling GSR in top.

12.41. Executing ATTRMVCP pass (move or copy attributes).

12.42. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1224 unused wires.
<suppressed ~1 debug messages>

12.43. Executing TECHMAP pass (map to technology primitives).

12.43.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/latches_map.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/latches_map.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/latches_map.v
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

12.43.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

12.44. Executing ABC9 pass.

12.44.1. Executing ABC9_OPS pass (helper functions for ABC9).

12.44.2. Executing ABC9_OPS pass (helper functions for ABC9).

12.44.3. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module top.
Found 0 SCCs.

12.44.4. Executing ABC9_OPS pass (helper functions for ABC9).

12.44.5. Executing TECHMAP pass (map to technology primitives).

12.44.5.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

12.44.5.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~166 debug messages>

12.44.6. Executing OPT pass (performing simple optimizations).

12.44.6.1. Executing OPT_EXPR pass (perform const folding).

12.44.6.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

12.44.6.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

12.44.6.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

12.44.6.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

12.44.6.6. Executing OPT_DFF pass (perform DFF optimizations).

12.44.6.7. Executing OPT_CLEAN pass (remove unused cells and wires).

12.44.6.8. Executing OPT_EXPR pass (perform const folding).

12.44.6.9. Finished fast OPT passes. (There is nothing left to do.)

12.44.7. Executing TECHMAP pass (map to technology primitives).

12.44.7.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/abc9_map.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/abc9_map.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/abc9_map.v
Successfully finished Verilog frontend.

12.44.7.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

12.44.8. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/abc9_model.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/abc9_model.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/abc9_model.v
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

12.44.9. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

12.44.10. Executing ABC9_OPS pass (helper functions for ABC9).

12.44.11. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

12.44.12. Executing TECHMAP pass (map to technology primitives).

12.44.12.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/techmap.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/techmap.v
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Generating RTLIL representation for module `\$connect'.
Generating RTLIL representation for module `\$input_port'.
Successfully finished Verilog frontend.

12.44.12.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\LUT2\INIT=4'1010 for cells of type LUT2.
Using template $paramod\LUT4\INIT=16'1001011010101010 for cells of type LUT4.
Using extmapper simplemap for cells of type $mux.
No more expansions possible.
<suppressed ~205 debug messages>

12.44.13. Executing OPT pass (performing simple optimizations).

12.44.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

12.44.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

12.44.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.44.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

12.44.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.44.13.6. Executing OPT_DFF pass (perform DFF optimizations).

12.44.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 55 unused wires.
<suppressed ~1 debug messages>

12.44.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.44.13.9. Rerunning OPT passes. (Maybe there is more to do..)

12.44.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

12.44.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

12.44.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

12.44.13.13. Executing OPT_DFF pass (perform DFF optimizations).

12.44.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

12.44.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

12.44.13.16. Finished fast OPT passes. (There is nothing left to do.)

12.44.14. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 18 cells with 120 new cells, skipped 39 cells.
  replaced 3 cell types:
      14 $_MUX_
       2 $_OR_
       2 $_XOR_
  not replaced 3 cell types:
       4 $_AND_
       4 $_NOT_
      31 $specify2

12.44.15. Executing AIGMAP pass (map logic to AIG).
Module top: replaced 441 cells with 2205 new cells, skipped 548 cells.
  replaced 4 cell types:
     143 $_MUX_
       6 $_ORNOT_
     286 $_OR_
       6 $_XOR_
  not replaced 7 cell types:
     158 $_AND_
     137 $_NOT_
      16 $_TBUF_
       3 $scopeinfo
     208 TRELLIS_FF
       1 EHXPLLL
      25 $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C

12.44.15.1. Executing ABC9_OPS pass (helper functions for ABC9).

12.44.15.2. Executing ABC9_OPS pass (helper functions for ABC9).

12.44.15.3. Executing XAIGER backend.
<suppressed ~11 debug messages>
Extracted 897 AND gates and 2926 wires from module `top' to a netlist network with 228 inputs and 284 outputs.

12.44.15.4. Executing ABC9_EXE pass (technology mapping using ABC9).

12.44.15.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: 
ABC: ======== ABC command line "source <abc-temp-dir>/abc.script"
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    228/    284  and =     690  lev =   14 (1.09)  mem = 0.02 MB  box = 25  bb = 0
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f -r 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    228/    284  and =     736  lev =    8 (0.92)  mem = 0.02 MB  ch =   96  box = 25  bb = 0
ABC: cst =       0  cls =     91  lit =      96  unused =     852  proof =     0
ABC: + &if -W 300 -v 
ABC: K = 7. Memory (bytes): Truth =    0. Cut =   64. Obj =  148. Set =  672. CutMin = no
ABC: Node =     736.  Ch =    91.  Total mem =    0.24 MB. Peak cut mem =    0.03 MB.
ABC: P:  Del = 1948.00.  Ar =     495.0.  Edge =      825.  Cut =     5184.  T =     0.00 sec
ABC: P:  Del = 1948.00.  Ar =     494.0.  Edge =      825.  Cut =     5161.  T =     0.00 sec
ABC: P:  Del = 1948.00.  Ar =     302.0.  Edge =      789.  Cut =     7015.  T =     0.00 sec
ABC: F:  Del = 1941.00.  Ar =     257.0.  Edge =      793.  Cut =     4536.  T =     0.00 sec
ABC: A:  Del = 1941.00.  Ar =     252.0.  Edge =      731.  Cut =     4572.  T =     0.00 sec
ABC: A:  Del = 1941.00.  Ar =     251.0.  Edge =      728.  Cut =     4502.  T =     0.00 sec
ABC: Total time =     0.01 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    228/    284  and =     569  lev =    8 (0.92)  mem = 0.02 MB  box = 25  bb = 0
ABC: Mapping (K=7)  :  lut =    224  edge =     723  lev =    4 (0.52)  levB =    8  mem = 0.01 MB
ABC: LUT = 224 : 2=60 26.8 %  3=76 33.9 %  4=67 29.9 %  5=20 8.9 %  6=0 0.0 %  7=1 0.4 %  Ave = 3.23
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.07 seconds, total: 0.07 seconds

12.44.15.6. Executing AIGER frontend.
<suppressed ~1036 debug messages>
Removed 700 unused cells and 1578 unused wires.

12.44.15.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      237
ABC RESULTS:   $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C cells:       25
ABC RESULTS:           input signals:       36
ABC RESULTS:          output signals:      106
Removing temp directory.

12.44.16. Executing TECHMAP pass (map to technology primitives).

12.44.16.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/abc9_unmap.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/abc9_unmap.v
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

12.44.16.2. Continuing TECHMAP pass.
Using template $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C for cells of type $paramod$838872d5a4bab89607f53482b205c0fd50d8b82e\CCU2C.
No more expansions possible.
<suppressed ~31 debug messages>
Removed 35 unused cells and 3364 unused wires.

12.45. Executing TECHMAP pass (map to technology primitives).

12.45.1. Executing Verilog-2005 frontend: /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v
Parsing Verilog input from `/home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v' to AST representation.
verilog frontend filename /home/oxeng/fpga/oss-cad-suite/lib/../share/yosys/lattice/cells_map_trellis.v
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\$_ALDFF_NP_'.
Generating RTLIL representation for module `\$_ALDFF_PP_'.
Generating RTLIL representation for module `\$_ALDFFE_NPN_'.
Generating RTLIL representation for module `\$_ALDFFE_NPP_'.
Generating RTLIL representation for module `\$_ALDFFE_PPN_'.
Generating RTLIL representation for module `\$_ALDFFE_PPP_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

12.45.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$e2f682077d75dd018226341dd2d7343aa220f0c8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$1b4942fad7257f60532954b1eb94a6b84f2e5ae3\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$36f7339d8866fddb17787eed6729b0cf1e3b5ca8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod$c28a8b7ce0535d090c4cfb52e9c74affd52b110c\$lut for cells of type $lut.
Using template $paramod$30305e55a780880b9c824fe3509a4d981acb0f2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001110 for cells of type $lut.
Using template $paramod$7e8d331d1e06632d29fbdf6c3afc2de1856d3c67\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$47a8214374025465e226fa66bee690ff33268a25\$lut for cells of type $lut.
Using template $paramod$ea79e410ad0f4fc3326666c891e1f3992816d636\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$c1747c0c7cb4f86c4813433b4d41103fb3fe105a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$f610396a8c1614f373f4d73e3d1e988bc93e396c\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110010 for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$29e6d4598488760861f6b73d2b7f65cb302fdcde\$lut for cells of type $lut.
Using template $paramod$e134ec2a47a2462a591072e65d34fb15b81c90e0\$lut for cells of type $lut.
Using template $paramod$b8e4db1e42cda183f2642d3fea3d4fdd81a1a985\$lut for cells of type $lut.
Using template $paramod$fd3ed3a223484aac184d1b7412ec4cfe4ca64c32\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$36c79282f8caf495f62cbe3f4941ea3cb7a47efb\$lut for cells of type $lut.
Using template $paramod$f85f1073c412d406200a6a72283f918c8b751314\$lut for cells of type $lut.
Using template $paramod$ce15874c299a587dd16825ec2d2d2759b547554e\$lut for cells of type $lut.
Using template $paramod$e89d1024c390633705e33e56c729a3ffe678f56f\$lut for cells of type $lut.
Using template $paramod$3ff6a1fff32547966eb80e0eede4847129513708\$lut for cells of type $lut.
Using template $paramod$da98d9e875932ba6a280d468e3b5f7014491d245\$lut for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$18bf709302ab7fe263d2b3fb5d8f1d04ba5b4e35\$lut for cells of type $lut.
Using template $paramod$2fce3bb4b35407e40c1ffe5c5c5c3b3b855cbdfa\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod$5dc745bb48e2cf535179547ba13f0fe5364d6d54\$lut for cells of type $lut.
Using template $paramod$6cc3cdc82e584933f4fc6e1edfa8d72302b10c65\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$dbdbcb07b9994e498bb1324e5c006c6aa08a7a37\$lut for cells of type $lut.
Using template $paramod$d5841602ab17202e972b290147d14b63f75b0ad1\$lut for cells of type $lut.
Using template $paramod$0d3ac82cf5b8a192d5ff4c23e3143360366ae882\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$38cb34907addf5cf72818a31c77fe410720c6567\$lut for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod$92d8352222219f5402ddaca1fe2b9a1dcf7206a1\$lut for cells of type $lut.
Using template $paramod$cbb2dfe31d344d3326d567c2ed5a4b2a29f63219\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001010 for cells of type $lut.
Using template $paramod$a5516fc31d1e552de2435200bb732b4d4ad63a9c\$lut for cells of type $lut.
Using template $paramod$5e9374f44a27c3f8a1c38af244ec43ceb4fb8d4f\$lut for cells of type $lut.
Using template $paramod$82ed25b11a6a11eb861f4dd3d46f5fc9aa1eebaf\$lut for cells of type $lut.
Using template $paramod$99ad703a6fb4b4b1fed976bafd75ead1d3e26f7f\$lut for cells of type $lut.
Using template $paramod$d6ca727e39f31d51d29072e0f33aa09c65e37336\$lut for cells of type $lut.
Using template $paramod$1241d759e3df4cac11dc7c99c36b0d1b07f7a673\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010101 for cells of type $lut.
Using template $paramod$a7c07944e10969b2e1fd563a5b72f89493cb3705\$lut for cells of type $lut.
Using template $paramod$814fc33a0c33adf71d8daead74d4ad6b05f8411d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011011 for cells of type $lut.
Using template $paramod$2c2dc1e712eb09b3e837ea657c9126c7b73de4d7\$lut for cells of type $lut.
Using template $paramod$9e642a4fdf31df0fac1d78f1431846f8cb05cd09\$lut for cells of type $lut.
Using template $paramod$8f8f130f202c7a205dd7c64147b83397524b35df\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000100 for cells of type $lut.
Using template $paramod$381f4f7dd8d5eab8b9a9346b18fefae64963a60d\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$23b135911b7c14b5b19b5329e5903bcf58b44188\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod$a743caf801766df40bcc22d49baa12a0bdc2f7fe\$lut for cells of type $lut.
Using template $paramod$101238f3d8d49ab12a9b49a2f01cd503b26e9c61\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$95647f061a452a57330090c74bbb5ab75f7ee34a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod$4e79aa6839e287ee36e65fa83c13a532a028e9cd\$lut for cells of type $lut.
Using template $paramod$54a853cac0e65b945d96d7dd0e9cca8bb9f3a21e\$lut for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod$79364b9974cfc81fb54c164d10340bf9c7bccd7f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110010 for cells of type $lut.
Using template $paramod$6e98fea82e288eb70fa7833e8442d9b57c9d67e7\$lut for cells of type $lut.
Using template $paramod$619b7c9a4d44585e10b42f7fb79b16304cca97c5\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11011000 for cells of type $lut.
Using template $paramod$d9f23974f72a3ab437d1a63d2f34fd3483a6f58d\$lut for cells of type $lut.
Using template $paramod$355b44c9fea23e82c377a6f2876b97afe91b18c2\$lut for cells of type $lut.
Using template $paramod$09deb89cf77b6e37f6ed7fef8d797dc05c0b2eee\$lut for cells of type $lut.
Using template $paramod$4d7f17f71543a1e7fc1835bd79c4827a43f2e844\$lut for cells of type $lut.
Using template $paramod$a03ef989f8f4e1878ce2f5c4e0e3d2dfb54307ef\$lut for cells of type $lut.
Using template $paramod$f9e6b8c8bbaa4b164a91075c553341d15958d0ba\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
No more expansions possible.
<suppressed ~1700 debug messages>

12.46. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$10856$lut$auto$opt_dff.cc:272:make_patterns_logic$2072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10856$lut$aiger10855$332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$10856$lut$aiger10855$332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$10856$lut$aiger10855$332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$10856$lut$aiger10855$332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$10856$lut$aiger10855$332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$10856$lut$aiger10855$312.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10856$lut$aiger10855$332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10856$lut$aiger10855$332.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$10856$lut$aiger10855$351.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10856$lut$auto$opt_dff.cc:272:make_patterns_logic$2098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10856$lut$aiger10855$507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10856$lut$aiger10855$514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10856$lut$aiger10855$637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10856$lut$aiger10855$641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10856$lut$aiger10855$679.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10856$lut$aiger10855$699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10856$lut$auto$fsm_map.cc:170:map_fsm$1832[5].genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$10856$lut$auto$opt_dff.cc:272:make_patterns_logic$2015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10856$lut$auto$opt_dff.cc:272:make_patterns_logic$2062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$10856$lut$auto$opt_dff.cc:272:make_patterns_logic$2187.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$10856$lut$auto$opt_dff.cc:272:make_patterns_logic$2115.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10856$lut$auto$opt_dff.cc:272:make_patterns_logic$2187.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$10856$lut$procmux$667_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10856$lut$procmux$678_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$10856$lut$procmux$703_Y.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1552:reintegrate$10874.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
Removed 0 unused cells and 503 unused wires.

12.47. Executing AUTONAME pass.
Renamed 759 objects in module top (162 iterations).
<suppressed ~759 debug messages>

12.48. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `top'. Setting top module to top.

12.48.1. Analyzing design hierarchy..
Top module:  \top

12.48.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

12.49. Printing statistics.

=== top ===

        +----------Local Count, excluding submodules.
        | 
      327 wires
     1202 wire bits
      327 public wires
     1202 public wire bits
       14 ports
       51 port bits
       20 cells
       16   $_TBUF_
        3   $scopeinfo
        1   EHXPLLL
      524 submodules
       25   CCU2C
        3   L6MUX21
      264   LUT4
       24   PFUMX
      208   TRELLIS_FF

=== design hierarchy ===

        +----------Count including submodules.
        | 
       20 top

        +----------Count including submodules.
        | 
      327 wires
     1202 wire bits
      327 public wires
     1202 public wire bits
       14 ports
       51 port bits
        - memories
        - memory bits
        - processes
       20 cells
       16   $_TBUF_
        3   $scopeinfo
        1   EHXPLLL
      524 submodules
       25   CCU2C
        3   L6MUX21
      264   LUT4
       24   PFUMX
      208   TRELLIS_FF

12.50. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

13. Printing statistics.

=== top ===

        +----------Local Count, excluding submodules.
        | 
      327 wires
     1202 wire bits
      327 public wires
     1202 public wire bits
       14 ports
       51 port bits
      544 cells
       16   $_TBUF_
        3   $scopeinfo
       25   CCU2C
        1   EHXPLLL
        3   L6MUX21
      264   LUT4
       24   PFUMX
      208   TRELLIS_FF

14. Executing JSON backend.

Warnings: 15 unique messages, 15 total
End of script. Logfile hash: 3a631a9609, CPU: user 1.11s system 0.03s, MEM: 57.34 MB peak
Yosys 0.60+59 (git sha1 31f355c59, clang++ 18.1.8 -fPIC -O3)
Time spent: 24% 31x read_verilog (0 sec), 13% 12x techmap (0 sec), ...
