{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1490672218321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition " "Version 15.1.1 Build 189 12/02/2015 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1490672218333 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 20:36:58 2017 " "Processing started: Mon Mar 27 20:36:58 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1490672218333 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672218333 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test -c test " "Command: quartus_map --read_settings_files=on --write_settings_files=off test -c test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672218333 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Analysis & Synthesis" 0 -1 1490672219293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/de1_soc_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/de1_soc_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS " "Found entity 1: DE1_SoC_QSYS" {  } { { "DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" "" { Text "D:/test/DE1_SoC_QSYS/synthesis/DE1_SoC_QSYS.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/test/DE1_SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228069 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228069 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sysid_qsys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sysid_qsys " "Found entity 1: DE1_SoC_QSYS_sysid_qsys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" "" { Text "D:/test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sysid_qsys.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sw.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_sw.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_sw " "Found entity 1: DE1_SoC_QSYS_sw" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v" "" { Text "D:/test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_sw.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228071 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228071 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/de1_soc_qsys_pll_sys.v" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC_QSYS_pll_sys " "Found entity 1: DE1_SoC_QSYS_pll_sys" {  } { { "DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" "" { Text "D:/test/DE1_SoC_QSYS/synthesis/submodules/DE1_SoC_QSYS_pll_sys.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/adc_ltc2308_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_ltc2308_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308_fifo " "Found entity 1: adc_ltc2308_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" "" { Text "D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308_fifo.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/adc_ltc2308.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_ltc2308.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_ltc2308 " "Found entity 1: adc_ltc2308" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" "" { Text "D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_ltc2308.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_qsys/synthesis/submodules/adc_data_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc_qsys/synthesis/submodules/adc_data_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 adc_data_fifo " "Found entity 1: adc_data_fifo" {  } { { "DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v" "" { Text "D:/test/DE1_SoC_QSYS/synthesis/submodules/adc_data_fifo.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228075 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228075 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s0 DE1_SoC_ADC.v(133) " "Verilog HDL Declaration error at DE1_SoC_ADC.v(133): identifier \"s0\" is already declared in the present scope" {  } { { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 133 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1490672228076 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s1 DE1_SoC_ADC.v(134) " "Verilog HDL Declaration error at DE1_SoC_ADC.v(134): identifier \"s1\" is already declared in the present scope" {  } { { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 134 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1490672228076 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s2 DE1_SoC_ADC.v(135) " "Verilog HDL Declaration error at DE1_SoC_ADC.v(135): identifier \"s2\" is already declared in the present scope" {  } { { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 135 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1490672228077 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s3 DE1_SoC_ADC.v(136) " "Verilog HDL Declaration error at DE1_SoC_ADC.v(136): identifier \"s3\" is already declared in the present scope" {  } { { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 136 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1490672228077 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s4 DE1_SoC_ADC.v(137) " "Verilog HDL Declaration error at DE1_SoC_ADC.v(137): identifier \"s4\" is already declared in the present scope" {  } { { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 137 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1490672228077 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "s5 DE1_SoC_ADC.v(138) " "Verilog HDL Declaration error at DE1_SoC_ADC.v(138): identifier \"s5\" is already declared in the present scope" {  } { { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 138 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Analysis & Synthesis" 0 -1 1490672228077 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "DE1_SoC_ADC DE1_SoC_ADC.v(1) " "Ignored design unit \"DE1_SoC_ADC\" at DE1_SoC_ADC.v(1) due to previous errors" {  } { { "DE1_SoC_ADC.v" "" { Text "D:/test/DE1_SoC_ADC.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Analysis & Synthesis" 0 -1 1490672228077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc_adc.v 0 0 " "Found 0 design units, including 0 entities, in source file de1_soc_adc.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary2decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file binary2decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 Binary2Decimal " "Found entity 1: Binary2Decimal" {  } { { "Binary2Decimal.v" "" { Text "D:/test/Binary2Decimal.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_measure_time.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_measure_time.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_Measure_time " "Found entity 1: ADC_Measure_time" {  } { { "ADC_Measure_time.v" "" { Text "D:/test/ADC_Measure_time.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "seg7.v 1 1 " "Found 1 design units, including 1 entities, in source file seg7.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seg7 " "Found entity 1: Seg7" {  } { { "Seg7.v" "" { Text "D:/test/Seg7.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228079 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228079 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adc_frequency_measurement.v 1 1 " "Found 1 design units, including 1 entities, in source file adc_frequency_measurement.v" { { "Info" "ISGN_ENTITY_NAME" "1 ADC_frequency_measurement " "Found entity 1: ADC_frequency_measurement" {  } { { "ADC_frequency_measurement.v" "" { Text "D:/test/ADC_frequency_measurement.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1490672228081 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228081 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 7 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 7 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "832 " "Peak virtual memory: 832 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1490672228387 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Mar 27 20:37:08 2017 " "Processing ended: Mon Mar 27 20:37:08 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1490672228387 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1490672228387 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1490672228387 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1490672228387 ""}
