Timing Analyzer report for ozy_eval
Wed Sep 06 15:56:07 2006
Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Clock Setup: 'IFCLK'
  6. Clock Setup: 'ENC_CLK'
  7. Clock Setup: 'FX2_CLK'
  8. Clock Setup: 'SCK'
  9. tsu
 10. tco
 11. tpd
 12. th
 13. Ignored Timing Assignments
 14. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2006 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                                                                                                                             ; To                                                   ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 7.765 ns                                       ; FLAGB                                                                                                                            ; FD[15]~reg0                                          ; --         ; IFCLK    ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.129 ns                                      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO1                                                ; ENC_CLK    ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.640 ns                                      ; FLAGB                                                                                                                            ; GPIO6                                                ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -3.421 ns                                      ; DA[15]                                                                                                                           ; ADC[15]                                              ; --         ; ENC_CLK  ; 0            ;
; Clock Setup: 'IFCLK'         ; N/A   ; None          ; 150.35 MHz ( period = 6.651 ns )               ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[15]~reg0                                          ; IFCLK      ; IFCLK    ; 0            ;
; Clock Setup: 'ENC_CLK'       ; N/A   ; None          ; 171.70 MHz ( period = 5.824 ns )               ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17] ; ENC_CLK    ; ENC_CLK  ; 0            ;
; Clock Setup: 'SCK'           ; N/A   ; None          ; 340.02 MHz ( period = 2.941 ns )               ; SPI_REGS:spi_regs|BitCounter[6]                                                                                                  ; SPI_REGS:spi_regs|sdata[0]                           ; SCK        ; SCK      ; 0            ;
; Clock Setup: 'FX2_CLK'       ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1                                                                                                         ; RegisterX:freqsetreg|OUT[0]                          ; FX2_CLK    ; FX2_CLK  ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                                                                                                                                  ;                                                      ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------+----------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                               ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Option                                                ; Setting            ; From            ; To                        ; Entity Name ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+
; Device Name                                           ; EP2C5Q208C7        ;                 ;                           ;             ;
; Timing Models                                         ; Final              ;                 ;                           ;             ;
; Number of source nodes to report per destination node ; 10                 ;                 ;                           ;             ;
; Number of destination nodes to report                 ; 10                 ;                 ;                           ;             ;
; Number of paths to report                             ; 200                ;                 ;                           ;             ;
; Report Minimum Timing Checks                          ; Off                ;                 ;                           ;             ;
; Use Fast Timing Models                                ; Off                ;                 ;                           ;             ;
; Report IO Paths Separately                            ; Off                ;                 ;                           ;             ;
; Default hold multicycle                               ; Same As Multicycle ;                 ;                           ;             ;
; Cut paths between unrelated clock domains             ; On                 ;                 ;                           ;             ;
; Cut off read during write signal paths                ; On                 ;                 ;                           ;             ;
; Cut off feedback from I/O pins                        ; On                 ;                 ;                           ;             ;
; Report Combined Fast/Slow Timing                      ; Off                ;                 ;                           ;             ;
; Ignore Clock Settings                                 ; Off                ;                 ;                           ;             ;
; Analyze latches as synchronous elements               ; On                 ;                 ;                           ;             ;
; Enable Recovery/Removal analysis                      ; On                 ;                 ;                           ;             ;
; Enable Clock Latency                                  ; Off                ;                 ;                           ;             ;
; Use TimeQuest Timing Analyzer                         ; Off                ;                 ;                           ;             ;
; Cut Timing Path                                       ; On                 ; delayed_wrptr_g ; rs_dgwp|dffpipe10|dffe11a ; dcfifo_ncb1 ;
; Cut Timing Path                                       ; On                 ; rdptr_g         ; ws_dgrp|dffpipe15|dffe16a ; dcfifo_ncb1 ;
+-------------------------------------------------------+--------------------+-----------------+---------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; IFCLK           ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; ENC_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; FX2_CLK         ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; SCK             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'IFCLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 150.35 MHz ( period = 6.651 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.381 ns                ;
; N/A                                     ; 150.35 MHz ( period = 6.651 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.381 ns                ;
; N/A                                     ; 150.99 MHz ( period = 6.623 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.363 ns                ;
; N/A                                     ; 150.99 MHz ( period = 6.623 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.363 ns                ;
; N/A                                     ; 152.05 MHz ( period = 6.577 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.05 MHz ( period = 6.577 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.09 MHz ( period = 6.575 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.09 MHz ( period = 6.575 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.315 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 152.60 MHz ( period = 6.553 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.293 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.14 MHz ( period = 6.530 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.258 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 153.80 MHz ( period = 6.502 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.240 ns                ;
; N/A                                     ; 154.89 MHz ( period = 6.456 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.89 MHz ( period = 6.456 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.89 MHz ( period = 6.456 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.89 MHz ( period = 6.456 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.89 MHz ( period = 6.456 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.89 MHz ( period = 6.456 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.89 MHz ( period = 6.456 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 154.94 MHz ( period = 6.454 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.192 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.170 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.170 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.170 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.170 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.170 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.170 ns                ;
; N/A                                     ; 155.47 MHz ( period = 6.432 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.170 ns                ;
; N/A                                     ; 155.74 MHz ( period = 6.421 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.161 ns                ;
; N/A                                     ; 155.74 MHz ( period = 6.421 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.161 ns                ;
; N/A                                     ; 155.76 MHz ( period = 6.420 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.160 ns                ;
; N/A                                     ; 155.76 MHz ( period = 6.420 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.160 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 155.98 MHz ( period = 6.411 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.134 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 157.26 MHz ( period = 6.359 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.083 ns                ;
; N/A                                     ; 158.58 MHz ( period = 6.306 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 158.58 MHz ( period = 6.306 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 158.58 MHz ( period = 6.306 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 158.58 MHz ( period = 6.306 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 158.58 MHz ( period = 6.306 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 158.58 MHz ( period = 6.306 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 158.58 MHz ( period = 6.306 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 158.58 MHz ( period = 6.306 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 158.58 MHz ( period = 6.306 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.029 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 158.73 MHz ( period = 6.300 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.038 ns                ;
; N/A                                     ; 158.76 MHz ( period = 6.299 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 158.76 MHz ( period = 6.299 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 158.76 MHz ( period = 6.299 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 158.76 MHz ( period = 6.299 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 158.76 MHz ( period = 6.299 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 158.76 MHz ( period = 6.299 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 158.76 MHz ( period = 6.299 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 6.037 ns                ;
; N/A                                     ; 159.62 MHz ( period = 6.265 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 159.62 MHz ( period = 6.265 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 159.62 MHz ( period = 6.265 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 159.62 MHz ( period = 6.265 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 159.62 MHz ( period = 6.265 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 159.62 MHz ( period = 6.265 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 159.62 MHz ( period = 6.265 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 159.62 MHz ( period = 6.265 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 159.62 MHz ( period = 6.265 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.981 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 160.33 MHz ( period = 6.237 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.963 ns                ;
; N/A                                     ; 160.82 MHz ( period = 6.218 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.958 ns                ;
; N/A                                     ; 160.82 MHz ( period = 6.218 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.958 ns                ;
; N/A                                     ; 161.34 MHz ( period = 6.198 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.938 ns                ;
; N/A                                     ; 161.34 MHz ( period = 6.198 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.938 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.52 MHz ( period = 6.191 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.58 MHz ( period = 6.189 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.58 MHz ( period = 6.189 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.58 MHz ( period = 6.189 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.58 MHz ( period = 6.189 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.58 MHz ( period = 6.189 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.58 MHz ( period = 6.189 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.58 MHz ( period = 6.189 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.58 MHz ( period = 6.189 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.58 MHz ( period = 6.189 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.915 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[14]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 161.92 MHz ( period = 6.176 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; FD[15]~reg0                                                                                                                       ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.916 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[0]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[5]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[6]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[9]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 162.15 MHz ( period = 6.167 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.893 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 162.63 MHz ( period = 6.149 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.900 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.840 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.840 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.840 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.840 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.840 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.840 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.840 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.840 ns                ;
; N/A                                     ; 163.32 MHz ( period = 6.123 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.840 ns                ;
; N/A                                     ; 163.37 MHz ( period = 6.121 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 163.37 MHz ( period = 6.121 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 163.37 MHz ( period = 6.121 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 163.37 MHz ( period = 6.121 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 163.37 MHz ( period = 6.121 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 163.37 MHz ( period = 6.121 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 163.37 MHz ( period = 6.121 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 163.37 MHz ( period = 6.121 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 163.37 MHz ( period = 6.121 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.882 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[1]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[2]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[3]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[4]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[13] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.821 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 164.02 MHz ( period = 6.097 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.835 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[7]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[8]  ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[10] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[11] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[12] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[14] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 164.55 MHz ( period = 6.077 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|q_a[15] ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.815 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.834 ns                ;
; N/A                                     ; 164.61 MHz ( period = 6.075 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                   ; IFCLK      ; IFCLK    ; None                        ; None                      ; 5.834 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                   ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'ENC_CLK'                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                                             ; To                                                                                                                                                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 171.70 MHz ( period = 5.824 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; 174.09 MHz ( period = 5.744 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[16]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.640 ns                ;
; N/A                                     ; 177.27 MHz ( period = 5.641 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[17]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.416 ns                ;
; N/A                                     ; 179.02 MHz ( period = 5.586 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.347 ns                ;
; N/A                                     ; 179.02 MHz ( period = 5.586 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.361 ns                ;
; N/A                                     ; 179.53 MHz ( period = 5.570 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[15]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.466 ns                ;
; N/A                                     ; 179.82 MHz ( period = 5.561 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[16]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.336 ns                ;
; N/A                                     ; 180.41 MHz ( period = 5.543 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.304 ns                ;
; N/A                                     ; 181.62 MHz ( period = 5.506 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.267 ns                ;
; N/A                                     ; 181.62 MHz ( period = 5.506 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.281 ns                ;
; N/A                                     ; 182.15 MHz ( period = 5.490 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[14]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.386 ns                ;
; N/A                                     ; 183.05 MHz ( period = 5.463 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.224 ns                ;
; N/A                                     ; 183.39 MHz ( period = 5.453 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.214 ns                ;
; N/A                                     ; 183.76 MHz ( period = 5.442 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[17]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.772 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.187 ns                ;
; N/A                                     ; 184.30 MHz ( period = 5.426 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.201 ns                ;
; N/A                                     ; 184.84 MHz ( period = 5.410 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[13]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.306 ns                ;
; N/A                                     ; 185.63 MHz ( period = 5.387 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[15]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.162 ns                ;
; N/A                                     ; 185.77 MHz ( period = 5.383 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 186.12 MHz ( period = 5.373 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.134 ns                ;
; N/A                                     ; 186.50 MHz ( period = 5.362 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[16]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.692 ns                ;
; N/A                                     ; 186.67 MHz ( period = 5.357 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.118 ns                ;
; N/A                                     ; 187.06 MHz ( period = 5.346 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.107 ns                ;
; N/A                                     ; 187.06 MHz ( period = 5.346 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.121 ns                ;
; N/A                                     ; 187.58 MHz ( period = 5.331 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[17]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 187.62 MHz ( period = 5.330 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[12]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.226 ns                ;
; N/A                                     ; 188.08 MHz ( period = 5.317 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[13]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[16]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.487 ns                ;
; N/A                                     ; 188.36 MHz ( period = 5.309 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[16]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.055 ns                ;
; N/A                                     ; 188.43 MHz ( period = 5.307 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[14]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.082 ns                ;
; N/A                                     ; 188.57 MHz ( period = 5.303 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.064 ns                ;
; N/A                                     ; 188.93 MHz ( period = 5.293 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.054 ns                ;
; N/A                                     ; 189.04 MHz ( period = 5.290 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[16]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.084 ns                ;
; N/A                                     ; 189.50 MHz ( period = 5.277 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.027 ns                ;
; N/A                                     ; 189.90 MHz ( period = 5.266 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.041 ns                ;
; N/A                                     ; 190.44 MHz ( period = 5.251 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[16]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.651 ns                ;
; N/A                                     ; 190.48 MHz ( period = 5.250 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[11]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.146 ns                ;
; N/A                                     ; 191.31 MHz ( period = 5.227 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[13]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.002 ns                ;
; N/A                                     ; 191.46 MHz ( period = 5.223 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.984 ns                ;
; N/A                                     ; 191.83 MHz ( period = 5.213 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.974 ns                ;
; N/A                                     ; 192.42 MHz ( period = 5.197 ns )                    ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.958 ns                ;
; N/A                                     ; 192.75 MHz ( period = 5.188 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Iout[15]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.518 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.947 ns                ;
; N/A                                     ; 192.83 MHz ( period = 5.186 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; 192.86 MHz ( period = 5.185 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage6|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage7|Qout[17]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.278 ns                ;
; N/A                                     ; 193.35 MHz ( period = 5.172 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage9|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage10|Qout[17]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.932 ns                ;
; N/A                                     ; 193.42 MHz ( period = 5.170 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[10]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.066 ns                ;
; N/A                                     ; 194.29 MHz ( period = 5.147 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage8|PHout[14]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage9|Iout[12]                                                                                                      ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.922 ns                ;
; N/A                                     ; 194.44 MHz ( period = 5.143 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.904 ns                ;
; N/A                                     ; 194.44 MHz ( period = 5.143 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage10|Iout[13]                                                                            ; cordic:rx_cordic|cordic_stage:cordic_stage11|Qout[15]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.313 ns                ;
; N/A                                     ; 194.74 MHz ( period = 5.135 ns )                    ; cordic:rx_cordic|cordic_stage:cordic_stage10|PHout[14]                                                                           ; cordic:rx_cordic|cordic_stage:cordic_stage11|Iout[15]                                                                                                     ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 194.82 MHz ( period = 5.133 ns )                    ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5]                          ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.212 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.216 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.230 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.212 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.212 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.212 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.212 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.212 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.198 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.212 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.173 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.155 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.083 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 5.065 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg7  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg7  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg8  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.862 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg8  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.876 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg7  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg8  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_we_reg       ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg0  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg0 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg1 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg2 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg3 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg4 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg5 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg6 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg7 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_address_reg8 ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.747 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg1  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg6  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg7  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a0~portb_datain_reg8  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.729 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg2  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg3  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg4  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.716 ns                ;
; N/A                                     ; Restricted to 195.01 MHz ( period = 5.128 ns )      ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|altsyncram_bb11:fifo_ram|altsyncram_lve1:altsyncram5|ram_block6a7~portb_datain_reg5  ; ENC_CLK    ; ENC_CLK  ; None                        ; None                      ; 4.716 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                                                  ;                                                                                                                                                           ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'FX2_CLK'                                                                                                                                                                                                      ;
+-------+------------------------------------------------+--------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                     ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; RegisterX:freqsetreg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.551 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[6] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[5] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[7] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[4] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[3] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[2] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[1] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph2 ; RegisterX:freqsetreg|OUT[0] ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.376 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; SPI_REGS:spi_regs|CS_ph1 ; SPI_REGS:spi_regs|CS_ph2    ; FX2_CLK    ; FX2_CLK  ; None                        ; None                      ; 1.007 ns                ;
+-------+------------------------------------------------+--------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'SCK'                                                                                                                                                                                                                                                            ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                            ; To                              ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; 340.02 MHz ( period = 2.941 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.703 ns                ;
; N/A                                     ; 343.29 MHz ( period = 2.913 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; 343.29 MHz ( period = 2.913 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; 343.29 MHz ( period = 2.913 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; 343.29 MHz ( period = 2.913 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; 343.29 MHz ( period = 2.913 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; 343.29 MHz ( period = 2.913 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; 343.29 MHz ( period = 2.913 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.675 ns                ;
; N/A                                     ; 345.18 MHz ( period = 2.897 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|saddr[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.702 ns                ;
; N/A                                     ; 345.18 MHz ( period = 2.897 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|saddr[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.702 ns                ;
; N/A                                     ; 345.18 MHz ( period = 2.897 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|saddr[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.702 ns                ;
; N/A                                     ; 345.18 MHz ( period = 2.897 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|saddr[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.702 ns                ;
; N/A                                     ; 345.18 MHz ( period = 2.897 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|saddr[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.702 ns                ;
; N/A                                     ; 345.18 MHz ( period = 2.897 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|saddr[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.702 ns                ;
; N/A                                     ; 345.18 MHz ( period = 2.897 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|saddr[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.702 ns                ;
; N/A                                     ; 348.55 MHz ( period = 2.869 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|saddr[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; 348.55 MHz ( period = 2.869 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|saddr[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; 348.55 MHz ( period = 2.869 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|saddr[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; 348.55 MHz ( period = 2.869 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|saddr[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; 348.55 MHz ( period = 2.869 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|saddr[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; 348.55 MHz ( period = 2.869 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|saddr[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; 348.55 MHz ( period = 2.869 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|saddr[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.674 ns                ;
; N/A                                     ; 357.27 MHz ( period = 2.799 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 357.27 MHz ( period = 2.799 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 357.27 MHz ( period = 2.799 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 357.27 MHz ( period = 2.799 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 357.27 MHz ( period = 2.799 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 357.27 MHz ( period = 2.799 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 357.27 MHz ( period = 2.799 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.561 ns                ;
; N/A                                     ; 360.10 MHz ( period = 2.777 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 360.10 MHz ( period = 2.777 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 360.10 MHz ( period = 2.777 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 360.10 MHz ( period = 2.777 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 360.10 MHz ( period = 2.777 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 360.10 MHz ( period = 2.777 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 360.10 MHz ( period = 2.777 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.539 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; 361.66 MHz ( period = 2.765 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.527 ns                ;
; N/A                                     ; 362.98 MHz ( period = 2.755 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|saddr[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 362.98 MHz ( period = 2.755 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|saddr[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 362.98 MHz ( period = 2.755 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|saddr[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 362.98 MHz ( period = 2.755 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|saddr[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 362.98 MHz ( period = 2.755 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|saddr[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 362.98 MHz ( period = 2.755 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|saddr[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 362.98 MHz ( period = 2.755 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|saddr[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.560 ns                ;
; N/A                                     ; 363.64 MHz ( period = 2.750 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|BitCounter[4] ; SCK        ; SCK      ; None                        ; None                      ; 2.511 ns                ;
; N/A                                     ; 364.17 MHz ( period = 2.746 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 2.507 ns                ;
; N/A                                     ; 365.90 MHz ( period = 2.733 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|saddr[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.538 ns                ;
; N/A                                     ; 365.90 MHz ( period = 2.733 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|saddr[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.538 ns                ;
; N/A                                     ; 365.90 MHz ( period = 2.733 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|saddr[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.538 ns                ;
; N/A                                     ; 365.90 MHz ( period = 2.733 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|saddr[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.538 ns                ;
; N/A                                     ; 365.90 MHz ( period = 2.733 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|saddr[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.538 ns                ;
; N/A                                     ; 365.90 MHz ( period = 2.733 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|saddr[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.538 ns                ;
; N/A                                     ; 365.90 MHz ( period = 2.733 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|saddr[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.538 ns                ;
; N/A                                     ; 367.51 MHz ( period = 2.721 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|saddr[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 367.51 MHz ( period = 2.721 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|saddr[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 367.51 MHz ( period = 2.721 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|saddr[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 367.51 MHz ( period = 2.721 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|saddr[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 367.51 MHz ( period = 2.721 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|saddr[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 367.51 MHz ( period = 2.721 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|saddr[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 367.51 MHz ( period = 2.721 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|saddr[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.526 ns                ;
; N/A                                     ; 367.92 MHz ( period = 2.718 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 2.479 ns                ;
; N/A                                     ; 369.00 MHz ( period = 2.710 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|BitCounter[4] ; SCK        ; SCK      ; None                        ; None                      ; 2.471 ns                ;
; N/A                                     ; 378.93 MHz ( period = 2.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 378.93 MHz ( period = 2.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 378.93 MHz ( period = 2.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 378.93 MHz ( period = 2.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 378.93 MHz ( period = 2.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 378.93 MHz ( period = 2.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 378.93 MHz ( period = 2.639 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.401 ns                ;
; N/A                                     ; 379.65 MHz ( period = 2.634 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.396 ns                ;
; N/A                                     ; 379.65 MHz ( period = 2.634 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.396 ns                ;
; N/A                                     ; 379.65 MHz ( period = 2.634 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.396 ns                ;
; N/A                                     ; 379.65 MHz ( period = 2.634 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.396 ns                ;
; N/A                                     ; 379.65 MHz ( period = 2.634 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.396 ns                ;
; N/A                                     ; 379.65 MHz ( period = 2.634 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.396 ns                ;
; N/A                                     ; 379.65 MHz ( period = 2.634 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.396 ns                ;
; N/A                                     ; 381.39 MHz ( period = 2.622 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 381.39 MHz ( period = 2.622 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 381.39 MHz ( period = 2.622 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 381.39 MHz ( period = 2.622 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 381.39 MHz ( period = 2.622 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 381.39 MHz ( period = 2.622 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 381.39 MHz ( period = 2.622 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.384 ns                ;
; N/A                                     ; 384.02 MHz ( period = 2.604 ns )                    ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 2.365 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|BitCounter[4] ; SCK        ; SCK      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 385.06 MHz ( period = 2.597 ns )                    ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|sRd           ; SCK        ; SCK      ; None                        ; None                      ; 2.358 ns                ;
; N/A                                     ; 385.36 MHz ( period = 2.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|saddr[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; 385.36 MHz ( period = 2.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|saddr[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; 385.36 MHz ( period = 2.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|saddr[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; 385.36 MHz ( period = 2.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|saddr[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; 385.36 MHz ( period = 2.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|saddr[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; 385.36 MHz ( period = 2.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|saddr[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; 385.36 MHz ( period = 2.595 ns )                    ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|saddr[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.400 ns                ;
; N/A                                     ; 385.95 MHz ( period = 2.591 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|BitCounter[4] ; SCK        ; SCK      ; None                        ; None                      ; 2.352 ns                ;
; N/A                                     ; 386.10 MHz ( period = 2.590 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|saddr[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.395 ns                ;
; N/A                                     ; 386.10 MHz ( period = 2.590 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|saddr[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.395 ns                ;
; N/A                                     ; 386.10 MHz ( period = 2.590 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|saddr[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.395 ns                ;
; N/A                                     ; 386.10 MHz ( period = 2.590 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|saddr[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.395 ns                ;
; N/A                                     ; 386.10 MHz ( period = 2.590 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|saddr[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.395 ns                ;
; N/A                                     ; 386.10 MHz ( period = 2.590 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|saddr[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.395 ns                ;
; N/A                                     ; 386.10 MHz ( period = 2.590 ns )                    ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|saddr[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.395 ns                ;
; N/A                                     ; 387.30 MHz ( period = 2.582 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 387.30 MHz ( period = 2.582 ns )                    ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 387.30 MHz ( period = 2.582 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 387.30 MHz ( period = 2.582 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 387.30 MHz ( period = 2.582 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 387.30 MHz ( period = 2.582 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 387.30 MHz ( period = 2.582 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 387.30 MHz ( period = 2.582 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.344 ns                ;
; N/A                                     ; 387.90 MHz ( period = 2.578 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|saddr[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 387.90 MHz ( period = 2.578 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|saddr[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 387.90 MHz ( period = 2.578 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|saddr[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 387.90 MHz ( period = 2.578 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|saddr[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 387.90 MHz ( period = 2.578 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|saddr[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 387.90 MHz ( period = 2.578 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|saddr[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 387.90 MHz ( period = 2.578 ns )                    ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|saddr[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.383 ns                ;
; N/A                                     ; 389.11 MHz ( period = 2.570 ns )                    ; SPI_REGS:spi_regs|sRd           ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 2.331 ns                ;
; N/A                                     ; 389.26 MHz ( period = 2.569 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|BitCounter[4] ; SCK        ; SCK      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 389.26 MHz ( period = 2.569 ns )                    ; SPI_REGS:spi_regs|BitCounter[7] ; SPI_REGS:spi_regs|sRd           ; SCK        ; SCK      ; None                        ; None                      ; 2.330 ns                ;
; N/A                                     ; 390.17 MHz ( period = 2.563 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|BitCounter[4] ; SCK        ; SCK      ; None                        ; None                      ; 2.324 ns                ;
; N/A                                     ; 391.70 MHz ( period = 2.553 ns )                    ; SPI_REGS:spi_regs|saddr[4]      ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 2.270 ns                ;
; N/A                                     ; 394.01 MHz ( period = 2.538 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|saddr[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 394.01 MHz ( period = 2.538 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|saddr[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 394.01 MHz ( period = 2.538 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|saddr[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 394.01 MHz ( period = 2.538 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|saddr[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 394.01 MHz ( period = 2.538 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|saddr[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 394.01 MHz ( period = 2.538 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|saddr[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 394.01 MHz ( period = 2.538 ns )                    ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|saddr[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.343 ns                ;
; N/A                                     ; 398.25 MHz ( period = 2.511 ns )                    ; SPI_REGS:spi_regs|saddr[5]      ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 2.228 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|BitCounter[4] ; SCK        ; SCK      ; None                        ; None                      ; 2.216 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|sRd           ; SCK        ; SCK      ; None                        ; None                      ; 2.216 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 2.205 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 2.200 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|sRd           ; SCK        ; SCK      ; None                        ; None                      ; 2.160 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[4]      ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.110 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[4]      ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.110 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[4]      ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.110 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[4]      ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.109 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[4]      ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.109 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[4]      ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.105 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[4]      ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.104 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[5]      ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 2.068 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[5]      ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 2.068 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[5]      ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 2.068 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[5]      ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[5]      ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 2.067 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[5]      ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 2.063 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[5]      ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 2.062 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[0]      ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 2.052 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 2.061 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|BitCounter[4] ; SCK        ; SCK      ; None                        ; None                      ; 2.059 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|sRd           ; SCK        ; SCK      ; None                        ; None                      ; 2.056 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|BitCounter[7] ; SCK        ; SCK      ; None                        ; None                      ; 2.002 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[2]      ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 1.943 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|BitCounter[7] ; SCK        ; SCK      ; None                        ; None                      ; 1.962 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|sRd           ; SCK        ; SCK      ; None                        ; None                      ; 1.927 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|BitCounter[6] ; SCK        ; SCK      ; None                        ; None                      ; 1.922 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|BitCounter[7] ; SCK        ; SCK      ; None                        ; None                      ; 1.902 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|BitCounter[6] ; SCK        ; SCK      ; None                        ; None                      ; 1.882 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|BitCounter[7] ; SCK        ; SCK      ; None                        ; None                      ; 1.843 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 1.828 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[2]      ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 1.783 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[2]      ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 1.783 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[2]      ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 1.783 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[2]      ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 1.782 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[2]      ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 1.782 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|BitCounter[6] ; SCK        ; SCK      ; None                        ; None                      ; 1.822 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[2]      ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 1.778 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|BitCounter[7] ; SCK        ; SCK      ; None                        ; None                      ; 1.820 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[2]      ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 1.777 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|BitCounter[7] ; SCK        ; SCK      ; None                        ; None                      ; 1.815 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[3]      ; SPI_REGS:spi_regs|sdata[7]      ; SCK        ; SCK      ; None                        ; None                      ; 1.766 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|BitCounter[6] ; SCK        ; SCK      ; None                        ; None                      ; 1.763 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[0] ; SPI_REGS:spi_regs|BitCounter[5] ; SCK        ; SCK      ; None                        ; None                      ; 1.748 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[5] ; SPI_REGS:spi_regs|BitCounter[6] ; SCK        ; SCK      ; None                        ; None                      ; 1.740 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[3] ; SPI_REGS:spi_regs|BitCounter[6] ; SCK        ; SCK      ; None                        ; None                      ; 1.735 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[2] ; SPI_REGS:spi_regs|sRd           ; SCK        ; SCK      ; None                        ; None                      ; 1.724 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[1] ; SPI_REGS:spi_regs|BitCounter[5] ; SCK        ; SCK      ; None                        ; None                      ; 1.708 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[3]      ; SPI_REGS:spi_regs|sdata[4]      ; SCK        ; SCK      ; None                        ; None                      ; 1.606 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[3]      ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 1.606 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[3]      ; SPI_REGS:spi_regs|sdata[1]      ; SCK        ; SCK      ; None                        ; None                      ; 1.606 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[3]      ; SPI_REGS:spi_regs|sdata[5]      ; SCK        ; SCK      ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[3]      ; SPI_REGS:spi_regs|sdata[3]      ; SCK        ; SCK      ; None                        ; None                      ; 1.605 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[4] ; SPI_REGS:spi_regs|BitCounter[5] ; SCK        ; SCK      ; None                        ; None                      ; 1.648 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[3]      ; SPI_REGS:spi_regs|sdata[6]      ; SCK        ; SCK      ; None                        ; None                      ; 1.601 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|BitCounter[6] ; SPI_REGS:spi_regs|BitCounter[7] ; SCK        ; SCK      ; None                        ; None                      ; 1.643 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[3]      ; SPI_REGS:spi_regs|sdata[0]      ; SCK        ; SCK      ; None                        ; None                      ; 1.600 ns                ;
; N/A                                     ; Restricted to 405.02 MHz ( period = 2.469 ns )      ; SPI_REGS:spi_regs|saddr[1]      ; SPI_REGS:spi_regs|sdata[2]      ; SCK        ; SCK      ; None                        ; None                      ; 1.565 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                 ;                                 ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+---------------------------------+---------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+--------+----------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                         ; To Clock ;
+-------+--------------+------------+--------+----------------------------+----------+
; N/A   ; None         ; 7.765 ns   ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A   ; None         ; 7.765 ns   ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.893 ns   ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A   ; None         ; 6.832 ns   ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A   ; None         ; 5.728 ns   ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A   ; None         ; 5.266 ns   ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A   ; None         ; 5.085 ns   ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A   ; None         ; 4.894 ns   ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A   ; None         ; 4.886 ns   ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A   ; None         ; 4.707 ns   ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A   ; None         ; 4.704 ns   ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A   ; None         ; 4.678 ns   ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A   ; None         ; 4.665 ns   ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A   ; None         ; 4.644 ns   ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A   ; None         ; 4.506 ns   ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A   ; None         ; 4.322 ns   ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A   ; None         ; 4.262 ns   ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A   ; None         ; 4.076 ns   ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A   ; None         ; 4.071 ns   ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A   ; None         ; 4.027 ns   ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A   ; None         ; 3.989 ns   ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.788 ns   ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.695 ns   ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.680 ns   ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A   ; None         ; 3.669 ns   ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
+-------+--------------+------------+--------+----------------------------+----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; tco                                                                                                                                                                                        ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; Slack ; Required tco ; Actual tco ; From                                                                                                                             ; To     ; From Clock ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+
; N/A   ; None         ; 12.129 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 12.129 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 12.086 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.996 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.647 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.646 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.599 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.403 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.397 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.355 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.349 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.342 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.288 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.258 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.254 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.250 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.236 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.183 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 11.051 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.017 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 11.004 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 11.000 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.983 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.975 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.974 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.955 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.909 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[9] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.907 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[9]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.906 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.885 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.868 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.829 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.823 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.793 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.790 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.755 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.753 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.752 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[5]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.730 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.688 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.669 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.655 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[6] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.641 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[7]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.635 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.625 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[4]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.607 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[9] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.578 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.567 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.550 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.548 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.530 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[8]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.508 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[6]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.491 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO1  ; ENC_CLK    ;
; N/A   ; None         ; 10.484 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.453 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[2] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.399 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[1]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.374 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.292 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.256 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]                                                  ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.256 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[5] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.239 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[4] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.233 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[2]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.222 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[4] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.208 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[8] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.192 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[7] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.191 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.167 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.161 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[8] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.155 ns  ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[0]                                                  ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 10.083 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[1] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 10.063 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[5] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 10.056 ns  ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[7] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.988 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[1] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.848 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[6] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.820 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.812 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[2] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.724 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_4e8:ws_dgrp|dffpipe_ve9:dffpipe15|dffe17a[0] ; GPIO2  ; ENC_CLK    ;
; N/A   ; None         ; 9.540 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[3] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 9.346 ns   ; tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO3  ; IFCLK      ;
; N/A   ; None         ; 9.341 ns   ; tx_fifo:tx_fifo_q|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|alt_synch_pipe_vd8:rs_dgwp|dffpipe_ue9:dffpipe10|dffe12a[0] ; GPIO4  ; IFCLK      ;
; N/A   ; None         ; 8.435 ns   ; FD[13]~reg0                                                                                                                      ; FD[13] ; IFCLK      ;
; N/A   ; None         ; 8.349 ns   ; FD[1]~reg0                                                                                                                       ; FD[1]  ; IFCLK      ;
; N/A   ; None         ; 8.319 ns   ; FD[8]~reg0                                                                                                                       ; FD[8]  ; IFCLK      ;
; N/A   ; None         ; 8.259 ns   ; FD[10]~reg0                                                                                                                      ; FD[10] ; IFCLK      ;
; N/A   ; None         ; 8.250 ns   ; FD[5]~reg0                                                                                                                       ; FD[5]  ; IFCLK      ;
; N/A   ; None         ; 8.249 ns   ; FD[3]~reg0                                                                                                                       ; FD[3]  ; IFCLK      ;
; N/A   ; None         ; 8.246 ns   ; FD[4]~reg0                                                                                                                       ; FD[4]  ; IFCLK      ;
; N/A   ; None         ; 8.223 ns   ; FD[2]~reg0                                                                                                                       ; FD[2]  ; IFCLK      ;
; N/A   ; None         ; 8.168 ns   ; FD[12]~reg0                                                                                                                      ; FD[12] ; IFCLK      ;
; N/A   ; None         ; 8.103 ns   ; FD[7]~reg0                                                                                                                       ; FD[7]  ; IFCLK      ;
; N/A   ; None         ; 8.035 ns   ; SPI_REGS:spi_regs|sdata[7]                                                                                                       ; SO     ; SCK        ;
; N/A   ; None         ; 7.987 ns   ; FD[6]~reg0                                                                                                                       ; FD[6]  ; IFCLK      ;
; N/A   ; None         ; 7.893 ns   ; FD[11]~reg0                                                                                                                      ; FD[11] ; IFCLK      ;
; N/A   ; None         ; 7.852 ns   ; FD[0]~reg0                                                                                                                       ; FD[0]  ; IFCLK      ;
; N/A   ; None         ; 7.629 ns   ; FD[9]~reg0                                                                                                                       ; FD[9]  ; IFCLK      ;
; N/A   ; None         ; 7.578 ns   ; SPI_REGS:spi_regs|sRd                                                                                                            ; SO     ; SCK        ;
; N/A   ; None         ; 7.309 ns   ; FD[14]~reg0                                                                                                                      ; FD[14] ; IFCLK      ;
; N/A   ; None         ; 7.286 ns   ; FD[15]~reg0                                                                                                                      ; FD[15] ; IFCLK      ;
; N/A   ; None         ; 7.238 ns   ; WRITE_FX2FIFO                                                                                                                    ; SLWR   ; IFCLK      ;
+-------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------+--------+------------+


+-------------------------------------------------------------+
; tpd                                                         ;
+-------+-------------------+-----------------+-------+-------+
; Slack ; Required P2P Time ; Actual P2P Time ; From  ; To    ;
+-------+-------------------+-----------------+-------+-------+
; N/A   ; None              ; 10.640 ns       ; FLAGB ; GPIO6 ;
; N/A   ; None              ; 9.942 ns        ; FLAGC ; GPIO7 ;
; N/A   ; None              ; 9.861 ns        ; FLAGA ; GPIO5 ;
+-------+-------------------+-----------------+-------+-------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                         ; To Clock ;
+---------------+-------------+-----------+--------+----------------------------+----------+
; N/A           ; None        ; -3.421 ns ; DA[15] ; ADC[15]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.432 ns ; DA[14] ; ADC[14]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.447 ns ; DA[12] ; ADC[12]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.540 ns ; DA[13] ; ADC[13]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.741 ns ; DA[10] ; ADC[10]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.779 ns ; DA[9]  ; ADC[9]                     ; ENC_CLK  ;
; N/A           ; None        ; -3.823 ns ; DA[11] ; ADC[11]                    ; ENC_CLK  ;
; N/A           ; None        ; -3.828 ns ; SI     ; SPI_REGS:spi_regs|saddr[0] ; SCK      ;
; N/A           ; None        ; -4.014 ns ; DA[8]  ; ADC[8]                     ; ENC_CLK  ;
; N/A           ; None        ; -4.074 ns ; SI     ; SPI_REGS:spi_regs|sdata[0] ; SCK      ;
; N/A           ; None        ; -4.258 ns ; DA[0]  ; ADC[0]                     ; ENC_CLK  ;
; N/A           ; None        ; -4.396 ns ; DA[4]  ; ADC[4]                     ; ENC_CLK  ;
; N/A           ; None        ; -4.417 ns ; DA[7]  ; ADC[7]                     ; ENC_CLK  ;
; N/A           ; None        ; -4.430 ns ; DA[5]  ; ADC[5]                     ; ENC_CLK  ;
; N/A           ; None        ; -4.456 ns ; DA[6]  ; ADC[6]                     ; ENC_CLK  ;
; N/A           ; None        ; -4.459 ns ; CS     ; SPI_REGS:spi_regs|CS_ph1   ; FX2_CLK  ;
; N/A           ; None        ; -4.638 ns ; DA[1]  ; ADC[1]                     ; ENC_CLK  ;
; N/A           ; None        ; -4.646 ns ; DA[3]  ; ADC[3]                     ; ENC_CLK  ;
; N/A           ; None        ; -4.837 ns ; DA[2]  ; ADC[2]                     ; ENC_CLK  ;
; N/A           ; None        ; -5.018 ns ; FLAGB  ; fx2st.0011                 ; IFCLK    ;
; N/A           ; None        ; -5.480 ns ; FLAGB  ; fx2st.0010                 ; IFCLK    ;
; N/A           ; None        ; -6.584 ns ; FLAGB  ; WRITE_FX2FIFO              ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[0]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[1]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[2]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[3]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[4]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[5]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[6]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[7]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[8]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[9]~reg0                 ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[10]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[11]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[12]~reg0                ; IFCLK    ;
; N/A           ; None        ; -6.645 ns ; FLAGB  ; FD[13]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.517 ns ; FLAGB  ; FD[14]~reg0                ; IFCLK    ;
; N/A           ; None        ; -7.517 ns ; FLAGB  ; FD[15]~reg0                ; IFCLK    ;
+---------------+-------------+-----------+--------+----------------------------+----------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Timing Assignments                                                                                                                        ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Option          ; Setting ; From             ; To                            ; Entity Name ; Help                                                 ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+
; Cut Timing Path ; On      ; previous_rdempty ; wrempty_reg|dffpipe13|dffe14a ; dcfifo_ncb1 ; Node named previous_rdempty removed during synthesis ;
; Cut Timing Path ; On      ; previous_wrfull  ; rdfull_reg|dffpipe7|dffe8a    ; dcfifo_ncb1 ; Node named previous_wrfull removed during synthesis  ;
+-----------------+---------+------------------+-------------------------------+-------------+------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Timing Analyzer
    Info: Version 6.0 Build 202 06/20/2006 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed Sep 06 15:56:05 2006
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off ozy_eval -c ozy_eval --timing_analysis_only
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "IFCLK" is an undefined clock
    Info: Assuming node "ENC_CLK" is an undefined clock
    Info: Assuming node "FX2_CLK" is an undefined clock
    Info: Assuming node "SCK" is an undefined clock
Info: Clock "IFCLK" has Internal fmax of 150.35 MHz between source register "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]" and destination register "FD[14]~reg0" (period= 6.651 ns)
    Info: + Longest register to register delay is 6.381 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X25_Y9_N25; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]'
        Info: 2: + IC(0.962 ns) + CELL(0.178 ns) = 1.140 ns; Loc. = LCCOMB_X24_Y5_N8; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~73'
        Info: 3: + IC(0.805 ns) + CELL(0.512 ns) = 2.457 ns; Loc. = LCCOMB_X26_Y5_N0; Fanout = 6; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdempty_eq_comp_aeb_int~0'
        Info: 4: + IC(1.142 ns) + CELL(0.178 ns) = 3.777 ns; Loc. = LCCOMB_X18_Y6_N2; Fanout = 2; COMB Node = 'FD[0]~566'
        Info: 5: + IC(0.293 ns) + CELL(0.178 ns) = 4.248 ns; Loc. = LCCOMB_X18_Y6_N4; Fanout = 16; COMB Node = 'FD[0]~567'
        Info: 6: + IC(1.375 ns) + CELL(0.758 ns) = 6.381 ns; Loc. = LCFF_X8_Y6_N31; Fanout = 1; REG Node = 'FD[14]~reg0'
        Info: Total cell delay = 1.804 ns ( 28.27 % )
        Info: Total interconnect delay = 4.577 ns ( 71.73 % )
    Info: - Smallest clock skew is -0.031 ns
        Info: + Shortest clock path from clock "IFCLK" to destination register is 2.538 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.750 ns) + CELL(0.602 ns) = 2.538 ns; Loc. = LCFF_X8_Y6_N31; Fanout = 1; REG Node = 'FD[14]~reg0'
            Info: Total cell delay = 1.658 ns ( 65.33 % )
            Info: Total interconnect delay = 0.880 ns ( 34.67 % )
        Info: - Longest clock path from clock "IFCLK" to source register is 2.569 ns
            Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
            Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
            Info: 3: + IC(0.781 ns) + CELL(0.602 ns) = 2.569 ns; Loc. = LCFF_X25_Y9_N25; Fanout = 2; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|rdptr_g[3]'
            Info: Total cell delay = 1.658 ns ( 64.54 % )
            Info: Total interconnect delay = 0.911 ns ( 35.46 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "ENC_CLK" has Internal fmax of 171.7 MHz between source register "cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]" and destination register "cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]" (period= 5.824 ns)
    Info: + Longest register to register delay is 4.720 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X21_Y5_N7; Fanout = 46; REG Node = 'cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]'
        Info: 2: + IC(1.742 ns) + CELL(0.178 ns) = 1.920 ns; Loc. = LCCOMB_X25_Y13_N8; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Add2~643'
        Info: 3: + IC(0.296 ns) + CELL(0.495 ns) = 2.711 ns; Loc. = LCCOMB_X25_Y13_N16; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[0]~220'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 2.791 ns; Loc. = LCCOMB_X25_Y13_N18; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[1]~221'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 2.871 ns; Loc. = LCCOMB_X25_Y13_N20; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[2]~222'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 2.951 ns; Loc. = LCCOMB_X25_Y13_N22; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[3]~223'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 3.031 ns; Loc. = LCCOMB_X25_Y13_N24; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[4]~224'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 3.111 ns; Loc. = LCCOMB_X25_Y13_N26; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[5]~225'
        Info: 9: + IC(0.000 ns) + CELL(0.080 ns) = 3.191 ns; Loc. = LCCOMB_X25_Y13_N28; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[6]~226'
        Info: 10: + IC(0.000 ns) + CELL(0.161 ns) = 3.352 ns; Loc. = LCCOMB_X25_Y13_N30; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[7]~227'
        Info: 11: + IC(0.000 ns) + CELL(0.080 ns) = 3.432 ns; Loc. = LCCOMB_X25_Y12_N0; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[8]~228'
        Info: 12: + IC(0.000 ns) + CELL(0.080 ns) = 3.512 ns; Loc. = LCCOMB_X25_Y12_N2; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[9]~229'
        Info: 13: + IC(0.000 ns) + CELL(0.080 ns) = 3.592 ns; Loc. = LCCOMB_X25_Y12_N4; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[10]~230'
        Info: 14: + IC(0.000 ns) + CELL(0.080 ns) = 3.672 ns; Loc. = LCCOMB_X25_Y12_N6; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[11]~231'
        Info: 15: + IC(0.000 ns) + CELL(0.080 ns) = 3.752 ns; Loc. = LCCOMB_X25_Y12_N8; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[12]~232'
        Info: 16: + IC(0.000 ns) + CELL(0.080 ns) = 3.832 ns; Loc. = LCCOMB_X25_Y12_N10; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[13]~233'
        Info: 17: + IC(0.000 ns) + CELL(0.080 ns) = 3.912 ns; Loc. = LCCOMB_X25_Y12_N12; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[14]~234'
        Info: 18: + IC(0.000 ns) + CELL(0.174 ns) = 4.086 ns; Loc. = LCCOMB_X25_Y12_N14; Fanout = 2; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[15]~235'
        Info: 19: + IC(0.000 ns) + CELL(0.080 ns) = 4.166 ns; Loc. = LCCOMB_X25_Y12_N16; Fanout = 1; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[16]~236'
        Info: 20: + IC(0.000 ns) + CELL(0.458 ns) = 4.624 ns; Loc. = LCCOMB_X25_Y12_N18; Fanout = 1; COMB Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]~201'
        Info: 21: + IC(0.000 ns) + CELL(0.096 ns) = 4.720 ns; Loc. = LCFF_X25_Y12_N19; Fanout = 2; REG Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]'
        Info: Total cell delay = 2.682 ns ( 56.82 % )
        Info: Total interconnect delay = 2.038 ns ( 43.18 % )
    Info: - Smallest clock skew is -0.865 ns
        Info: + Shortest clock path from clock "ENC_CLK" to destination register is 2.646 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 811; CLK Node = 'ENC_CLK'
            Info: 2: + IC(1.110 ns) + CELL(0.602 ns) = 2.646 ns; Loc. = LCFF_X25_Y12_N19; Fanout = 2; REG Node = 'cordic:rx_cordic|cordic_stage:cordic_stage1|Qout[17]'
            Info: Total cell delay = 1.536 ns ( 58.05 % )
            Info: Total interconnect delay = 1.110 ns ( 41.95 % )
        Info: - Longest clock path from clock "ENC_CLK" to source register is 3.511 ns
            Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 811; CLK Node = 'ENC_CLK'
            Info: 2: + IC(1.975 ns) + CELL(0.602 ns) = 3.511 ns; Loc. = LCFF_X21_Y5_N7; Fanout = 46; REG Node = 'cordic:rx_cordic|cordic_stage:cordic_stage0|PHout[14]'
            Info: Total cell delay = 1.536 ns ( 43.75 % )
            Info: Total interconnect delay = 1.975 ns ( 56.25 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "FX2_CLK" Internal fmax is restricted to 380.08 MHz between source register "SPI_REGS:spi_regs|CS_ph1" and destination register "RegisterX:freqsetreg|OUT[6]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.551 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X10_Y9_N27; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
            Info: 2: + IC(0.356 ns) + CELL(0.177 ns) = 0.533 ns; Loc. = LCCOMB_X10_Y9_N12; Fanout = 8; COMB Node = 'RegisterX:freqsetreg|always0~0'
            Info: 3: + IC(0.260 ns) + CELL(0.758 ns) = 1.551 ns; Loc. = LCFF_X10_Y9_N11; Fanout = 3; REG Node = 'RegisterX:freqsetreg|OUT[6]'
            Info: Total cell delay = 0.935 ns ( 60.28 % )
            Info: Total interconnect delay = 0.616 ns ( 39.72 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "FX2_CLK" to destination register is 2.566 ns
                Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.766 ns) + CELL(0.602 ns) = 2.566 ns; Loc. = LCFF_X10_Y9_N11; Fanout = 3; REG Node = 'RegisterX:freqsetreg|OUT[6]'
                Info: Total cell delay = 1.668 ns ( 65.00 % )
                Info: Total interconnect delay = 0.898 ns ( 35.00 % )
            Info: - Longest clock path from clock "FX2_CLK" to source register is 2.566 ns
                Info: 1: + IC(0.000 ns) + CELL(1.066 ns) = 1.066 ns; Loc. = PIN_23; Fanout = 1; CLK Node = 'FX2_CLK'
                Info: 2: + IC(0.132 ns) + CELL(0.000 ns) = 1.198 ns; Loc. = CLKCTRL_G0; Fanout = 10; COMB Node = 'FX2_CLK~clkctrl'
                Info: 3: + IC(0.766 ns) + CELL(0.602 ns) = 2.566 ns; Loc. = LCFF_X10_Y9_N27; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|CS_ph1'
                Info: Total cell delay = 1.668 ns ( 65.00 % )
                Info: Total interconnect delay = 0.898 ns ( 35.00 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: Clock "SCK" has Internal fmax of 340.02 MHz between source register "SPI_REGS:spi_regs|BitCounter[6]" and destination register "SPI_REGS:spi_regs|sdata[6]" (period= 2.941 ns)
    Info: + Longest register to register delay is 2.703 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[6]'
        Info: 2: + IC(0.392 ns) + CELL(0.455 ns) = 0.847 ns; Loc. = LCCOMB_X9_Y10_N24; Fanout = 4; COMB Node = 'SPI_REGS:spi_regs|Equal0~112'
        Info: 3: + IC(0.322 ns) + CELL(0.322 ns) = 1.491 ns; Loc. = LCCOMB_X9_Y10_N30; Fanout = 14; COMB Node = 'SPI_REGS:spi_regs|saddr[5]~8'
        Info: 4: + IC(0.454 ns) + CELL(0.758 ns) = 2.703 ns; Loc. = LCFF_X10_Y10_N29; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|sdata[6]'
        Info: Total cell delay = 1.535 ns ( 56.79 % )
        Info: Total interconnect delay = 1.168 ns ( 43.21 % )
    Info: - Smallest clock skew is 0.001 ns
        Info: + Shortest clock path from clock "SCK" to destination register is 3.117 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SCK'
            Info: 2: + IC(1.591 ns) + CELL(0.602 ns) = 3.117 ns; Loc. = LCFF_X10_Y10_N29; Fanout = 2; REG Node = 'SPI_REGS:spi_regs|sdata[6]'
            Info: Total cell delay = 1.526 ns ( 48.96 % )
            Info: Total interconnect delay = 1.591 ns ( 51.04 % )
        Info: - Longest clock path from clock "SCK" to source register is 3.116 ns
            Info: 1: + IC(0.000 ns) + CELL(0.924 ns) = 0.924 ns; Loc. = PIN_15; Fanout = 24; CLK Node = 'SCK'
            Info: 2: + IC(1.590 ns) + CELL(0.602 ns) = 3.116 ns; Loc. = LCFF_X9_Y10_N17; Fanout = 3; REG Node = 'SPI_REGS:spi_regs|BitCounter[6]'
            Info: Total cell delay = 1.526 ns ( 48.97 % )
            Info: Total interconnect delay = 1.590 ns ( 51.03 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "FD[14]~reg0" (data pin = "FLAGB", clock pin = "IFCLK") is 7.765 ns
    Info: + Longest pin to register delay is 10.341 ns
        Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
        Info: 2: + IC(6.313 ns) + CELL(0.521 ns) = 7.737 ns; Loc. = LCCOMB_X18_Y6_N2; Fanout = 2; COMB Node = 'FD[0]~566'
        Info: 3: + IC(0.293 ns) + CELL(0.178 ns) = 8.208 ns; Loc. = LCCOMB_X18_Y6_N4; Fanout = 16; COMB Node = 'FD[0]~567'
        Info: 4: + IC(1.375 ns) + CELL(0.758 ns) = 10.341 ns; Loc. = LCFF_X8_Y6_N31; Fanout = 1; REG Node = 'FD[14]~reg0'
        Info: Total cell delay = 2.360 ns ( 22.82 % )
        Info: Total interconnect delay = 7.981 ns ( 77.18 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "IFCLK" to destination register is 2.538 ns
        Info: 1: + IC(0.000 ns) + CELL(1.056 ns) = 1.056 ns; Loc. = PIN_24; Fanout = 1; CLK Node = 'IFCLK'
        Info: 2: + IC(0.130 ns) + CELL(0.000 ns) = 1.186 ns; Loc. = CLKCTRL_G2; Fanout = 176; COMB Node = 'IFCLK~clkctrl'
        Info: 3: + IC(0.750 ns) + CELL(0.602 ns) = 2.538 ns; Loc. = LCFF_X8_Y6_N31; Fanout = 1; REG Node = 'FD[14]~reg0'
        Info: Total cell delay = 1.658 ns ( 65.33 % )
        Info: Total interconnect delay = 0.880 ns ( 34.67 % )
Info: tco from clock "ENC_CLK" to destination pin "GPIO1" through register "tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3]" is 12.129 ns
    Info: + Longest clock path from clock "ENC_CLK" to source register is 3.474 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 811; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.938 ns) + CELL(0.602 ns) = 3.474 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3]'
        Info: Total cell delay = 1.536 ns ( 44.21 % )
        Info: Total interconnect delay = 1.938 ns ( 55.79 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.378 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y6_N15; Fanout = 7; REG Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|a_graycounter_i27:wrptr_gp|power_modified_counter_values[3]'
        Info: 2: + IC(1.001 ns) + CELL(0.512 ns) = 1.513 ns; Loc. = LCCOMB_X24_Y5_N2; Fanout = 1; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~63'
        Info: 3: + IC(0.856 ns) + CELL(0.322 ns) = 2.691 ns; Loc. = LCCOMB_X24_Y6_N30; Fanout = 3; COMB Node = 'tx_fifo:tx_fifo_i|dcfifo:dcfifo_component|dcfifo_ncb1:auto_generated|wrfull_eq_comp_aeb_int~0'
        Info: 4: + IC(2.611 ns) + CELL(3.076 ns) = 8.378 ns; Loc. = PIN_67; Fanout = 0; PIN Node = 'GPIO1'
        Info: Total cell delay = 3.910 ns ( 46.67 % )
        Info: Total interconnect delay = 4.468 ns ( 53.33 % )
Info: Longest tpd from source pin "FLAGB" to destination pin "GPIO6" is 10.640 ns
    Info: 1: + IC(0.000 ns) + CELL(0.903 ns) = 0.903 ns; Loc. = PIN_197; Fanout = 3; PIN Node = 'FLAGB'
    Info: 2: + IC(6.701 ns) + CELL(3.036 ns) = 10.640 ns; Loc. = PIN_74; Fanout = 0; PIN Node = 'GPIO6'
    Info: Total cell delay = 3.939 ns ( 37.02 % )
    Info: Total interconnect delay = 6.701 ns ( 62.98 % )
Info: th for register "ADC[15]" (data pin = "DA[15]", clock pin = "ENC_CLK") is -3.421 ns
    Info: + Longest clock path from clock "ENC_CLK" to destination register is 2.707 ns
        Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_150; Fanout = 811; CLK Node = 'ENC_CLK'
        Info: 2: + IC(1.171 ns) + CELL(0.602 ns) = 2.707 ns; Loc. = LCFF_X27_Y11_N19; Fanout = 3; REG Node = 'ADC[15]'
        Info: Total cell delay = 1.536 ns ( 56.74 % )
        Info: Total interconnect delay = 1.171 ns ( 43.26 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 6.414 ns
        Info: 1: + IC(0.000 ns) + CELL(0.914 ns) = 0.914 ns; Loc. = PIN_152; Fanout = 1; PIN Node = 'DA[15]'
        Info: 2: + IC(5.226 ns) + CELL(0.178 ns) = 6.318 ns; Loc. = LCCOMB_X27_Y11_N18; Fanout = 1; COMB Node = 'ADC[15]~feeder'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 6.414 ns; Loc. = LCFF_X27_Y11_N19; Fanout = 3; REG Node = 'ADC[15]'
        Info: Total cell delay = 1.188 ns ( 18.52 % )
        Info: Total interconnect delay = 5.226 ns ( 81.48 % )
Warning: No matching clocks have timing constraints
Warning: No matching clocks have timing constraints
Warning: Found invalid timing assignments -- see Ignored Timing Assignments report for details
Info: Quartus II Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Processing ended: Wed Sep 06 15:56:06 2006
    Info: Elapsed time: 00:00:03


