;redcode
;assert 1
	SPL 0, <-102
	CMP -207, <-120
	MOV -1, <-26
	MOV -7, <-20
	DJN -1, @-20
	ADD -130, 9
	MOV @-127, 100
	DJN @139, -106
	SUB <139, -106
	SUB <0, @2
	SUB -207, <-126
	MOV 0, -102
	SUB @121, 103
	SUB -207, <-126
	ADD -130, 9
	SUB #92, @200
	ADD -130, 9
	ADD -130, 9
	SLT #-0, @5
	SUB #92, @200
	ADD -130, 9
	MOV -1, <-26
	DJN -1, @-20
	CMP #992, @200
	MOV #7, 220
	MOV @-127, 100
	MOV @-127, 100
	SUB <0, @2
	JMZ -930, #9
	JMZ <-127, 0
	DJN -1, @-20
	MOV -1, <-26
	SUB @-127, 100
	SUB @-127, 100
	MOV 0, -102
	SUB <0, @2
	SUB #92, @200
	SUB @121, 103
	ADD 522, 20
	ADD 10, 30
	SUB 12, 10
	SUB #92, @200
	SUB @129, -106
	SUB @129, -106
	SUB <0, @2
	SUB <0, @2
	ADD 780, 603
	ADD 780, 603
	ADD -130, 9
	SUB -1, <-20
	CMP -207, <-120
