<HTML>
<HEAD>
<TITLE>Timing Report</TITLE>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.0/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" class="Child" onclick="hideTocList()"><PRE>
<A name="timing_rpt_top">Timing Report</A><B><U><big></big></U></B>
Lattice Timing Report -  Setup  and Hold, Version Radiant (64-bit) 1.0.0.350.6

Sat Apr 27 14:35:58 2019

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2018 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -db-file midi_final_proj_2_impl_1.udb -sethld -v 3 -endpoints 10 -u 10 -ports 10 -rpt-file midi_final_proj_2_impl_1_lse.twr

-----------------------------------------
Design:          top
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
<LI>    <A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<LI>        <A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI>        <A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
<LI>    <A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Clk_1>2.1  Clock clk0</A></LI>
<LI>        <A href=#Timing_rpt_Clk_2>2.2  Clock inputclk</A></LI>
<LI>    <A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<LI>        <A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI>            <A href=#Timing_rpt_ConstraintCoverage>3.1.1  Constraint Coverage</A></LI>
<LI>            <A href=#Timing_rpt_Errors>3.1.2  Timing Errors</A></LI>
<LI>            <A href=#Timing_rpt_TotalScore>3.1.3  Total Timing Score</A></LI>
<LI>        <A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupConstraintSlackSummary>3.2.1  Setup Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_SetupCriticalEndpointSummary>3.2.2  Setup Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldConstraintSlackSummary>3.3.1  Hold Constraint Slack Summary</A></LI>
<LI>            <A href=#Timing_rpt_HoldCriticalEndpointSummary>3.3.2  Hold Critical Endpoint Summary </A></LI>
<LI>        <A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
<LI>            <A href=#Timing_rpt_UnconstrainedEndpoints>3.4.1  Unconstrained Start/End Points</A></LI>
<LI>            <A href=#Timing_rpt_StartEndPointsWithoutTimingConstraints>3.4.2  Start/End Points Without Timing Constraints</A></LI>
<LI>    <A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<LI>        <A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_1>4.1.1  Setup Path Details For Constraint: create_clock -name {inputclk} -period 20.8333333333333 [get_nets inputclk]</A></LI>
<LI>            <A href=#Timing_rpt_SetupDetailedConstraint_2>4.1.2  Setup Path Details For Constraint: create_clock -name {clk0} -period 1000 [get_nets outclk]</A></LI>
<LI>        <A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_1>4.2.1  Hold Path Details For Constraint: create_clock -name {inputclk} -period 20.8333333333333 [get_nets inputclk]</A></LI>
<LI>            <A href=#Timing_rpt_HoldDetailedConstraint_2>4.2.2  Hold Path Details For Constraint: create_clock -name {clk0} -period 1000 [get_nets outclk]</A></LI>

=====================================================================
                    End of Table of Contents
=====================================================================


<A name="Timing_rpt_DesignChecking"></A><B><U><big>1  DESIGN CHECKING</big></U></B>

<A name="Timing_rpt_SDCConstraints"></A><B><U><big>1.1  SDC Constraints</big></U></B>

create_clock -name {clk0} -period 1000 [get_nets outclk]
create_clock -name {inputclk} -period 20.8333333333333 [get_nets inputclk]

<A name="Timing_rpt_CombinationalLoop"></A><B><U><big>1.2  Combinational Loop</big></U></B>


<A name="Timing_rpt_ClockSummary"></A><B><U><big>2  CLOCK SUMMARY</big></U></B>

<A name="Timing_rpt_Clk_1"></A><B><U><big>2.1 Clock "clk0"</big></U></B>

create_clock -name {clk0} -period 1000 [get_nets outclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
               Clock clk0               |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From clk0                              |             Target |        1000.000 ns |          1.000 MHz 
                                        | Actual (all paths) |          12.668 ns |         78.939 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
               Clock clk0               |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From inputclk                          |                         ---- |                      No path 
------------------------------------------------------------------------------------------------------
<A name="Timing_rpt_Clk_2"></A><B><U><big>2.2 Clock "inputclk"</big></U></B>

create_clock -name {inputclk} -period 20.8333333333333 [get_nets inputclk]

Single Clock Domain
-------------------------------------------------------------------------------------------------------
             Clock inputclk             |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From inputclk                          |             Target |          20.833 ns |         48.001 MHz 
                                        | Actual (all paths) |          34.866 ns |         28.681 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing
------------------------------------------------------------------------------------------------------
             Clock inputclk             |   Worst Time Between Edges   |           Comment            
------------------------------------------------------------------------------------------------------
 From clk0                              |                    20.833 ns |            slack = -6.100 ns 
------------------------------------------------------------------------------------------------------


<A name="Timing_rpt_AnalysisSummary"></A><B><U><big>3  TIMING ANALYSIS SUMMARY</big></U></B>

<A name="Timing_rpt_Overall"></A><B><U><big>3.1  Overall (Setup and Hold)</big></U></B>

<A name="Timing_rpt_ConstraintCoverage"></A><B><U><big>3.1.1  Constraint Coverage</big></U></B>

Constraint Coverage: 98.5244%

<A name="Timing_rpt_Errors"></A><B><U><big>3.1.2  Timing Errors</big></U></B>

Timing Errors: 47 endpoints (setup), 0 endpoints (hold)

<A name="Timing_rpt_TotalScore"></A><B><U><big>3.1.3  Total Timing Score</big></U></B>

Total Negative Slack: 304.340 ns (setup), 0.000 ns (hold)

<A name="Timing_rpt_SetupSummary"></A><B><U><big>3.2  Setup Summary Report</big></U></B>

<A name="Timing_rpt_SetupConstraintSlackSummary"></A><B><U><big>3.2.1  Setup Constraint Slack Summary</big></U></B>
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>create_clock -name {inputclk} -period 2</FONT></A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_1"></A><A href=#Timing_rpt_SetupDetailedConstraint_1><FONT COLOR=red>0.8333333333333 [get_nets inputclk]</FONT></A>     |   <FONT COLOR=red>20.833 ns </FONT>|  <FONT COLOR=red>-14.033 ns </FONT>|   <FONT COLOR=red>33</FONT>   |   <FONT COLOR=red>34.867 ns </FONT>|  <FONT COLOR=red>28.680 MHz </FONT>|       <FONT COLOR=red>98</FONT>       |       <FONT COLOR=red>47</FONT>       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>create_clock -name {clk0} -period 1000 </A>                                                                                                    
<A name="Timing_rpt_SetupSummaryConstraint_2"></A><A href=#Timing_rpt_SetupDetailedConstraint_2>[get_nets outclk]</A>                       | 1000.000 ns |  987.332 ns |   11   |   12.668 ns |  78.939 MHz |       62       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_SetupCriticalEndpointSummary"></A><B><U><big>3.2.2  Setup Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
\sound_out/counter_192__i31/D            |  -14.034 ns 
\sound_out/counter_192__i30/D            |  -13.018 ns 
\sound_out/counter_192__i29/D            |  -12.002 ns 
\sound_out/counter_192__i28/D            |  -10.986 ns 
\sound_out/counter_192__i27/D            |   -9.970 ns 
\sound_out/counter_192__i26/D            |   -8.954 ns 
\sound_out/counter_192__i25/D            |   -7.938 ns 
\sound_out/counter_192__i24/D            |   -6.922 ns 
\sound_out/counter_192__i5/SR            |   -6.101 ns 
\sound_out/counter_192__i6/SR            |   -6.101 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|          47 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_HoldSummary"></A><B><U><big>3.3  Hold Summary Report</big></U></B>

<A name="Timing_rpt_HoldConstraintSlackSummary"></A><B><U><big>3.3.1  Hold Constraint Slack Summary</big></U></B>

-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |   Actual (flop to flop)   |                |                
             SDC Constraint             |   Target    |    Slack    | Levels |   Period    |  Frequency  |  Items Scored  |  Timing Error  
-------------------------------------------------------------------------------------------------------------------------------------------
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>create_clock -name {inputclk} -period 2</A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_1"></A><A href=#Timing_rpt_HoldDetailedConstraint_1>0.8333333333333 [get_nets inputclk]</A>     |    0.000 ns |    2.719 ns |    1   |        ---- |        ---- |       98       |        0       
                                        |             |             |        |             |             |                |                
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>create_clock -name {clk0} -period 1000 </A>                                                                                                    
<A name="Timing_rpt_HoldSummaryConstraint_2"></A><A href=#Timing_rpt_HoldDetailedConstraint_2>[get_nets outclk]</A>                       |    0.000 ns |    1.822 ns |    1   |        ---- |        ---- |       62       |        0       
-------------------------------------------------------------------------------------------------------------------------------------------

<A name="Timing_rpt_HoldCriticalEndpointSummary"></A><B><U><big>3.3.2  Hold Critical Endpoint Summary </big></U></B>

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
\midi_in/data_r_61/D                     |    1.822 ns 
\sound_out/counter_192__i5/SP            |    2.719 ns 
\sound_out/counter_192__i6/SP            |    2.719 ns 
\sound_out/counter_192__i24/SP           |    2.719 ns 
\sound_out/counter_192__i23/SP           |    2.719 ns 
\sound_out/counter_192__i25/SP           |    2.719 ns 
\sound_out/counter_192__i26/SP           |    2.719 ns 
\sound_out/counter_192__i27/SP           |    2.719 ns 
\sound_out/counter_192__i28/SP           |    2.719 ns 
\sound_out/counter_192__i7/SP            |    2.719 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

<A name="Timing_rpt_UnconstrainedReport"></A><B><U><big>3.4  Unconstrained Report</big></U></B>

<A name="Timing_rpt_UnconstrainedEndpoints"></A><B><U><big>3.4.1  Unconstrained Start/End Points</big></U></B>

Clocked but unconstrained timing start points
--------------------------------------------------
There is no start point satisfying reporting criteria


Clocked but unconstrained timing end points
-------------------------------------------------------------------
          Listing 1 End Points          |           Type           
-------------------------------------------------------------------
\midi_in/data_60/PADDI                  |           No arrival time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing end poin |                          
ts                                      |                         1
                                        |                          
-------------------------------------------------------------------

<A name="Timing_rpt_StartEndPointsWithoutTimingConstraints"></A><B><U><big>3.4.2  Start/End Points Without Timing Constraints</big></U></B>

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 2 Start or End Points      |           Type           
-------------------------------------------------------------------
serial                                  |                     input
sample                                  |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                         2
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
--------------------------------------------------
There is no instance satisfying reporting criteria


<A name="Timing_rpt_DetailedReport"></A><B><U><big>4  DETAILED REPORT</big></U></B>
<A name="Timing_rpt_SetupDetailedReport"></A><B><U><big>4.1  Setup Detailed Report</big></U></B>
<A name="Timing_rpt_SetupDetailedConstraint_1"></A><A href=#Timing_rpt_SetupSummaryConstraint_1>4.1.1  Setup path details for constraint: create_clock -name {inputclk} -period 20.8333333333333 [get_nets inputclk]</A>
----------------------------------------------------------------------
98 endpoints scored, 47 timing errors detected.

Minimum Pulse Width Report
--------------------------
MPW Cell         : HSOSC_CORE
MPW Pin          : CLKHF
MPW Period       : 20.83 ns
Clock Period     : 20.8333 ns
Period margin    : 0.00333333 ns  (Passed)
--------------------------

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \sound_out/counter_192__i0/Q
Path End         : \sound_out/counter_192__i31/D
Source Clock     : inputclk
Destination Clock: inputclk
Logic Level      : 33
Delay Ratio      : 69.6% (route), 30.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -14.033 ns  (Failed)

  Destination Clock Arrival Time (inputclk:R#2)    20.833
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      1.205
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    21.839

  Source Clock Arrival Time (inputclk:R#1)    0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     1.205
+ Data Path Delay                            34.668
------------------------------------------   ------
End-of-path arrival time( ns )               35.873

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HSOSC_CORE      CLOCK LATENCY  0.000         0.000  34      
inputclk                                                  NET DELAY      1.205         1.205  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
\sound_out/counter_192__i0/CK->\sound_out/counter_192__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.596  2       
\sound_out/counter[0]                                     NET DELAY         0.738         3.334  1       
\sound_out/counter_192_add_4_1/C1->\sound_out/counter_192_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         3.678  2       
\sound_out/n2670                                          NET DELAY         0.738         4.416  1       
\sound_out/counter_192_add_4_3/CI0->\sound_out/counter_192_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.694  2       
\sound_out/n3959                                          NET DELAY         0.738         5.432  1       
\sound_out/counter_192_add_4_3/CI1->\sound_out/counter_192_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.710  2       
\sound_out/n2672                                          NET DELAY         0.738         6.448  1       
\sound_out/counter_192_add_4_5/CI0->\sound_out/counter_192_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.726  2       
\sound_out/n3962                                          NET DELAY         0.738         7.464  1       
\sound_out/counter_192_add_4_5/CI1->\sound_out/counter_192_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.742  2       
\sound_out/n2674                                          NET DELAY         0.738         8.480  1       
\sound_out/counter_192_add_4_7/CI0->\sound_out/counter_192_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.758  2       
\sound_out/n3965                                          NET DELAY         0.738         9.496  1       
\sound_out/counter_192_add_4_7/CI1->\sound_out/counter_192_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.774  2       
\sound_out/n2676                                          NET DELAY         0.738        10.512  1       
\sound_out/counter_192_add_4_9/CI0->\sound_out/counter_192_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.790  2       
\sound_out/n3971                                          NET DELAY         0.738        11.528  1       
\sound_out/counter_192_add_4_9/CI1->\sound_out/counter_192_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.806  2       
\sound_out/n2678                                          NET DELAY         0.738        12.544  1       
\sound_out/counter_192_add_4_11/CI0->\sound_out/counter_192_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.822  2       
\sound_out/n3974                                          NET DELAY         0.738        13.560  1       
\sound_out/counter_192_add_4_11/CI1->\sound_out/counter_192_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.838  2       
\sound_out/n2680                                          NET DELAY         0.738        14.576  1       
\sound_out/counter_192_add_4_13/CI0->\sound_out/counter_192_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.854  2       
\sound_out/n3977                                          NET DELAY         0.738        15.592  1       
\sound_out/counter_192_add_4_13/CI1->\sound_out/counter_192_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.870  2       
\sound_out/n2682                                          NET DELAY         0.738        16.608  1       
\sound_out/counter_192_add_4_15/CI0->\sound_out/counter_192_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.886  2       
\sound_out/n3980                                          NET DELAY         0.738        17.624  1       
\sound_out/counter_192_add_4_15/CI1->\sound_out/counter_192_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.902  2       
\sound_out/n2684                                          NET DELAY         0.738        18.640  1       
\sound_out/counter_192_add_4_17/CI0->\sound_out/counter_192_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.918  2       
\sound_out/n3983                                          NET DELAY         0.738        19.656  1       
\sound_out/counter_192_add_4_17/CI1->\sound_out/counter_192_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.934  2       
\sound_out/n2686                                          NET DELAY         0.738        20.672  1       
\sound_out/counter_192_add_4_19/CI0->\sound_out/counter_192_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.950  2       
\sound_out/n3986                                          NET DELAY         0.738        21.688  1       
\sound_out/counter_192_add_4_19/CI1->\sound_out/counter_192_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
\sound_out/n2688                                          NET DELAY         0.738        22.704  1       
\sound_out/counter_192_add_4_21/CI0->\sound_out/counter_192_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.982  2       
\sound_out/n3989                                          NET DELAY         0.738        23.720  1       
\sound_out/counter_192_add_4_21/CI1->\sound_out/counter_192_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.998  2       
\sound_out/n2690                                          NET DELAY         0.738        24.736  1       
\sound_out/counter_192_add_4_23/CI0->\sound_out/counter_192_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.014  2       
\sound_out/n3992                                          NET DELAY         0.738        25.752  1       
\sound_out/counter_192_add_4_23/CI1->\sound_out/counter_192_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        26.030  2       
\sound_out/n2692                                          NET DELAY         0.738        26.768  1       
\sound_out/counter_192_add_4_25/CI0->\sound_out/counter_192_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.046  2       
\sound_out/n4013                                          NET DELAY         0.738        27.784  1       
\sound_out/counter_192_add_4_25/CI1->\sound_out/counter_192_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.062  2       
\sound_out/n2694                                          NET DELAY         0.738        28.800  1       
\sound_out/counter_192_add_4_27/CI0->\sound_out/counter_192_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.078  2       
\sound_out/n4016                                          NET DELAY         0.738        29.816  1       
\sound_out/counter_192_add_4_27/CI1->\sound_out/counter_192_add_4_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.094  2       
\sound_out/n2696                                          NET DELAY         0.738        30.832  1       
\sound_out/counter_192_add_4_29/CI0->\sound_out/counter_192_add_4_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        31.110  2       
\sound_out/n4019                                          NET DELAY         0.738        31.848  1       
\sound_out/counter_192_add_4_29/CI1->\sound_out/counter_192_add_4_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.126  2       
\sound_out/n2698                                          NET DELAY         0.738        32.864  1       
\sound_out/counter_192_add_4_31/CI0->\sound_out/counter_192_add_4_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        33.142  2       
\sound_out/n4022                                          NET DELAY         0.738        33.880  1       
\sound_out/counter_192_add_4_31/CI1->\sound_out/counter_192_add_4_31/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        34.158  2       
\sound_out/n2700                                          NET DELAY         0.738        34.896  1       
\sound_out/counter_192_add_4_33/D0->\sound_out/counter_192_add_4_33/S0
                                          FA2             D0_TO_S0_DELAY    0.477        35.373  1       
\sound_out/n134                                           NET DELAY         0.500        35.873  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HSOSC_CORE      CLOCK LATENCY  0.000         0.000  34      
inputclk                                                  NET DELAY      1.205         1.205  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \sound_out/counter_192__i0/Q
Path End         : \sound_out/counter_192__i30/D
Source Clock     : inputclk
Destination Clock: inputclk
Logic Level      : 32
Delay Ratio      : 69.5% (route), 30.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -13.017 ns  (Failed)

  Destination Clock Arrival Time (inputclk:R#2)    20.833
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      1.205
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    21.839

  Source Clock Arrival Time (inputclk:R#1)    0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     1.205
+ Data Path Delay                            33.652
------------------------------------------   ------
End-of-path arrival time( ns )               34.857

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HSOSC_CORE      CLOCK LATENCY  0.000         0.000  34      
inputclk                                                  NET DELAY      1.205         1.205  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
\sound_out/counter_192__i0/CK->\sound_out/counter_192__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.596  2       
\sound_out/counter[0]                                     NET DELAY         0.738         3.334  1       
\sound_out/counter_192_add_4_1/C1->\sound_out/counter_192_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         3.678  2       
\sound_out/n2670                                          NET DELAY         0.738         4.416  1       
\sound_out/counter_192_add_4_3/CI0->\sound_out/counter_192_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.694  2       
\sound_out/n3959                                          NET DELAY         0.738         5.432  1       
\sound_out/counter_192_add_4_3/CI1->\sound_out/counter_192_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.710  2       
\sound_out/n2672                                          NET DELAY         0.738         6.448  1       
\sound_out/counter_192_add_4_5/CI0->\sound_out/counter_192_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.726  2       
\sound_out/n3962                                          NET DELAY         0.738         7.464  1       
\sound_out/counter_192_add_4_5/CI1->\sound_out/counter_192_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.742  2       
\sound_out/n2674                                          NET DELAY         0.738         8.480  1       
\sound_out/counter_192_add_4_7/CI0->\sound_out/counter_192_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.758  2       
\sound_out/n3965                                          NET DELAY         0.738         9.496  1       
\sound_out/counter_192_add_4_7/CI1->\sound_out/counter_192_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.774  2       
\sound_out/n2676                                          NET DELAY         0.738        10.512  1       
\sound_out/counter_192_add_4_9/CI0->\sound_out/counter_192_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.790  2       
\sound_out/n3971                                          NET DELAY         0.738        11.528  1       
\sound_out/counter_192_add_4_9/CI1->\sound_out/counter_192_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.806  2       
\sound_out/n2678                                          NET DELAY         0.738        12.544  1       
\sound_out/counter_192_add_4_11/CI0->\sound_out/counter_192_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.822  2       
\sound_out/n3974                                          NET DELAY         0.738        13.560  1       
\sound_out/counter_192_add_4_11/CI1->\sound_out/counter_192_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.838  2       
\sound_out/n2680                                          NET DELAY         0.738        14.576  1       
\sound_out/counter_192_add_4_13/CI0->\sound_out/counter_192_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.854  2       
\sound_out/n3977                                          NET DELAY         0.738        15.592  1       
\sound_out/counter_192_add_4_13/CI1->\sound_out/counter_192_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.870  2       
\sound_out/n2682                                          NET DELAY         0.738        16.608  1       
\sound_out/counter_192_add_4_15/CI0->\sound_out/counter_192_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.886  2       
\sound_out/n3980                                          NET DELAY         0.738        17.624  1       
\sound_out/counter_192_add_4_15/CI1->\sound_out/counter_192_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.902  2       
\sound_out/n2684                                          NET DELAY         0.738        18.640  1       
\sound_out/counter_192_add_4_17/CI0->\sound_out/counter_192_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.918  2       
\sound_out/n3983                                          NET DELAY         0.738        19.656  1       
\sound_out/counter_192_add_4_17/CI1->\sound_out/counter_192_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.934  2       
\sound_out/n2686                                          NET DELAY         0.738        20.672  1       
\sound_out/counter_192_add_4_19/CI0->\sound_out/counter_192_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.950  2       
\sound_out/n3986                                          NET DELAY         0.738        21.688  1       
\sound_out/counter_192_add_4_19/CI1->\sound_out/counter_192_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
\sound_out/n2688                                          NET DELAY         0.738        22.704  1       
\sound_out/counter_192_add_4_21/CI0->\sound_out/counter_192_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.982  2       
\sound_out/n3989                                          NET DELAY         0.738        23.720  1       
\sound_out/counter_192_add_4_21/CI1->\sound_out/counter_192_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.998  2       
\sound_out/n2690                                          NET DELAY         0.738        24.736  1       
\sound_out/counter_192_add_4_23/CI0->\sound_out/counter_192_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.014  2       
\sound_out/n3992                                          NET DELAY         0.738        25.752  1       
\sound_out/counter_192_add_4_23/CI1->\sound_out/counter_192_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        26.030  2       
\sound_out/n2692                                          NET DELAY         0.738        26.768  1       
\sound_out/counter_192_add_4_25/CI0->\sound_out/counter_192_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.046  2       
\sound_out/n4013                                          NET DELAY         0.738        27.784  1       
\sound_out/counter_192_add_4_25/CI1->\sound_out/counter_192_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.062  2       
\sound_out/n2694                                          NET DELAY         0.738        28.800  1       
\sound_out/counter_192_add_4_27/CI0->\sound_out/counter_192_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.078  2       
\sound_out/n4016                                          NET DELAY         0.738        29.816  1       
\sound_out/counter_192_add_4_27/CI1->\sound_out/counter_192_add_4_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.094  2       
\sound_out/n2696                                          NET DELAY         0.738        30.832  1       
\sound_out/counter_192_add_4_29/CI0->\sound_out/counter_192_add_4_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        31.110  2       
\sound_out/n4019                                          NET DELAY         0.738        31.848  1       
\sound_out/counter_192_add_4_29/CI1->\sound_out/counter_192_add_4_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.126  2       
\sound_out/n2698                                          NET DELAY         0.738        32.864  1       
\sound_out/counter_192_add_4_31/CI0->\sound_out/counter_192_add_4_31/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        33.142  2       
\sound_out/n4022                                          NET DELAY         0.738        33.880  1       
\sound_out/counter_192_add_4_31/D1->\sound_out/counter_192_add_4_31/S1
                                          FA2             D1_TO_S1_DELAY    0.477        34.357  1       
\sound_out/n135                                           NET DELAY         0.500        34.857  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HSOSC_CORE      CLOCK LATENCY  0.000         0.000  34      
inputclk                                                  NET DELAY      1.205         1.205  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \sound_out/counter_192__i0/Q
Path End         : \sound_out/counter_192__i29/D
Source Clock     : inputclk
Destination Clock: inputclk
Logic Level      : 31
Delay Ratio      : 69.4% (route), 30.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 20.833 ns 
Path Slack       : -12.001 ns  (Failed)

  Destination Clock Arrival Time (inputclk:R#2)    20.833
+ Destination Clock Source Latency                  0.000
- Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      1.205
- Setup Time                                        0.199
-----------------------------------------------   -------
End-of-path required time( ns )                    21.839

  Source Clock Arrival Time (inputclk:R#1)    0.000
+ Source Clock Source Latency                 0.000
+ Source Clock Path Delay                     1.205
+ Data Path Delay                            32.636
------------------------------------------   ------
End-of-path arrival time( ns )               33.841

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HSOSC_CORE      CLOCK LATENCY  0.000         0.000  34      
inputclk                                                  NET DELAY      1.205         1.205  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
\sound_out/counter_192__i0/CK->\sound_out/counter_192__i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.596  2       
\sound_out/counter[0]                                     NET DELAY         0.738         3.334  1       
\sound_out/counter_192_add_4_1/C1->\sound_out/counter_192_add_4_1/CO1
                                          FA2             C1_TO_CO1_DELAY   0.344         3.678  2       
\sound_out/n2670                                          NET DELAY         0.738         4.416  1       
\sound_out/counter_192_add_4_3/CI0->\sound_out/counter_192_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.694  2       
\sound_out/n3959                                          NET DELAY         0.738         5.432  1       
\sound_out/counter_192_add_4_3/CI1->\sound_out/counter_192_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.710  2       
\sound_out/n2672                                          NET DELAY         0.738         6.448  1       
\sound_out/counter_192_add_4_5/CI0->\sound_out/counter_192_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.726  2       
\sound_out/n3962                                          NET DELAY         0.738         7.464  1       
\sound_out/counter_192_add_4_5/CI1->\sound_out/counter_192_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.742  2       
\sound_out/n2674                                          NET DELAY         0.738         8.480  1       
\sound_out/counter_192_add_4_7/CI0->\sound_out/counter_192_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.758  2       
\sound_out/n3965                                          NET DELAY         0.738         9.496  1       
\sound_out/counter_192_add_4_7/CI1->\sound_out/counter_192_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.774  2       
\sound_out/n2676                                          NET DELAY         0.738        10.512  1       
\sound_out/counter_192_add_4_9/CI0->\sound_out/counter_192_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.790  2       
\sound_out/n3971                                          NET DELAY         0.738        11.528  1       
\sound_out/counter_192_add_4_9/CI1->\sound_out/counter_192_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.806  2       
\sound_out/n2678                                          NET DELAY         0.738        12.544  1       
\sound_out/counter_192_add_4_11/CI0->\sound_out/counter_192_add_4_11/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        12.822  2       
\sound_out/n3974                                          NET DELAY         0.738        13.560  1       
\sound_out/counter_192_add_4_11/CI1->\sound_out/counter_192_add_4_11/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        13.838  2       
\sound_out/n2680                                          NET DELAY         0.738        14.576  1       
\sound_out/counter_192_add_4_13/CI0->\sound_out/counter_192_add_4_13/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        14.854  2       
\sound_out/n3977                                          NET DELAY         0.738        15.592  1       
\sound_out/counter_192_add_4_13/CI1->\sound_out/counter_192_add_4_13/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        15.870  2       
\sound_out/n2682                                          NET DELAY         0.738        16.608  1       
\sound_out/counter_192_add_4_15/CI0->\sound_out/counter_192_add_4_15/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        16.886  2       
\sound_out/n3980                                          NET DELAY         0.738        17.624  1       
\sound_out/counter_192_add_4_15/CI1->\sound_out/counter_192_add_4_15/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        17.902  2       
\sound_out/n2684                                          NET DELAY         0.738        18.640  1       
\sound_out/counter_192_add_4_17/CI0->\sound_out/counter_192_add_4_17/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        18.918  2       
\sound_out/n3983                                          NET DELAY         0.738        19.656  1       
\sound_out/counter_192_add_4_17/CI1->\sound_out/counter_192_add_4_17/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        19.934  2       
\sound_out/n2686                                          NET DELAY         0.738        20.672  1       
\sound_out/counter_192_add_4_19/CI0->\sound_out/counter_192_add_4_19/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        20.950  2       
\sound_out/n3986                                          NET DELAY         0.738        21.688  1       
\sound_out/counter_192_add_4_19/CI1->\sound_out/counter_192_add_4_19/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        21.966  2       
\sound_out/n2688                                          NET DELAY         0.738        22.704  1       
\sound_out/counter_192_add_4_21/CI0->\sound_out/counter_192_add_4_21/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        22.982  2       
\sound_out/n3989                                          NET DELAY         0.738        23.720  1       
\sound_out/counter_192_add_4_21/CI1->\sound_out/counter_192_add_4_21/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        23.998  2       
\sound_out/n2690                                          NET DELAY         0.738        24.736  1       
\sound_out/counter_192_add_4_23/CI0->\sound_out/counter_192_add_4_23/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        25.014  2       
\sound_out/n3992                                          NET DELAY         0.738        25.752  1       
\sound_out/counter_192_add_4_23/CI1->\sound_out/counter_192_add_4_23/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        26.030  2       
\sound_out/n2692                                          NET DELAY         0.738        26.768  1       
\sound_out/counter_192_add_4_25/CI0->\sound_out/counter_192_add_4_25/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        27.046  2       
\sound_out/n4013                                          NET DELAY         0.738        27.784  1       
\sound_out/counter_192_add_4_25/CI1->\sound_out/counter_192_add_4_25/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        28.062  2       
\sound_out/n2694                                          NET DELAY         0.738        28.800  1       
\sound_out/counter_192_add_4_27/CI0->\sound_out/counter_192_add_4_27/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        29.078  2       
\sound_out/n4016                                          NET DELAY         0.738        29.816  1       
\sound_out/counter_192_add_4_27/CI1->\sound_out/counter_192_add_4_27/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        30.094  2       
\sound_out/n2696                                          NET DELAY         0.738        30.832  1       
\sound_out/counter_192_add_4_29/CI0->\sound_out/counter_192_add_4_29/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        31.110  2       
\sound_out/n4019                                          NET DELAY         0.738        31.848  1       
\sound_out/counter_192_add_4_29/CI1->\sound_out/counter_192_add_4_29/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        32.126  2       
\sound_out/n2698                                          NET DELAY         0.738        32.864  1       
\sound_out/counter_192_add_4_31/D0->\sound_out/counter_192_add_4_31/S0
                                          FA2             D0_TO_S0_DELAY    0.477        33.341  1       
\sound_out/n136                                           NET DELAY         0.500        33.841  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HSOSC_CORE      CLOCK LATENCY  0.000         0.000  34      
inputclk                                                  NET DELAY      1.205         1.205  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_SetupDetailedConstraint_2"></A><A href=#Timing_rpt_SetupSummaryConstraint_2>4.1.2  Setup path details for constraint: create_clock -name {clk0} -period 1000 [get_nets outclk]</A>
----------------------------------------------------------------------
62 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \midi_in/clock_counter_i0_i0/Q
Path End         : \midi_in/clock_counter_i0_i9/D
Source Clock     : clk0
Destination Clock: clk0
Logic Level      : 11
Delay Ratio      : 64.3% (route), 35.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 1000.000 ns 
Path Slack       : 987.332 ns  (Passed)

  Destination Clock Arrival Time (clk0:R#2)   1000.000
+ Destination Clock Source Latency               0.000
- Destination Clock Uncertainty                  0.000
+ Destination Clock Path Delay                   1.222
- Setup Time                                     0.199
-------------------------------------------   --------
End-of-path required time( ns )               1001.023

  Source Clock Arrival Time (clk0:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 1.222
+ Data Path Delay                        12.469
--------------------------------------   ------
End-of-path arrival time( ns )           13.691

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
\midi_in/clock_counter_i0_i0/CK->\midi_in/clock_counter_i0_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.613  4       
clock_counter[0]                                          NET DELAY         0.877         3.490  1       
\midi_in/add_45_add_4_1/B1->\midi_in/add_45_add_4_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         3.848  2       
\midi_in/n2703                                            NET DELAY         0.738         4.586  1       
\midi_in/add_45_add_4_3/CI0->\midi_in/add_45_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.864  2       
\midi_in/n3998                                            NET DELAY         0.738         5.602  1       
\midi_in/add_45_add_4_3/CI1->\midi_in/add_45_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.880  2       
\midi_in/n2705                                            NET DELAY         0.738         6.618  1       
\midi_in/add_45_add_4_5/CI0->\midi_in/add_45_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.896  2       
\midi_in/n4001                                            NET DELAY         0.738         7.634  1       
\midi_in/add_45_add_4_5/CI1->\midi_in/add_45_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.912  2       
\midi_in/n2707                                            NET DELAY         0.738         8.650  1       
\midi_in/add_45_add_4_7/CI0->\midi_in/add_45_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.928  2       
\midi_in/n4004                                            NET DELAY         0.738         9.666  1       
\midi_in/add_45_add_4_7/CI1->\midi_in/add_45_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.944  2       
\midi_in/n2709                                            NET DELAY         0.738        10.682  1       
\midi_in/add_45_add_4_9/CI0->\midi_in/add_45_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.960  2       
\midi_in/n4007                                            NET DELAY         0.738        11.698  1       
\midi_in/add_45_add_4_9/CI1->\midi_in/add_45_add_4_9/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278        11.976  2       
\midi_in/n2711                                            NET DELAY         0.738        12.714  1       
\midi_in/add_45_add_4_11/D0->\midi_in/add_45_add_4_11/S0
                                          FA2             D0_TO_S0_DELAY    0.477        13.191  1       
\midi_in/n24                                              NET DELAY         0.500        13.691  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \midi_in/clock_counter_i0_i0/Q
Path End         : \midi_in/clock_counter_i0_i8/D
Source Clock     : clk0
Destination Clock: clk0
Logic Level      : 11
Delay Ratio      : 62.6% (route), 37.4% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 1000.000 ns 
Path Slack       : 987.371 ns  (Passed)

  Destination Clock Arrival Time (clk0:R#2)   1000.000
+ Destination Clock Source Latency               0.000
- Destination Clock Uncertainty                  0.000
+ Destination Clock Path Delay                   1.222
- Setup Time                                     0.199
-------------------------------------------   --------
End-of-path required time( ns )               1001.023

  Source Clock Arrival Time (clk0:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 1.222
+ Data Path Delay                        12.430
--------------------------------------   ------
End-of-path arrival time( ns )           13.652

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
\midi_in/clock_counter_i0_i0/CK->\midi_in/clock_counter_i0_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.613  4       
clock_counter[0]                                          NET DELAY         0.877         3.490  1       
\midi_in/add_45_add_4_1/B1->\midi_in/add_45_add_4_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         3.848  2       
\midi_in/n2703                                            NET DELAY         0.738         4.586  1       
\midi_in/add_45_add_4_3/CI0->\midi_in/add_45_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.864  2       
\midi_in/n3998                                            NET DELAY         0.738         5.602  1       
\midi_in/add_45_add_4_3/CI1->\midi_in/add_45_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.880  2       
\midi_in/n2705                                            NET DELAY         0.738         6.618  1       
\midi_in/add_45_add_4_5/CI0->\midi_in/add_45_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.896  2       
\midi_in/n4001                                            NET DELAY         0.738         7.634  1       
\midi_in/add_45_add_4_5/CI1->\midi_in/add_45_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.912  2       
\midi_in/n2707                                            NET DELAY         0.738         8.650  1       
\midi_in/add_45_add_4_7/CI0->\midi_in/add_45_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.928  2       
\midi_in/n4004                                            NET DELAY         0.738         9.666  1       
\midi_in/add_45_add_4_7/CI1->\midi_in/add_45_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.944  2       
\midi_in/n2709                                            NET DELAY         0.738        10.682  1       
\midi_in/add_45_add_4_9/CI0->\midi_in/add_45_add_4_9/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278        10.960  2       
\midi_in/n4007                                            NET DELAY         0.738        11.698  1       
\midi_in/add_45_add_4_9/D1->\midi_in/add_45_add_4_9/S1
                                          FA2             D1_TO_S1_DELAY    0.477        12.175  1       
\midi_in/n27                                              NET DELAY         0.500        12.675  1       
\midi_in/i1250_2_lut/A->\midi_in/i1250_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        13.152  1       
\midi_in/n174                                             NET DELAY         0.500        13.652  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \midi_in/clock_counter_i0_i0/Q
Path End         : \midi_in/clock_counter_i0_i7/D
Source Clock     : clk0
Destination Clock: clk0
Logic Level      : 10
Delay Ratio      : 61.7% (route), 38.3% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 1000.000 ns 
Path Slack       : 988.387 ns  (Passed)

  Destination Clock Arrival Time (clk0:R#2)   1000.000
+ Destination Clock Source Latency               0.000
- Destination Clock Uncertainty                  0.000
+ Destination Clock Path Delay                   1.222
- Setup Time                                     0.199
-------------------------------------------   --------
End-of-path required time( ns )               1001.023

  Source Clock Arrival Time (clk0:R#1)    0.000
+ Source Clock Source Latency             0.000
+ Source Clock Path Delay                 1.222
+ Data Path Delay                        11.414
--------------------------------------   ------
End-of-path arrival time( ns )           12.636

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       


Data path
Name                                      Cell/Site Name  Delay Name        Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ----------------  -----  ------------  ------  
\midi_in/clock_counter_i0_i0/CK->\midi_in/clock_counter_i0_i0/Q
                                          FD1P3XZ         CK_TO_Q_DELAY     1.391         2.613  4       
clock_counter[0]                                          NET DELAY         0.877         3.490  1       
\midi_in/add_45_add_4_1/B1->\midi_in/add_45_add_4_1/CO1
                                          FA2             B1_TO_CO1_DELAY   0.358         3.848  2       
\midi_in/n2703                                            NET DELAY         0.738         4.586  1       
\midi_in/add_45_add_4_3/CI0->\midi_in/add_45_add_4_3/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         4.864  2       
\midi_in/n3998                                            NET DELAY         0.738         5.602  1       
\midi_in/add_45_add_4_3/CI1->\midi_in/add_45_add_4_3/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         5.880  2       
\midi_in/n2705                                            NET DELAY         0.738         6.618  1       
\midi_in/add_45_add_4_5/CI0->\midi_in/add_45_add_4_5/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         6.896  2       
\midi_in/n4001                                            NET DELAY         0.738         7.634  1       
\midi_in/add_45_add_4_5/CI1->\midi_in/add_45_add_4_5/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         7.912  2       
\midi_in/n2707                                            NET DELAY         0.738         8.650  1       
\midi_in/add_45_add_4_7/CI0->\midi_in/add_45_add_4_7/CO0
                                          FA2             CI0_TO_CO0_DELAY  0.278         8.928  2       
\midi_in/n4004                                            NET DELAY         0.738         9.666  1       
\midi_in/add_45_add_4_7/CI1->\midi_in/add_45_add_4_7/CO1
                                          FA2             CI1_TO_CO1_DELAY  0.278         9.944  2       
\midi_in/n2709                                            NET DELAY         0.738        10.682  1       
\midi_in/add_45_add_4_9/D0->\midi_in/add_45_add_4_9/S0
                                          FA2             D0_TO_S0_DELAY    0.477        11.159  1       
\midi_in/n30                                              NET DELAY         0.500        11.659  1       
\midi_in/i1251_2_lut/A->\midi_in/i1251_2_lut/Z
                                          LUT4            A_TO_Z_DELAY      0.477        12.136  1       
\midi_in/n175                                             NET DELAY         0.500        12.636  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedReport"></A><B><U><big>4.2  Hold Detailed Report</big></U></B>
<A name="Timing_rpt_HoldDetailedConstraint_1"></A><A href=#Timing_rpt_HoldSummaryConstraint_1>4.2.1  Hold path details for constraint: create_clock -name {inputclk} -period 20.8333333333333 [get_nets inputclk]</A>
----------------------------------------------------------------------
98 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \midi_parse/on_off_sig_29/Q
Path End         : \sound_out/counter_192__i5/SP
Source Clock     : clk0
Destination Clock: inputclk
Logic Level      : 1
Delay Ratio      : 48.5% (route), 51.5% (logic)
Clock Skew       : -0.017 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.719 ns  (Passed)

  Destination Clock Arrival Time (inputclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      1.205
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     1.205

  Source Clock Arrival Time (clk0:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                1.222
+ Data Path Delay                        2.702
--------------------------------------   -----
End-of-path arrival time( ns )           3.924

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\midi_parse/on_off_sig_29/CK->\midi_parse/on_off_sig_29/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         2.613  35      
on_off_sig                                                NET DELAY      1.311         3.924  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HSOSC_CORE      CLOCK LATENCY  0.000         0.000  34      
inputclk                                                  NET DELAY      1.205         1.205  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \midi_parse/on_off_sig_29/Q
Path End         : \sound_out/counter_192__i6/SP
Source Clock     : clk0
Destination Clock: inputclk
Logic Level      : 1
Delay Ratio      : 48.5% (route), 51.5% (logic)
Clock Skew       : -0.017 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.719 ns  (Passed)

  Destination Clock Arrival Time (inputclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      1.205
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     1.205

  Source Clock Arrival Time (clk0:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                1.222
+ Data Path Delay                        2.702
--------------------------------------   -----
End-of-path arrival time( ns )           3.924

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\midi_parse/on_off_sig_29/CK->\midi_parse/on_off_sig_29/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         2.613  35      
on_off_sig                                                NET DELAY      1.311         3.924  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HSOSC_CORE      CLOCK LATENCY  0.000         0.000  34      
inputclk                                                  NET DELAY      1.205         1.205  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \midi_parse/on_off_sig_29/Q
Path End         : \sound_out/counter_192__i24/SP
Source Clock     : clk0
Destination Clock: inputclk
Logic Level      : 1
Delay Ratio      : 48.5% (route), 51.5% (logic)
Clock Skew       : -0.017 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.719 ns  (Passed)

  Destination Clock Arrival Time (inputclk:R#1)     0.000
+ Destination Clock Source Latency                  0.000
+ Destination Clock Uncertainty                     0.000
+ Destination Clock Path Delay                      1.205
+ Hold Time                                        -0.000
-----------------------------------------------   -------
End-of-path required time( ns )                     1.205

  Source Clock Arrival Time (clk0:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                1.222
+ Data Path Delay                        2.702
--------------------------------------   -----
End-of-path arrival time( ns )           3.924

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       


Data path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\midi_parse/on_off_sig_29/CK->\midi_parse/on_off_sig_29/Q
                                          FD1P3XZ         CK_TO_Q_DELAY  1.391         2.613  35      
on_off_sig                                                NET DELAY      1.311         3.924  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
CLKSIG/CLKHF                              HSOSC_CORE      CLOCK LATENCY  0.000         0.000  34      
inputclk                                                  NET DELAY      1.205         1.205  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

<A name="Timing_rpt_HoldDetailedConstraint_2"></A><A href=#Timing_rpt_HoldSummaryConstraint_2>4.2.2  Hold path details for constraint: create_clock -name {clk0} -period 1000 [get_nets outclk]</A>
----------------------------------------------------------------------
62 endpoints scored, 0 timing errors detected.

 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

 ++++Path 1  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \midi_in/data_60/DI0
Path End         : \midi_in/data_r_61/D
Source Clock     : clk0
Destination Clock: clk0
Logic Level      : 1
Delay Ratio      : 51.5% (route), 48.5% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.822 ns  (Passed)

  Destination Clock Arrival Time (clk0:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  1.222
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 1.222

  Source Clock Arrival Time (clk0:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                1.222
+ Data Path Delay                        1.822
--------------------------------------   -----
End-of-path arrival time( ns )           3.044

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
\midi_in/data_60/INCLK->\midi_in/data_60/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  0.883         2.105  9       
data                                                      NET DELAY           0.939         3.044  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       




 ++++Path 2  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \midi_in/data_60/DI0
Path End         : \midi_in/byte_sig_i0/D
Source Clock     : clk0
Destination Clock: clk0
Logic Level      : 2
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.772 ns  (Passed)

  Destination Clock Arrival Time (clk0:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  1.222
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 1.222

  Source Clock Arrival Time (clk0:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                1.222
+ Data Path Delay                        2.772
--------------------------------------   -----
End-of-path arrival time( ns )           3.994

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
\midi_in/data_60/INCLK->\midi_in/data_60/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  0.883         2.105  9       
data                                                      NET DELAY           0.939         3.044  1       
i770_4_lut/A->i770_4_lut/Z                LUT4            A_TO_Z_DELAY        0.450         3.494  1       
n883                                                      NET DELAY           0.500         3.994  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       




 ++++Path 3  ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Path Begin       : \midi_in/data_60/DI0
Path End         : \midi_in/byte_sig_i5/D
Source Clock     : clk0
Destination Clock: clk0
Logic Level      : 2
Delay Ratio      : 51.9% (route), 48.1% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 2.772 ns  (Passed)

  Destination Clock Arrival Time (clk0:R#1)     0.000
+ Destination Clock Source Latency              0.000
+ Destination Clock Uncertainty                 0.000
+ Destination Clock Path Delay                  1.222
+ Hold Time                                    -0.000
-------------------------------------------   -------
End-of-path required time( ns )                 1.222

  Source Clock Arrival Time (clk0:R#1)   0.000
+ Source Clock Source Latency            0.000
+ Source Clock Path Delay                1.222
+ Data Path Delay                        2.772
--------------------------------------   -----
End-of-path arrival time( ns )           3.994

 
Source Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       


Data path
Name                                      Cell/Site Name  Delay Name          Delay  Arrival Time  Fanout  
----------------------------------------  --------------  ------------------  -----  ------------  ------  
\midi_in/data_60/INCLK->\midi_in/data_60/DI0
                                          IOL_B           INCLK_TO_DI0_DELAY  0.883         2.105  9       
data                                                      NET DELAY           0.939         3.044  1       
i734_4_lut/A->i734_4_lut/Z                LUT4            A_TO_Z_DELAY        0.450         3.494  1       
n847                                                      NET DELAY           0.500         3.994  1       


Destination Clock Path
Name                                      Cell/Site Name  Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  --------------  -------------  -----  ------------  ------  
\baud_sync/lscc_pll_inst/u_PLL_B/OUTGLOBAL
                                          PLL_B           CLOCK LATENCY  0.000         0.000  37      
outclk                                                    NET DELAY      1.222         1.222  1       



 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
                    End of Detailed Report for timing paths 
 +++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++






<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"<span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#timing_rpt_top>Timing Report</A></LI>
<LI><A href=#Timing_rpt_DesignChecking>1  DESIGN CHECKING</A></LI>
<UL>
<LI><A href=#Timing_rpt_SDCConstraints>1.1  SDC Constraints</A></LI>
<LI><A href=#Timing_rpt_CombinationalLoop>1.2  Combinational Loop</A></LI>
</UL>
<LI><A href=#Timing_rpt_ClockSummary>2  CLOCK SUMMARY</A></LI>
<LI><A href=#Timing_rpt_AnalysisSummary>3  TIMING ANALYSIS SUMMARY</A></LI>
<UL>
<LI><A href=#Timing_rpt_Overall>3.1  Overall (Setup and Hold)</A></LI>
<LI><A href=#Timing_rpt_SetupSummary>3.2  Setup Summary Report</A></LI>
<LI><A href=#Timing_rpt_HoldSummary>3.3  Hold Summary Report</A></LI>
<LI><A href=#Timing_rpt_UnconstrainedReport>3.4  Unconstrained Report</A></LI>
</UL>
<LI><A href=#Timing_rpt_DetailedReport>4  DETAILED REPORT</A></LI>
<UL>
<LI><A href=#Timing_rpt_SetupDetailedReport>4.1  Setup Detailed Report</A></LI>
<LI><A href=#Timing_rpt_HoldDetailedReport>4.2  Hold Detailed Report</A></LI>
</UL>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
   var funScroll = function() {
      var top = document.body.scrollTop;
      if (top == 0) {
         scrollStep = 0;
         return;
      }
      if (scrollStep == 0)
         scrollStep = top/20 + 1;
      top -= scrollStep;
      if (top < 0)
         top = 0;
      document.body.scrollTop = top;
      requestAnimationFrame(funScroll);
   };
   funScroll();
}

window.addEventListener('scroll', function(e) {
   var backToTop = document.getElementById('back_to_top')
   if (document.body.scrollTop > 0) {
      backToTop.style.display = 'block';
   } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
   bottom:20px; right:20px;
   width:30px; height:30px;
   font-size: 20px;
   padding: 2px 5px 2px 5px;
   position:fixed;
   background-color:rgba(210,210,210,0.1);
   border-style: solid;
   border-color: rgba(192,192,192,0.8);
   border-width:1px;
   display:none;
   -webkit-transform: rotate(90deg);
   -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
   outline-width:0px;
}
</style>

</BODY>

