{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634687458936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634687458937 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 19 20:50:58 2021 " "Processing started: Tue Oct 19 20:50:58 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634687458937 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687458937 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testbench_MIC_AMUX_ALU -c testbench_MIC_AMUX_ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off testbench_MIC_AMUX_ALU -c testbench_MIC_AMUX_ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687458937 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634687459409 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634687459409 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench_mic_amux_alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file testbench_mic_amux_alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 testbench_MIC_AMUX_ALU-tb_MIC " "Found design unit 1: testbench_MIC_AMUX_ALU-tb_MIC" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/testbench_MIC_AMUX_ALU.vhd" 8 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687478047 ""} { "Info" "ISGN_ENTITY_NAME" "1 testbench_MIC_AMUX_ALU " "Found entity 1: testbench_MIC_AMUX_ALU" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/testbench_MIC_AMUX_ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634687478047 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687478047 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "testbench_MIC_AMUX_ALU " "Elaborating entity \"testbench_MIC_AMUX_ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634687478088 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Signal_ENC testbench_MIC_AMUX_ALU.vhd(23) " "VHDL Signal Declaration warning at testbench_MIC_AMUX_ALU.vhd(23): used explicit default value for signal \"Signal_ENC\" because signal was never assigned a value" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/testbench_MIC_AMUX_ALU.vhd" 23 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1634687478123 "|testbench_MIC_AMUX_ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Signal_A_Address testbench_MIC_AMUX_ALU.vhd(39) " "VHDL Signal Declaration warning at testbench_MIC_AMUX_ALU.vhd(39): used explicit default value for signal \"Signal_A_Address\" because signal was never assigned a value" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/testbench_MIC_AMUX_ALU.vhd" 39 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1634687478123 "|testbench_MIC_AMUX_ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Signal_B_Address testbench_MIC_AMUX_ALU.vhd(40) " "VHDL Signal Declaration warning at testbench_MIC_AMUX_ALU.vhd(40): used explicit default value for signal \"Signal_B_Address\" because signal was never assigned a value" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/testbench_MIC_AMUX_ALU.vhd" 40 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1634687478124 "|testbench_MIC_AMUX_ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Signal_C_Address testbench_MIC_AMUX_ALU.vhd(41) " "VHDL Signal Declaration warning at testbench_MIC_AMUX_ALU.vhd(41): used explicit default value for signal \"Signal_C_Address\" because signal was never assigned a value" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/testbench_MIC_AMUX_ALU.vhd" 41 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1634687478124 "|testbench_MIC_AMUX_ALU"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "Signal_C_Input testbench_MIC_AMUX_ALU.vhd(42) " "VHDL Signal Declaration warning at testbench_MIC_AMUX_ALU.vhd(42): used explicit default value for signal \"Signal_C_Input\" because signal was never assigned a value" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/testbench_MIC_AMUX_ALU.vhd" 42 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1634687478124 "|testbench_MIC_AMUX_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Signal_A_Output testbench_MIC_AMUX_ALU.vhd(43) " "Verilog HDL or VHDL warning at testbench_MIC_AMUX_ALU.vhd(43): object \"Signal_A_Output\" assigned a value but never read" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/testbench_MIC_AMUX_ALU.vhd" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634687478125 "|testbench_MIC_AMUX_ALU"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Signal_B_Output testbench_MIC_AMUX_ALU.vhd(44) " "Verilog HDL or VHDL warning at testbench_MIC_AMUX_ALU.vhd(44): object \"Signal_B_Output\" assigned a value but never read" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/testbench_MIC_AMUX_ALU.vhd" 44 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1634687478125 "|testbench_MIC_AMUX_ALU"}
{ "Error" "EVRFX_VHDL_WAIT_W_O_UNTIL" "testbench_MIC_AMUX_ALU.vhd(96) " "VHDL Wait Statement error at testbench_MIC_AMUX_ALU.vhd(96): Wait Statement must contain condition clause with UNTIL keyword" {  } { { "testbench_MIC_AMUX_ALU.vhd" "" { Text "C:/Users/cassi/OneDrive/Documents/UFPI/Disciplinas/3P/ArquiteturaDeComputadores/VHDL/Programs/prova2/testbench_MIC_AMUX_ALU.vhd" 96 0 0 } }  } 0 10533 "VHDL Wait Statement error at %1!s!: Wait Statement must contain condition clause with UNTIL keyword" 0 0 "Analysis & Synthesis" 0 -1 1634687478126 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634687478127 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 8 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4820 " "Peak virtual memory: 4820 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634687478343 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 19 20:51:18 2021 " "Processing ended: Tue Oct 19 20:51:18 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634687478343 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634687478343 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634687478343 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634687478343 ""}
