---
date: 2023-08-17
tags:
  - transistor
  - fet
  - jfet
---

# JFET Common-Gate Configuration (DC Analysis)

The gate terminal is grounded and the input signal typically applied to the source terminal and the output signal obtained at the drain terminal.

![](./media/n-channel-jfet-common-gate-configuration.png)

For the DC analysis, the capacitors can be replaced by *open circuits*.

![](./media/n-channel-jfet-common-gate-configuration-dc-analysis.png)

Since $I_G \simeq 0\ A$ and $I_D = I_S$

> $\boxed{V_G = 0\ V}$
>
> $V_{GS} + I_S R_S - V_{SS} = 0$
> $V_{GS} + I_D R_S - V_{SS} = 0$
>
> $\boxed{V_{GS} = V_{SS} - I_D R_S}$

Substituting $V_{GS}$ to Shockley's equation:

> $I_D = I_{DSS} \left( 1 - V_{GS}/V_P \right) ^ 2$
>
> $\boxed{I_D = I_{DSS} \left( 1 - \frac{V_{SS} - I_D R_S}{V_P} \right) ^ 2}$
>
> $-V_{DD} + I_D R_D + V_{DS} + I_S R_S - V_{SS} = 0$
> $-V_{DD} + I_D \left( R_D + R_S \right) + V_{DS} - V_{SS} = 0$
>
> $\boxed{V_{DS} = V_{SS} + V_{DD} - I_D \left( R_D + R_S \right)}$
>
> $\boxed{V_D = V_{DD} - I_D R_D}$
>
> $\boxed{V_S = I_D R_S - V_{SS}}$
