

================================================================
== Vivado HLS Report for 'foo'
================================================================
* Date:           Mon Oct 21 22:23:49 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        lab7_2
* Solution:       solution1
* Product family: artix7
* Target device:  xa7a12t-csg325-1Q


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     9.216|        0.10|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  221|  221|  221|  221|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- L1      |  220|  220|        22|          -|          -|    10|    no    |
        | + L2     |   20|   20|         2|          -|          -|    10|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 2 
4 --> 3 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.66>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in1) nounwind, !map !7"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %in2) nounwind, !map !13"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([100 x i32]* %out_r) nounwind, !map !17"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @foo_str) nounwind"   --->   Operation 8 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (1.66ns)   --->   "br label %1" [source/lab7_z2.c:3]   --->   Operation 9 'br' <Predicate = true> <Delay = 1.66>

State 2 <SV = 1> <Delay = 2.03>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ 0, %0 ], [ %i, %L1_end ]"   --->   Operation 10 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.44ns)   --->   "%icmp_ln3 = icmp eq i4 %i_0, -6" [source/lab7_z2.c:3]   --->   Operation 11 'icmp' 'icmp_ln3' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 12 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.77ns)   --->   "%i = add i4 %i_0, 1" [source/lab7_z2.c:3]   --->   Operation 13 'add' 'i' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "br i1 %icmp_ln3, label %4, label %L1_begin" [source/lab7_z2.c:3]   --->   Operation 14 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str) nounwind" [source/lab7_z2.c:3]   --->   Operation 15 'specloopname' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([3 x i8]* @p_str) nounwind" [source/lab7_z2.c:3]   --->   Operation 16 'specregionbegin' 'tmp' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_1 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %i_0, i3 0)" [source/lab7_z2.c:5]   --->   Operation 17 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%zext_ln5 = zext i7 %tmp_1 to i8" [source/lab7_z2.c:5]   --->   Operation 18 'zext' 'zext_ln5' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_2 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %i_0, i1 false)" [source/lab7_z2.c:5]   --->   Operation 19 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln5_1 = zext i5 %tmp_2 to i8" [source/lab7_z2.c:5]   --->   Operation 20 'zext' 'zext_ln5_1' <Predicate = (!icmp_ln3)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.03ns)   --->   "%add_ln5_1 = add i8 %zext_ln5_1, %zext_ln5" [source/lab7_z2.c:5]   --->   Operation 21 'add' 'add_ln5_1' <Predicate = (!icmp_ln3)> <Delay = 2.03> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (1.66ns)   --->   "br label %2" [source/lab7_z2.c:4]   --->   Operation 22 'br' <Predicate = (!icmp_ln3)> <Delay = 1.66>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void" [source/lab7_z2.c:8]   --->   Operation 23 'ret' <Predicate = (icmp_ln3)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.37>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%j_0 = phi i4 [ 0, %L1_begin ], [ %j, %3 ]"   --->   Operation 24 'phi' 'j_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (1.44ns)   --->   "%icmp_ln4 = icmp eq i4 %j_0, -6" [source/lab7_z2.c:4]   --->   Operation 25 'icmp' 'icmp_ln4' <Predicate = true> <Delay = 1.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 26 [1/1] (0.00ns)   --->   "%empty_2 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind"   --->   Operation 26 'speclooptripcount' 'empty_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 27 [1/1] (1.77ns)   --->   "%j = add i4 %j_0, 1" [source/lab7_z2.c:4]   --->   Operation 27 'add' 'j' <Predicate = true> <Delay = 1.77> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "br i1 %icmp_ln4, label %L1_end, label %3" [source/lab7_z2.c:4]   --->   Operation 28 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln5_2 = zext i4 %j_0 to i8" [source/lab7_z2.c:5]   --->   Operation 29 'zext' 'zext_ln5_2' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 30 [1/1] (2.11ns)   --->   "%add_ln5_2 = add i8 %add_ln5_1, %zext_ln5_2" [source/lab7_z2.c:5]   --->   Operation 30 'add' 'add_ln5_2' <Predicate = (!icmp_ln4)> <Delay = 2.11> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln5_3 = zext i8 %add_ln5_2 to i64" [source/lab7_z2.c:5]   --->   Operation 31 'zext' 'zext_ln5_3' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%in1_addr = getelementptr [100 x i32]* %in1, i64 0, i64 %zext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 32 'getelementptr' 'in1_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%in2_addr = getelementptr [100 x i32]* %in2, i64 0, i64 %zext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 33 'getelementptr' 'in2_addr' <Predicate = (!icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 34 [2/2] (3.25ns)   --->   "%in1_load = load i32* %in1_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 34 'load' 'in1_load' <Predicate = (!icmp_ln4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 35 [2/2] (3.25ns)   --->   "%in2_load = load i32* %in2_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 35 'load' 'in2_load' <Predicate = (!icmp_ln4)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%empty_3 = call i32 (...)* @_ssdm_op_SpecRegionEnd([3 x i8]* @p_str, i32 %tmp) nounwind" [source/lab7_z2.c:7]   --->   Operation 36 'specregionend' 'empty_3' <Predicate = (icmp_ln4)> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "br label %1" [source/lab7_z2.c:3]   --->   Operation 37 'br' <Predicate = (icmp_ln4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 9.21>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([3 x i8]* @p_str1) nounwind" [source/lab7_z2.c:4]   --->   Operation 38 'specloopname' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%out_addr = getelementptr [100 x i32]* %out_r, i64 0, i64 %zext_ln5_3" [source/lab7_z2.c:5]   --->   Operation 39 'getelementptr' 'out_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/2] (3.25ns)   --->   "%in1_load = load i32* %in1_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 40 'load' 'in1_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 41 [1/2] (3.25ns)   --->   "%in2_load = load i32* %in2_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 41 'load' 'in2_load' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 42 [1/1] (2.70ns)   --->   "%add_ln5 = add nsw i32 %in2_load, %in1_load" [source/lab7_z2.c:5]   --->   Operation 42 'add' 'add_ln5' <Predicate = true> <Delay = 2.70> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/1] (3.25ns)   --->   "store i32 %add_ln5, i32* %out_addr, align 4" [source/lab7_z2.c:5]   --->   Operation 43 'store' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "br label %2" [source/lab7_z2.c:4]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ in2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ out_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
specbitsmap_ln0   (specbitsmap      ) [ 00000]
spectopmodule_ln0 (spectopmodule    ) [ 00000]
br_ln3            (br               ) [ 01111]
i_0               (phi              ) [ 00100]
icmp_ln3          (icmp             ) [ 00111]
empty             (speclooptripcount) [ 00000]
i                 (add              ) [ 01111]
br_ln3            (br               ) [ 00000]
specloopname_ln3  (specloopname     ) [ 00000]
tmp               (specregionbegin  ) [ 00011]
tmp_1             (bitconcatenate   ) [ 00000]
zext_ln5          (zext             ) [ 00000]
tmp_2             (bitconcatenate   ) [ 00000]
zext_ln5_1        (zext             ) [ 00000]
add_ln5_1         (add              ) [ 00011]
br_ln4            (br               ) [ 00111]
ret_ln8           (ret              ) [ 00000]
j_0               (phi              ) [ 00010]
icmp_ln4          (icmp             ) [ 00111]
empty_2           (speclooptripcount) [ 00000]
j                 (add              ) [ 00111]
br_ln4            (br               ) [ 00000]
zext_ln5_2        (zext             ) [ 00000]
add_ln5_2         (add              ) [ 00000]
zext_ln5_3        (zext             ) [ 00001]
in1_addr          (getelementptr    ) [ 00001]
in2_addr          (getelementptr    ) [ 00001]
empty_3           (specregionend    ) [ 00000]
br_ln3            (br               ) [ 01111]
specloopname_ln4  (specloopname     ) [ 00000]
out_addr          (getelementptr    ) [ 00000]
in1_load          (load             ) [ 00000]
in2_load          (load             ) [ 00000]
add_ln5           (add              ) [ 00000]
store_ln5         (store            ) [ 00000]
br_ln4            (br               ) [ 00111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="out_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="foo_str"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="in1_addr_gep_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="32" slack="0"/>
<pin id="44" dir="0" index="1" bw="1" slack="0"/>
<pin id="45" dir="0" index="2" bw="8" slack="0"/>
<pin id="46" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in1_addr/3 "/>
</bind>
</comp>

<comp id="49" class="1004" name="in2_addr_gep_fu_49">
<pin_list>
<pin id="50" dir="0" index="0" bw="32" slack="0"/>
<pin id="51" dir="0" index="1" bw="1" slack="0"/>
<pin id="52" dir="0" index="2" bw="8" slack="0"/>
<pin id="53" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="in2_addr/3 "/>
</bind>
</comp>

<comp id="56" class="1004" name="grp_access_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="7" slack="0"/>
<pin id="58" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="59" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="60" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in1_load/3 "/>
</bind>
</comp>

<comp id="62" class="1004" name="grp_access_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="7" slack="0"/>
<pin id="64" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="65" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="66" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="in2_load/3 "/>
</bind>
</comp>

<comp id="68" class="1004" name="out_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="8" slack="1"/>
<pin id="72" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="out_addr/4 "/>
</bind>
</comp>

<comp id="75" class="1004" name="store_ln5_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="7" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="0"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln5/4 "/>
</bind>
</comp>

<comp id="81" class="1005" name="i_0_reg_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="4" slack="1"/>
<pin id="83" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="85" class="1004" name="i_0_phi_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="1" slack="1"/>
<pin id="87" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="88" dir="0" index="2" bw="4" slack="0"/>
<pin id="89" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="90" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="92" class="1005" name="j_0_reg_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="4" slack="1"/>
<pin id="94" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="j_0 (phireg) "/>
</bind>
</comp>

<comp id="96" class="1004" name="j_0_phi_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="1" slack="1"/>
<pin id="98" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="99" dir="0" index="2" bw="4" slack="0"/>
<pin id="100" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j_0/3 "/>
</bind>
</comp>

<comp id="103" class="1004" name="icmp_ln3_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="4" slack="0"/>
<pin id="105" dir="0" index="1" bw="4" slack="0"/>
<pin id="106" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln3/2 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="4" slack="0"/>
<pin id="111" dir="0" index="1" bw="1" slack="0"/>
<pin id="112" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_1_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="7" slack="0"/>
<pin id="117" dir="0" index="1" bw="4" slack="0"/>
<pin id="118" dir="0" index="2" bw="1" slack="0"/>
<pin id="119" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="zext_ln5_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="7" slack="0"/>
<pin id="125" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5/2 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_2_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="5" slack="0"/>
<pin id="129" dir="0" index="1" bw="4" slack="0"/>
<pin id="130" dir="0" index="2" bw="1" slack="0"/>
<pin id="131" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="zext_ln5_1_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="5" slack="0"/>
<pin id="137" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_1/2 "/>
</bind>
</comp>

<comp id="139" class="1004" name="add_ln5_1_fu_139">
<pin_list>
<pin id="140" dir="0" index="0" bw="5" slack="0"/>
<pin id="141" dir="0" index="1" bw="7" slack="0"/>
<pin id="142" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_1/2 "/>
</bind>
</comp>

<comp id="145" class="1004" name="icmp_ln4_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="4" slack="0"/>
<pin id="147" dir="0" index="1" bw="4" slack="0"/>
<pin id="148" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln4/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="j_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="4" slack="0"/>
<pin id="153" dir="0" index="1" bw="1" slack="0"/>
<pin id="154" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="157" class="1004" name="zext_ln5_2_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="4" slack="0"/>
<pin id="159" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_2/3 "/>
</bind>
</comp>

<comp id="161" class="1004" name="add_ln5_2_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="1"/>
<pin id="163" dir="0" index="1" bw="4" slack="0"/>
<pin id="164" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5_2/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln5_3_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="8" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln5_3/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="add_ln5_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="32" slack="0"/>
<pin id="174" dir="0" index="1" bw="32" slack="0"/>
<pin id="175" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln5/4 "/>
</bind>
</comp>

<comp id="182" class="1005" name="i_reg_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="4" slack="0"/>
<pin id="184" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="187" class="1005" name="add_ln5_1_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="8" slack="1"/>
<pin id="189" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="add_ln5_1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="j_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="4" slack="0"/>
<pin id="197" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="200" class="1005" name="zext_ln5_3_reg_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="64" slack="1"/>
<pin id="202" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln5_3 "/>
</bind>
</comp>

<comp id="205" class="1005" name="in1_addr_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="1"/>
<pin id="207" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in1_addr "/>
</bind>
</comp>

<comp id="210" class="1005" name="in2_addr_reg_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="7" slack="1"/>
<pin id="212" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="in2_addr "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="47"><net_src comp="0" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="48"><net_src comp="36" pin="0"/><net_sink comp="42" pin=1"/></net>

<net id="54"><net_src comp="2" pin="0"/><net_sink comp="49" pin=0"/></net>

<net id="55"><net_src comp="36" pin="0"/><net_sink comp="49" pin=1"/></net>

<net id="61"><net_src comp="42" pin="3"/><net_sink comp="56" pin=0"/></net>

<net id="67"><net_src comp="49" pin="3"/><net_sink comp="62" pin=0"/></net>

<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="36" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="91"><net_src comp="81" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="95"><net_src comp="12" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="102"><net_src comp="92" pin="1"/><net_sink comp="96" pin=0"/></net>

<net id="107"><net_src comp="85" pin="4"/><net_sink comp="103" pin=0"/></net>

<net id="108"><net_src comp="14" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="85" pin="4"/><net_sink comp="109" pin=0"/></net>

<net id="114"><net_src comp="20" pin="0"/><net_sink comp="109" pin=1"/></net>

<net id="120"><net_src comp="28" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="85" pin="4"/><net_sink comp="115" pin=1"/></net>

<net id="122"><net_src comp="30" pin="0"/><net_sink comp="115" pin=2"/></net>

<net id="126"><net_src comp="115" pin="3"/><net_sink comp="123" pin=0"/></net>

<net id="132"><net_src comp="32" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="85" pin="4"/><net_sink comp="127" pin=1"/></net>

<net id="134"><net_src comp="34" pin="0"/><net_sink comp="127" pin=2"/></net>

<net id="138"><net_src comp="127" pin="3"/><net_sink comp="135" pin=0"/></net>

<net id="143"><net_src comp="135" pin="1"/><net_sink comp="139" pin=0"/></net>

<net id="144"><net_src comp="123" pin="1"/><net_sink comp="139" pin=1"/></net>

<net id="149"><net_src comp="96" pin="4"/><net_sink comp="145" pin=0"/></net>

<net id="150"><net_src comp="14" pin="0"/><net_sink comp="145" pin=1"/></net>

<net id="155"><net_src comp="96" pin="4"/><net_sink comp="151" pin=0"/></net>

<net id="156"><net_src comp="20" pin="0"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="96" pin="4"/><net_sink comp="157" pin=0"/></net>

<net id="165"><net_src comp="157" pin="1"/><net_sink comp="161" pin=1"/></net>

<net id="169"><net_src comp="161" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="42" pin=2"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="49" pin=2"/></net>

<net id="176"><net_src comp="62" pin="3"/><net_sink comp="172" pin=0"/></net>

<net id="177"><net_src comp="56" pin="3"/><net_sink comp="172" pin=1"/></net>

<net id="178"><net_src comp="172" pin="2"/><net_sink comp="75" pin=1"/></net>

<net id="185"><net_src comp="109" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="186"><net_src comp="182" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="190"><net_src comp="139" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="198"><net_src comp="151" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="96" pin=2"/></net>

<net id="203"><net_src comp="166" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="204"><net_src comp="200" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="208"><net_src comp="42" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="56" pin=0"/></net>

<net id="213"><net_src comp="49" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="214"><net_src comp="210" pin="1"/><net_sink comp="62" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_r | {4 }
 - Input state : 
	Port: foo : in1 | {3 4 }
	Port: foo : in2 | {3 4 }
  - Chain level:
	State 1
	State 2
		icmp_ln3 : 1
		i : 1
		br_ln3 : 2
		tmp_1 : 1
		zext_ln5 : 2
		tmp_2 : 1
		zext_ln5_1 : 2
		add_ln5_1 : 3
	State 3
		icmp_ln4 : 1
		j : 1
		br_ln4 : 2
		zext_ln5_2 : 1
		add_ln5_2 : 2
		zext_ln5_3 : 3
		in1_addr : 4
		in2_addr : 4
		in1_load : 5
		in2_load : 5
	State 4
		add_ln5 : 1
		store_ln5 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|          |      i_fu_109     |    0    |    13   |
|          |  add_ln5_1_fu_139 |    0    |    15   |
|    add   |      j_fu_151     |    0    |    13   |
|          |  add_ln5_2_fu_161 |    0    |    15   |
|          |   add_ln5_fu_172  |    0    |    39   |
|----------|-------------------|---------|---------|
|   icmp   |  icmp_ln3_fu_103  |    0    |    9    |
|          |  icmp_ln4_fu_145  |    0    |    9    |
|----------|-------------------|---------|---------|
|bitconcatenate|    tmp_1_fu_115   |    0    |    0    |
|          |    tmp_2_fu_127   |    0    |    0    |
|----------|-------------------|---------|---------|
|          |  zext_ln5_fu_123  |    0    |    0    |
|   zext   | zext_ln5_1_fu_135 |    0    |    0    |
|          | zext_ln5_2_fu_157 |    0    |    0    |
|          | zext_ln5_3_fu_166 |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |   113   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
| add_ln5_1_reg_187|    8   |
|    i_0_reg_81    |    4   |
|     i_reg_182    |    4   |
| in1_addr_reg_205 |    7   |
| in2_addr_reg_210 |    7   |
|    j_0_reg_92    |    4   |
|     j_reg_195    |    4   |
|zext_ln5_3_reg_200|   64   |
+------------------+--------+
|       Total      |   102  |
+------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_56 |  p0  |   2  |   7  |   14   ||    9    |
| grp_access_fu_62 |  p0  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   28   ||  3.328  ||    18   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   113  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   18   |
|  Register |    -   |   102  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   102  |   131  |
+-----------+--------+--------+--------+
