
CE_FibTask.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003490  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000240  08003670  08003670  00013670  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080038b0  080038b0  00020088  2**0
                  CONTENTS
  4 .ARM          00000000  080038b0  080038b0  00020088  2**0
                  CONTENTS
  5 .preinit_array 00000000  080038b0  080038b0  00020088  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080038b0  080038b0  000138b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080038b4  080038b4  000138b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000088  20000000  080038b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000140  20000088  08003940  00020088  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200001c8  08003940  000201c8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020088  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ad9a  00000000  00000000  000200b8  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00001640  00000000  00000000  0002ae52  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000bc0  00000000  00000000  0002c498  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000b08  00000000  00000000  0002d058  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  0001d9ee  00000000  00000000  0002db60  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00008935  00000000  00000000  0004b54e  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    000bfd26  00000000  00000000  00053e83  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  00113ba9  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003bfc  00000000  00000000  00113c24  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000088 	.word	0x20000088
 80001fc:	00000000 	.word	0x00000000
 8000200:	08003658 	.word	0x08003658

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	2000008c 	.word	0x2000008c
 800021c:	08003658 	.word	0x08003658

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <fib200>:
extern void initialise_monitor_handles(void);
/* USER CODE BEGIN PFP */
uint32_t measuredTicks;

void fib200(void)
{
 80002d0:	b580      	push	{r7, lr}
 80002d2:	b088      	sub	sp, #32
 80002d4:	af00      	add	r7, sp, #0
	timeSpec timStart = {0, 0};
 80002d6:	2300      	movs	r3, #0
 80002d8:	60fb      	str	r3, [r7, #12]
 80002da:	2300      	movs	r3, #0
 80002dc:	613b      	str	r3, [r7, #16]
	timeSpec timStop = {0, 0};
 80002de:	2300      	movs	r3, #0
 80002e0:	607b      	str	r3, [r7, #4]
 80002e2:	2300      	movs	r3, #0
 80002e4:	60bb      	str	r3, [r7, #8]
	uint32_t timDelay = 0;
 80002e6:	2300      	movs	r3, #0
 80002e8:	61fb      	str	r3, [r7, #28]
	//uint32_t measuredTicks;
	uint32_t measuredTicks1;
	uint32_t time_diff = 0;
 80002ea:	2300      	movs	r3, #0
 80002ec:	61bb      	str	r3, [r7, #24]

	getCurrentTime(&timStart);
 80002ee:	f107 030c 	add.w	r3, r7, #12
 80002f2:	4618      	mov	r0, r3
 80002f4:	f000 fbbc 	bl	8000a70 <getCurrentTime>
	FIB_TEST(seqIter * 220, loopIter * 220);
 80002f8:	4b2f      	ldr	r3, [pc, #188]	; (80003b8 <fib200+0xe8>)
 80002fa:	2200      	movs	r2, #0
 80002fc:	601a      	str	r2, [r3, #0]
 80002fe:	e029      	b.n	8000354 <fib200+0x84>
 8000300:	4b2e      	ldr	r3, [pc, #184]	; (80003bc <fib200+0xec>)
 8000302:	681a      	ldr	r2, [r3, #0]
 8000304:	4b2e      	ldr	r3, [pc, #184]	; (80003c0 <fib200+0xf0>)
 8000306:	681b      	ldr	r3, [r3, #0]
 8000308:	4413      	add	r3, r2
 800030a:	4a2e      	ldr	r2, [pc, #184]	; (80003c4 <fib200+0xf4>)
 800030c:	6013      	str	r3, [r2, #0]
 800030e:	e013      	b.n	8000338 <fib200+0x68>
 8000310:	4b2b      	ldr	r3, [pc, #172]	; (80003c0 <fib200+0xf0>)
 8000312:	681b      	ldr	r3, [r3, #0]
 8000314:	4a29      	ldr	r2, [pc, #164]	; (80003bc <fib200+0xec>)
 8000316:	6013      	str	r3, [r2, #0]
 8000318:	4b2a      	ldr	r3, [pc, #168]	; (80003c4 <fib200+0xf4>)
 800031a:	681b      	ldr	r3, [r3, #0]
 800031c:	4a28      	ldr	r2, [pc, #160]	; (80003c0 <fib200+0xf0>)
 800031e:	6013      	str	r3, [r2, #0]
 8000320:	4b26      	ldr	r3, [pc, #152]	; (80003bc <fib200+0xec>)
 8000322:	681a      	ldr	r2, [r3, #0]
 8000324:	4b26      	ldr	r3, [pc, #152]	; (80003c0 <fib200+0xf0>)
 8000326:	681b      	ldr	r3, [r3, #0]
 8000328:	4413      	add	r3, r2
 800032a:	4a26      	ldr	r2, [pc, #152]	; (80003c4 <fib200+0xf4>)
 800032c:	6013      	str	r3, [r2, #0]
 800032e:	4b26      	ldr	r3, [pc, #152]	; (80003c8 <fib200+0xf8>)
 8000330:	681b      	ldr	r3, [r3, #0]
 8000332:	3301      	adds	r3, #1
 8000334:	4a24      	ldr	r2, [pc, #144]	; (80003c8 <fib200+0xf8>)
 8000336:	6013      	str	r3, [r2, #0]
 8000338:	4b24      	ldr	r3, [pc, #144]	; (80003cc <fib200+0xfc>)
 800033a:	681b      	ldr	r3, [r3, #0]
 800033c:	22dc      	movs	r2, #220	; 0xdc
 800033e:	fb02 f203 	mul.w	r2, r2, r3
 8000342:	4b21      	ldr	r3, [pc, #132]	; (80003c8 <fib200+0xf8>)
 8000344:	681b      	ldr	r3, [r3, #0]
 8000346:	429a      	cmp	r2, r3
 8000348:	d8e2      	bhi.n	8000310 <fib200+0x40>
 800034a:	4b1b      	ldr	r3, [pc, #108]	; (80003b8 <fib200+0xe8>)
 800034c:	681b      	ldr	r3, [r3, #0]
 800034e:	3301      	adds	r3, #1
 8000350:	4a19      	ldr	r2, [pc, #100]	; (80003b8 <fib200+0xe8>)
 8000352:	6013      	str	r3, [r2, #0]
 8000354:	4b1e      	ldr	r3, [pc, #120]	; (80003d0 <fib200+0x100>)
 8000356:	681b      	ldr	r3, [r3, #0]
 8000358:	22dc      	movs	r2, #220	; 0xdc
 800035a:	fb02 f203 	mul.w	r2, r2, r3
 800035e:	4b16      	ldr	r3, [pc, #88]	; (80003b8 <fib200+0xe8>)
 8000360:	681b      	ldr	r3, [r3, #0]
 8000362:	429a      	cmp	r2, r3
 8000364:	d8cc      	bhi.n	8000300 <fib200+0x30>
	measuredTicks1 = HAL_GetTick();
 8000366:	f000 fd01 	bl	8000d6c <HAL_GetTick>
 800036a:	6178      	str	r0, [r7, #20]
	time_diff = measuredTicks1 -  measuredTicks;
 800036c:	4b19      	ldr	r3, [pc, #100]	; (80003d4 <fib200+0x104>)
 800036e:	681b      	ldr	r3, [r3, #0]
 8000370:	697a      	ldr	r2, [r7, #20]
 8000372:	1ad3      	subs	r3, r2, r3
 8000374:	61bb      	str	r3, [r7, #24]
	getCurrentTime(&timStop);
 8000376:	1d3b      	adds	r3, r7, #4
 8000378:	4618      	mov	r0, r3
 800037a:	f000 fb79 	bl	8000a70 <getCurrentTime>
	timDelay = getTimeDiff(&timStop, &timStart);
 800037e:	f107 020c 	add.w	r2, r7, #12
 8000382:	1d3b      	adds	r3, r7, #4
 8000384:	4611      	mov	r1, r2
 8000386:	4618      	mov	r0, r3
 8000388:	f000 fb8a 	bl	8000aa0 <getTimeDiff>
 800038c:	61f8      	str	r0, [r7, #28]
	if (timDelay >= 200000)
 800038e:	69fb      	ldr	r3, [r7, #28]
 8000390:	4a11      	ldr	r2, [pc, #68]	; (80003d8 <fib200+0x108>)
 8000392:	4293      	cmp	r3, r2
 8000394:	d907      	bls.n	80003a6 <fib200+0xd6>
	{
		// Control task exceeded its deadline
		printf("Task-fib200 missed deadline at ticks:%ld.\n",uwTick);
 8000396:	4b11      	ldr	r3, [pc, #68]	; (80003dc <fib200+0x10c>)
 8000398:	681b      	ldr	r3, [r3, #0]
 800039a:	4619      	mov	r1, r3
 800039c:	4810      	ldr	r0, [pc, #64]	; (80003e0 <fib200+0x110>)
 800039e:	f001 ff6b 	bl	8002278 <iprintf>
		__asm__("BKPT");
 80003a2:	be00      	bkpt	0x0000
	}
	else
	{
		printf("Completed the fib200 task in %ld\n\n", timDelay);
	}
}
 80003a4:	e003      	b.n	80003ae <fib200+0xde>
		printf("Completed the fib200 task in %ld\n\n", timDelay);
 80003a6:	69f9      	ldr	r1, [r7, #28]
 80003a8:	480e      	ldr	r0, [pc, #56]	; (80003e4 <fib200+0x114>)
 80003aa:	f001 ff65 	bl	8002278 <iprintf>
}
 80003ae:	bf00      	nop
 80003b0:	3720      	adds	r7, #32
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bd80      	pop	{r7, pc}
 80003b6:	bf00      	nop
 80003b8:	200000a4 	.word	0x200000a4
 80003bc:	200000ac 	.word	0x200000ac
 80003c0:	20000004 	.word	0x20000004
 80003c4:	200000a8 	.word	0x200000a8
 80003c8:	20000000 	.word	0x20000000
 80003cc:	20000008 	.word	0x20000008
 80003d0:	2000000c 	.word	0x2000000c
 80003d4:	20000170 	.word	0x20000170
 80003d8:	00030d3f 	.word	0x00030d3f
 80003dc:	200001c0 	.word	0x200001c0
 80003e0:	08003670 	.word	0x08003670
 80003e4:	0800369c 	.word	0x0800369c

080003e8 <fib20>:


void fib20(void)
{
 80003e8:	b580      	push	{r7, lr}
 80003ea:	b088      	sub	sp, #32
 80003ec:	af00      	add	r7, sp, #0
	timeSpec timStart = {0, 0};
 80003ee:	2300      	movs	r3, #0
 80003f0:	60fb      	str	r3, [r7, #12]
 80003f2:	2300      	movs	r3, #0
 80003f4:	613b      	str	r3, [r7, #16]
	timeSpec timStop = {0, 0};
 80003f6:	2300      	movs	r3, #0
 80003f8:	607b      	str	r3, [r7, #4]
 80003fa:	2300      	movs	r3, #0
 80003fc:	60bb      	str	r3, [r7, #8]
	uint32_t timDelay = 0;
 80003fe:	2300      	movs	r3, #0
 8000400:	61fb      	str	r3, [r7, #28]
	//uint32_t measuredTicks;
	uint32_t measuredTicks1;
	uint32_t time_diff = 0;
 8000402:	2300      	movs	r3, #0
 8000404:	61bb      	str	r3, [r7, #24]

	getCurrentTime(&timStart);
 8000406:	f107 030c 	add.w	r3, r7, #12
 800040a:	4618      	mov	r0, r3
 800040c:	f000 fb30 	bl	8000a70 <getCurrentTime>
	FIB_TEST(seqIter * 8, loopIter * 8);
 8000410:	4b2d      	ldr	r3, [pc, #180]	; (80004c8 <fib20+0xe0>)
 8000412:	2200      	movs	r2, #0
 8000414:	601a      	str	r2, [r3, #0]
 8000416:	e027      	b.n	8000468 <fib20+0x80>
 8000418:	4b2c      	ldr	r3, [pc, #176]	; (80004cc <fib20+0xe4>)
 800041a:	681a      	ldr	r2, [r3, #0]
 800041c:	4b2c      	ldr	r3, [pc, #176]	; (80004d0 <fib20+0xe8>)
 800041e:	681b      	ldr	r3, [r3, #0]
 8000420:	4413      	add	r3, r2
 8000422:	4a2c      	ldr	r2, [pc, #176]	; (80004d4 <fib20+0xec>)
 8000424:	6013      	str	r3, [r2, #0]
 8000426:	e013      	b.n	8000450 <fib20+0x68>
 8000428:	4b29      	ldr	r3, [pc, #164]	; (80004d0 <fib20+0xe8>)
 800042a:	681b      	ldr	r3, [r3, #0]
 800042c:	4a27      	ldr	r2, [pc, #156]	; (80004cc <fib20+0xe4>)
 800042e:	6013      	str	r3, [r2, #0]
 8000430:	4b28      	ldr	r3, [pc, #160]	; (80004d4 <fib20+0xec>)
 8000432:	681b      	ldr	r3, [r3, #0]
 8000434:	4a26      	ldr	r2, [pc, #152]	; (80004d0 <fib20+0xe8>)
 8000436:	6013      	str	r3, [r2, #0]
 8000438:	4b24      	ldr	r3, [pc, #144]	; (80004cc <fib20+0xe4>)
 800043a:	681a      	ldr	r2, [r3, #0]
 800043c:	4b24      	ldr	r3, [pc, #144]	; (80004d0 <fib20+0xe8>)
 800043e:	681b      	ldr	r3, [r3, #0]
 8000440:	4413      	add	r3, r2
 8000442:	4a24      	ldr	r2, [pc, #144]	; (80004d4 <fib20+0xec>)
 8000444:	6013      	str	r3, [r2, #0]
 8000446:	4b24      	ldr	r3, [pc, #144]	; (80004d8 <fib20+0xf0>)
 8000448:	681b      	ldr	r3, [r3, #0]
 800044a:	3301      	adds	r3, #1
 800044c:	4a22      	ldr	r2, [pc, #136]	; (80004d8 <fib20+0xf0>)
 800044e:	6013      	str	r3, [r2, #0]
 8000450:	4b22      	ldr	r3, [pc, #136]	; (80004dc <fib20+0xf4>)
 8000452:	681b      	ldr	r3, [r3, #0]
 8000454:	00da      	lsls	r2, r3, #3
 8000456:	4b20      	ldr	r3, [pc, #128]	; (80004d8 <fib20+0xf0>)
 8000458:	681b      	ldr	r3, [r3, #0]
 800045a:	429a      	cmp	r2, r3
 800045c:	d8e4      	bhi.n	8000428 <fib20+0x40>
 800045e:	4b1a      	ldr	r3, [pc, #104]	; (80004c8 <fib20+0xe0>)
 8000460:	681b      	ldr	r3, [r3, #0]
 8000462:	3301      	adds	r3, #1
 8000464:	4a18      	ldr	r2, [pc, #96]	; (80004c8 <fib20+0xe0>)
 8000466:	6013      	str	r3, [r2, #0]
 8000468:	4b1d      	ldr	r3, [pc, #116]	; (80004e0 <fib20+0xf8>)
 800046a:	681b      	ldr	r3, [r3, #0]
 800046c:	00da      	lsls	r2, r3, #3
 800046e:	4b16      	ldr	r3, [pc, #88]	; (80004c8 <fib20+0xe0>)
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	429a      	cmp	r2, r3
 8000474:	d8d0      	bhi.n	8000418 <fib20+0x30>
	measuredTicks1 = HAL_GetTick();
 8000476:	f000 fc79 	bl	8000d6c <HAL_GetTick>
 800047a:	6178      	str	r0, [r7, #20]
	time_diff = measuredTicks1 -  measuredTicks;
 800047c:	4b19      	ldr	r3, [pc, #100]	; (80004e4 <fib20+0xfc>)
 800047e:	681b      	ldr	r3, [r3, #0]
 8000480:	697a      	ldr	r2, [r7, #20]
 8000482:	1ad3      	subs	r3, r2, r3
 8000484:	61bb      	str	r3, [r7, #24]
	getCurrentTime(&timStop);
 8000486:	1d3b      	adds	r3, r7, #4
 8000488:	4618      	mov	r0, r3
 800048a:	f000 faf1 	bl	8000a70 <getCurrentTime>
	timDelay = getTimeDiff(&timStop, &timStart);
 800048e:	f107 020c 	add.w	r2, r7, #12
 8000492:	1d3b      	adds	r3, r7, #4
 8000494:	4611      	mov	r1, r2
 8000496:	4618      	mov	r0, r3
 8000498:	f000 fb02 	bl	8000aa0 <getTimeDiff>
 800049c:	61f8      	str	r0, [r7, #28]
	if (timDelay >= 20000)
 800049e:	69fb      	ldr	r3, [r7, #28]
 80004a0:	f644 621f 	movw	r2, #19999	; 0x4e1f
 80004a4:	4293      	cmp	r3, r2
 80004a6:	d907      	bls.n	80004b8 <fib20+0xd0>
	{
		// Control task exceeded its deadline
		printf("Task-fib20 missed deadline at ticks:%ld.\n",uwTick);
 80004a8:	4b0f      	ldr	r3, [pc, #60]	; (80004e8 <fib20+0x100>)
 80004aa:	681b      	ldr	r3, [r3, #0]
 80004ac:	4619      	mov	r1, r3
 80004ae:	480f      	ldr	r0, [pc, #60]	; (80004ec <fib20+0x104>)
 80004b0:	f001 fee2 	bl	8002278 <iprintf>
		__asm__("BKPT");
 80004b4:	be00      	bkpt	0x0000
	}
	else
	{
		printf("Completed the fib01 task in %ld\n\n", timDelay);
	}
}
 80004b6:	e003      	b.n	80004c0 <fib20+0xd8>
		printf("Completed the fib01 task in %ld\n\n", timDelay);
 80004b8:	69f9      	ldr	r1, [r7, #28]
 80004ba:	480d      	ldr	r0, [pc, #52]	; (80004f0 <fib20+0x108>)
 80004bc:	f001 fedc 	bl	8002278 <iprintf>
}
 80004c0:	bf00      	nop
 80004c2:	3720      	adds	r7, #32
 80004c4:	46bd      	mov	sp, r7
 80004c6:	bd80      	pop	{r7, pc}
 80004c8:	200000a4 	.word	0x200000a4
 80004cc:	200000ac 	.word	0x200000ac
 80004d0:	20000004 	.word	0x20000004
 80004d4:	200000a8 	.word	0x200000a8
 80004d8:	20000000 	.word	0x20000000
 80004dc:	20000008 	.word	0x20000008
 80004e0:	2000000c 	.word	0x2000000c
 80004e4:	20000170 	.word	0x20000170
 80004e8:	200001c0 	.word	0x200001c0
 80004ec:	080036c0 	.word	0x080036c0
 80004f0:	080036ec 	.word	0x080036ec

080004f4 <fib4>:

void fib4(void)
{
 80004f4:	b580      	push	{r7, lr}
 80004f6:	b088      	sub	sp, #32
 80004f8:	af00      	add	r7, sp, #0
	timeSpec timStart = {0, 0};
 80004fa:	2300      	movs	r3, #0
 80004fc:	60fb      	str	r3, [r7, #12]
 80004fe:	2300      	movs	r3, #0
 8000500:	613b      	str	r3, [r7, #16]
	timeSpec timStop = {0, 0};
 8000502:	2300      	movs	r3, #0
 8000504:	607b      	str	r3, [r7, #4]
 8000506:	2300      	movs	r3, #0
 8000508:	60bb      	str	r3, [r7, #8]
	uint32_t timDelay = 0;
 800050a:	2300      	movs	r3, #0
 800050c:	61fb      	str	r3, [r7, #28]
	//uint32_t measuredTicks;
	uint32_t measuredTicks1;
	uint32_t time_diff = 0;
 800050e:	2300      	movs	r3, #0
 8000510:	61bb      	str	r3, [r7, #24]

	getCurrentTime(&timStart);
 8000512:	f107 030c 	add.w	r3, r7, #12
 8000516:	4618      	mov	r0, r3
 8000518:	f000 faaa 	bl	8000a70 <getCurrentTime>
	FIB_TEST(seqIter * 2, loopIter * 2);
 800051c:	4b2d      	ldr	r3, [pc, #180]	; (80005d4 <fib4+0xe0>)
 800051e:	2200      	movs	r2, #0
 8000520:	601a      	str	r2, [r3, #0]
 8000522:	e027      	b.n	8000574 <fib4+0x80>
 8000524:	4b2c      	ldr	r3, [pc, #176]	; (80005d8 <fib4+0xe4>)
 8000526:	681a      	ldr	r2, [r3, #0]
 8000528:	4b2c      	ldr	r3, [pc, #176]	; (80005dc <fib4+0xe8>)
 800052a:	681b      	ldr	r3, [r3, #0]
 800052c:	4413      	add	r3, r2
 800052e:	4a2c      	ldr	r2, [pc, #176]	; (80005e0 <fib4+0xec>)
 8000530:	6013      	str	r3, [r2, #0]
 8000532:	e013      	b.n	800055c <fib4+0x68>
 8000534:	4b29      	ldr	r3, [pc, #164]	; (80005dc <fib4+0xe8>)
 8000536:	681b      	ldr	r3, [r3, #0]
 8000538:	4a27      	ldr	r2, [pc, #156]	; (80005d8 <fib4+0xe4>)
 800053a:	6013      	str	r3, [r2, #0]
 800053c:	4b28      	ldr	r3, [pc, #160]	; (80005e0 <fib4+0xec>)
 800053e:	681b      	ldr	r3, [r3, #0]
 8000540:	4a26      	ldr	r2, [pc, #152]	; (80005dc <fib4+0xe8>)
 8000542:	6013      	str	r3, [r2, #0]
 8000544:	4b24      	ldr	r3, [pc, #144]	; (80005d8 <fib4+0xe4>)
 8000546:	681a      	ldr	r2, [r3, #0]
 8000548:	4b24      	ldr	r3, [pc, #144]	; (80005dc <fib4+0xe8>)
 800054a:	681b      	ldr	r3, [r3, #0]
 800054c:	4413      	add	r3, r2
 800054e:	4a24      	ldr	r2, [pc, #144]	; (80005e0 <fib4+0xec>)
 8000550:	6013      	str	r3, [r2, #0]
 8000552:	4b24      	ldr	r3, [pc, #144]	; (80005e4 <fib4+0xf0>)
 8000554:	681b      	ldr	r3, [r3, #0]
 8000556:	3301      	adds	r3, #1
 8000558:	4a22      	ldr	r2, [pc, #136]	; (80005e4 <fib4+0xf0>)
 800055a:	6013      	str	r3, [r2, #0]
 800055c:	4b22      	ldr	r3, [pc, #136]	; (80005e8 <fib4+0xf4>)
 800055e:	681b      	ldr	r3, [r3, #0]
 8000560:	005a      	lsls	r2, r3, #1
 8000562:	4b20      	ldr	r3, [pc, #128]	; (80005e4 <fib4+0xf0>)
 8000564:	681b      	ldr	r3, [r3, #0]
 8000566:	429a      	cmp	r2, r3
 8000568:	d8e4      	bhi.n	8000534 <fib4+0x40>
 800056a:	4b1a      	ldr	r3, [pc, #104]	; (80005d4 <fib4+0xe0>)
 800056c:	681b      	ldr	r3, [r3, #0]
 800056e:	3301      	adds	r3, #1
 8000570:	4a18      	ldr	r2, [pc, #96]	; (80005d4 <fib4+0xe0>)
 8000572:	6013      	str	r3, [r2, #0]
 8000574:	4b1d      	ldr	r3, [pc, #116]	; (80005ec <fib4+0xf8>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	005a      	lsls	r2, r3, #1
 800057a:	4b16      	ldr	r3, [pc, #88]	; (80005d4 <fib4+0xe0>)
 800057c:	681b      	ldr	r3, [r3, #0]
 800057e:	429a      	cmp	r2, r3
 8000580:	d8d0      	bhi.n	8000524 <fib4+0x30>
	measuredTicks1 = HAL_GetTick();
 8000582:	f000 fbf3 	bl	8000d6c <HAL_GetTick>
 8000586:	6178      	str	r0, [r7, #20]
	time_diff = measuredTicks1 -  measuredTicks;
 8000588:	4b19      	ldr	r3, [pc, #100]	; (80005f0 <fib4+0xfc>)
 800058a:	681b      	ldr	r3, [r3, #0]
 800058c:	697a      	ldr	r2, [r7, #20]
 800058e:	1ad3      	subs	r3, r2, r3
 8000590:	61bb      	str	r3, [r7, #24]
	getCurrentTime(&timStop);
 8000592:	1d3b      	adds	r3, r7, #4
 8000594:	4618      	mov	r0, r3
 8000596:	f000 fa6b 	bl	8000a70 <getCurrentTime>
	timDelay = getTimeDiff(&timStop, &timStart);
 800059a:	f107 020c 	add.w	r2, r7, #12
 800059e:	1d3b      	adds	r3, r7, #4
 80005a0:	4611      	mov	r1, r2
 80005a2:	4618      	mov	r0, r3
 80005a4:	f000 fa7c 	bl	8000aa0 <getTimeDiff>
 80005a8:	61f8      	str	r0, [r7, #28]
	if (timDelay >= 4000)
 80005aa:	69fb      	ldr	r3, [r7, #28]
 80005ac:	f5b3 6f7a 	cmp.w	r3, #4000	; 0xfa0
 80005b0:	d307      	bcc.n	80005c2 <fib4+0xce>
	{
		// Control task exceeded its deadline
		printf("Task-fib4 missed deadline at ticks:%ld.\n",uwTick);
 80005b2:	4b10      	ldr	r3, [pc, #64]	; (80005f4 <fib4+0x100>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	4619      	mov	r1, r3
 80005b8:	480f      	ldr	r0, [pc, #60]	; (80005f8 <fib4+0x104>)
 80005ba:	f001 fe5d 	bl	8002278 <iprintf>
		__asm__("BKPT");
 80005be:	be00      	bkpt	0x0000
	}
	else
	{
		printf("Completed the fib4 task in %ld\n\n", timDelay);
	}
}
 80005c0:	e003      	b.n	80005ca <fib4+0xd6>
		printf("Completed the fib4 task in %ld\n\n", timDelay);
 80005c2:	69f9      	ldr	r1, [r7, #28]
 80005c4:	480d      	ldr	r0, [pc, #52]	; (80005fc <fib4+0x108>)
 80005c6:	f001 fe57 	bl	8002278 <iprintf>
}
 80005ca:	bf00      	nop
 80005cc:	3720      	adds	r7, #32
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}
 80005d2:	bf00      	nop
 80005d4:	200000a4 	.word	0x200000a4
 80005d8:	200000ac 	.word	0x200000ac
 80005dc:	20000004 	.word	0x20000004
 80005e0:	200000a8 	.word	0x200000a8
 80005e4:	20000000 	.word	0x20000000
 80005e8:	20000008 	.word	0x20000008
 80005ec:	2000000c 	.word	0x2000000c
 80005f0:	20000170 	.word	0x20000170
 80005f4:	200001c0 	.word	0x200001c0
 80005f8:	08003710 	.word	0x08003710
 80005fc:	0800373c 	.word	0x0800373c

08000600 <fib2>:

void fib2()
{
 8000600:	b580      	push	{r7, lr}
 8000602:	b088      	sub	sp, #32
 8000604:	af00      	add	r7, sp, #0
	timeSpec timStart = {0, 0};
 8000606:	2300      	movs	r3, #0
 8000608:	60fb      	str	r3, [r7, #12]
 800060a:	2300      	movs	r3, #0
 800060c:	613b      	str	r3, [r7, #16]
	timeSpec timStop = {0, 0};
 800060e:	2300      	movs	r3, #0
 8000610:	607b      	str	r3, [r7, #4]
 8000612:	2300      	movs	r3, #0
 8000614:	60bb      	str	r3, [r7, #8]
	uint32_t timDelay = 0;
 8000616:	2300      	movs	r3, #0
 8000618:	61fb      	str	r3, [r7, #28]
	//uint32_t measuredTicks;
	uint32_t measuredTicks1;
	uint32_t time_diff = 0;
 800061a:	2300      	movs	r3, #0
 800061c:	61bb      	str	r3, [r7, #24]

	getCurrentTime(&timStart);
 800061e:	f107 030c 	add.w	r3, r7, #12
 8000622:	4618      	mov	r0, r3
 8000624:	f000 fa24 	bl	8000a70 <getCurrentTime>
	FIB_TEST(seqIter+3, loopIter+3);
 8000628:	4b2d      	ldr	r3, [pc, #180]	; (80006e0 <fib2+0xe0>)
 800062a:	2200      	movs	r2, #0
 800062c:	601a      	str	r2, [r3, #0]
 800062e:	e027      	b.n	8000680 <fib2+0x80>
 8000630:	4b2c      	ldr	r3, [pc, #176]	; (80006e4 <fib2+0xe4>)
 8000632:	681a      	ldr	r2, [r3, #0]
 8000634:	4b2c      	ldr	r3, [pc, #176]	; (80006e8 <fib2+0xe8>)
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4413      	add	r3, r2
 800063a:	4a2c      	ldr	r2, [pc, #176]	; (80006ec <fib2+0xec>)
 800063c:	6013      	str	r3, [r2, #0]
 800063e:	e013      	b.n	8000668 <fib2+0x68>
 8000640:	4b29      	ldr	r3, [pc, #164]	; (80006e8 <fib2+0xe8>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a27      	ldr	r2, [pc, #156]	; (80006e4 <fib2+0xe4>)
 8000646:	6013      	str	r3, [r2, #0]
 8000648:	4b28      	ldr	r3, [pc, #160]	; (80006ec <fib2+0xec>)
 800064a:	681b      	ldr	r3, [r3, #0]
 800064c:	4a26      	ldr	r2, [pc, #152]	; (80006e8 <fib2+0xe8>)
 800064e:	6013      	str	r3, [r2, #0]
 8000650:	4b24      	ldr	r3, [pc, #144]	; (80006e4 <fib2+0xe4>)
 8000652:	681a      	ldr	r2, [r3, #0]
 8000654:	4b24      	ldr	r3, [pc, #144]	; (80006e8 <fib2+0xe8>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	4413      	add	r3, r2
 800065a:	4a24      	ldr	r2, [pc, #144]	; (80006ec <fib2+0xec>)
 800065c:	6013      	str	r3, [r2, #0]
 800065e:	4b24      	ldr	r3, [pc, #144]	; (80006f0 <fib2+0xf0>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	3301      	adds	r3, #1
 8000664:	4a22      	ldr	r2, [pc, #136]	; (80006f0 <fib2+0xf0>)
 8000666:	6013      	str	r3, [r2, #0]
 8000668:	4b22      	ldr	r3, [pc, #136]	; (80006f4 <fib2+0xf4>)
 800066a:	681b      	ldr	r3, [r3, #0]
 800066c:	1cda      	adds	r2, r3, #3
 800066e:	4b20      	ldr	r3, [pc, #128]	; (80006f0 <fib2+0xf0>)
 8000670:	681b      	ldr	r3, [r3, #0]
 8000672:	429a      	cmp	r2, r3
 8000674:	d8e4      	bhi.n	8000640 <fib2+0x40>
 8000676:	4b1a      	ldr	r3, [pc, #104]	; (80006e0 <fib2+0xe0>)
 8000678:	681b      	ldr	r3, [r3, #0]
 800067a:	3301      	adds	r3, #1
 800067c:	4a18      	ldr	r2, [pc, #96]	; (80006e0 <fib2+0xe0>)
 800067e:	6013      	str	r3, [r2, #0]
 8000680:	4b1d      	ldr	r3, [pc, #116]	; (80006f8 <fib2+0xf8>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	1cda      	adds	r2, r3, #3
 8000686:	4b16      	ldr	r3, [pc, #88]	; (80006e0 <fib2+0xe0>)
 8000688:	681b      	ldr	r3, [r3, #0]
 800068a:	429a      	cmp	r2, r3
 800068c:	d8d0      	bhi.n	8000630 <fib2+0x30>
	measuredTicks1 = HAL_GetTick();
 800068e:	f000 fb6d 	bl	8000d6c <HAL_GetTick>
 8000692:	6178      	str	r0, [r7, #20]
	time_diff = measuredTicks1 -  measuredTicks;
 8000694:	4b19      	ldr	r3, [pc, #100]	; (80006fc <fib2+0xfc>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	697a      	ldr	r2, [r7, #20]
 800069a:	1ad3      	subs	r3, r2, r3
 800069c:	61bb      	str	r3, [r7, #24]
	getCurrentTime(&timStop);
 800069e:	1d3b      	adds	r3, r7, #4
 80006a0:	4618      	mov	r0, r3
 80006a2:	f000 f9e5 	bl	8000a70 <getCurrentTime>
	timDelay = getTimeDiff(&timStop, &timStart);
 80006a6:	f107 020c 	add.w	r2, r7, #12
 80006aa:	1d3b      	adds	r3, r7, #4
 80006ac:	4611      	mov	r1, r2
 80006ae:	4618      	mov	r0, r3
 80006b0:	f000 f9f6 	bl	8000aa0 <getTimeDiff>
 80006b4:	61f8      	str	r0, [r7, #28]
	if (timDelay > 2500)
 80006b6:	69fb      	ldr	r3, [r7, #28]
 80006b8:	f640 12c4 	movw	r2, #2500	; 0x9c4
 80006bc:	4293      	cmp	r3, r2
 80006be:	d907      	bls.n	80006d0 <fib2+0xd0>
	{
		// Control task exceeded its deadline
		printf("Task-fib2 missed deadline at ticks:%ld.\n",uwTick);
 80006c0:	4b0f      	ldr	r3, [pc, #60]	; (8000700 <fib2+0x100>)
 80006c2:	681b      	ldr	r3, [r3, #0]
 80006c4:	4619      	mov	r1, r3
 80006c6:	480f      	ldr	r0, [pc, #60]	; (8000704 <fib2+0x104>)
 80006c8:	f001 fdd6 	bl	8002278 <iprintf>
		__asm__("BKPT");
 80006cc:	be00      	bkpt	0x0000
	}
	else
	{
		printf("Completed the fib2 task in %ld\n\n", timDelay);
	}
}
 80006ce:	e003      	b.n	80006d8 <fib2+0xd8>
		printf("Completed the fib2 task in %ld\n\n", timDelay);
 80006d0:	69f9      	ldr	r1, [r7, #28]
 80006d2:	480d      	ldr	r0, [pc, #52]	; (8000708 <fib2+0x108>)
 80006d4:	f001 fdd0 	bl	8002278 <iprintf>
}
 80006d8:	bf00      	nop
 80006da:	3720      	adds	r7, #32
 80006dc:	46bd      	mov	sp, r7
 80006de:	bd80      	pop	{r7, pc}
 80006e0:	200000a4 	.word	0x200000a4
 80006e4:	200000ac 	.word	0x200000ac
 80006e8:	20000004 	.word	0x20000004
 80006ec:	200000a8 	.word	0x200000a8
 80006f0:	20000000 	.word	0x20000000
 80006f4:	20000008 	.word	0x20000008
 80006f8:	2000000c 	.word	0x2000000c
 80006fc:	20000170 	.word	0x20000170
 8000700:	200001c0 	.word	0x200001c0
 8000704:	08003760 	.word	0x08003760
 8000708:	0800378c 	.word	0x0800378c

0800070c <fib01>:

void fib01()
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b088      	sub	sp, #32
 8000710:	af00      	add	r7, sp, #0
	timeSpec timStart = {0, 0};
 8000712:	2300      	movs	r3, #0
 8000714:	60fb      	str	r3, [r7, #12]
 8000716:	2300      	movs	r3, #0
 8000718:	613b      	str	r3, [r7, #16]
	timeSpec timStop = {0, 0};
 800071a:	2300      	movs	r3, #0
 800071c:	607b      	str	r3, [r7, #4]
 800071e:	2300      	movs	r3, #0
 8000720:	60bb      	str	r3, [r7, #8]
	uint32_t timDelay = 0;
 8000722:	2300      	movs	r3, #0
 8000724:	61fb      	str	r3, [r7, #28]
	//uint32_t measuredTicks;
	uint32_t measuredTicks1;
	uint32_t time_diff = 0;
 8000726:	2300      	movs	r3, #0
 8000728:	61bb      	str	r3, [r7, #24]

	getCurrentTime(&timStart);
 800072a:	f107 030c 	add.w	r3, r7, #12
 800072e:	4618      	mov	r0, r3
 8000730:	f000 f99e 	bl	8000a70 <getCurrentTime>
	FIB_TEST(seqIter-995, loopIter-995);
 8000734:	4b2e      	ldr	r3, [pc, #184]	; (80007f0 <fib01+0xe4>)
 8000736:	2200      	movs	r2, #0
 8000738:	601a      	str	r2, [r3, #0]
 800073a:	e028      	b.n	800078e <fib01+0x82>
 800073c:	4b2d      	ldr	r3, [pc, #180]	; (80007f4 <fib01+0xe8>)
 800073e:	681a      	ldr	r2, [r3, #0]
 8000740:	4b2d      	ldr	r3, [pc, #180]	; (80007f8 <fib01+0xec>)
 8000742:	681b      	ldr	r3, [r3, #0]
 8000744:	4413      	add	r3, r2
 8000746:	4a2d      	ldr	r2, [pc, #180]	; (80007fc <fib01+0xf0>)
 8000748:	6013      	str	r3, [r2, #0]
 800074a:	e013      	b.n	8000774 <fib01+0x68>
 800074c:	4b2a      	ldr	r3, [pc, #168]	; (80007f8 <fib01+0xec>)
 800074e:	681b      	ldr	r3, [r3, #0]
 8000750:	4a28      	ldr	r2, [pc, #160]	; (80007f4 <fib01+0xe8>)
 8000752:	6013      	str	r3, [r2, #0]
 8000754:	4b29      	ldr	r3, [pc, #164]	; (80007fc <fib01+0xf0>)
 8000756:	681b      	ldr	r3, [r3, #0]
 8000758:	4a27      	ldr	r2, [pc, #156]	; (80007f8 <fib01+0xec>)
 800075a:	6013      	str	r3, [r2, #0]
 800075c:	4b25      	ldr	r3, [pc, #148]	; (80007f4 <fib01+0xe8>)
 800075e:	681a      	ldr	r2, [r3, #0]
 8000760:	4b25      	ldr	r3, [pc, #148]	; (80007f8 <fib01+0xec>)
 8000762:	681b      	ldr	r3, [r3, #0]
 8000764:	4413      	add	r3, r2
 8000766:	4a25      	ldr	r2, [pc, #148]	; (80007fc <fib01+0xf0>)
 8000768:	6013      	str	r3, [r2, #0]
 800076a:	4b25      	ldr	r3, [pc, #148]	; (8000800 <fib01+0xf4>)
 800076c:	681b      	ldr	r3, [r3, #0]
 800076e:	3301      	adds	r3, #1
 8000770:	4a23      	ldr	r2, [pc, #140]	; (8000800 <fib01+0xf4>)
 8000772:	6013      	str	r3, [r2, #0]
 8000774:	4b23      	ldr	r3, [pc, #140]	; (8000804 <fib01+0xf8>)
 8000776:	681b      	ldr	r3, [r3, #0]
 8000778:	f2a3 32e3 	subw	r2, r3, #995	; 0x3e3
 800077c:	4b20      	ldr	r3, [pc, #128]	; (8000800 <fib01+0xf4>)
 800077e:	681b      	ldr	r3, [r3, #0]
 8000780:	429a      	cmp	r2, r3
 8000782:	d8e3      	bhi.n	800074c <fib01+0x40>
 8000784:	4b1a      	ldr	r3, [pc, #104]	; (80007f0 <fib01+0xe4>)
 8000786:	681b      	ldr	r3, [r3, #0]
 8000788:	3301      	adds	r3, #1
 800078a:	4a19      	ldr	r2, [pc, #100]	; (80007f0 <fib01+0xe4>)
 800078c:	6013      	str	r3, [r2, #0]
 800078e:	4b1e      	ldr	r3, [pc, #120]	; (8000808 <fib01+0xfc>)
 8000790:	681b      	ldr	r3, [r3, #0]
 8000792:	f2a3 32e3 	subw	r2, r3, #995	; 0x3e3
 8000796:	4b16      	ldr	r3, [pc, #88]	; (80007f0 <fib01+0xe4>)
 8000798:	681b      	ldr	r3, [r3, #0]
 800079a:	429a      	cmp	r2, r3
 800079c:	d8ce      	bhi.n	800073c <fib01+0x30>
	measuredTicks1 = HAL_GetTick();
 800079e:	f000 fae5 	bl	8000d6c <HAL_GetTick>
 80007a2:	6178      	str	r0, [r7, #20]
	time_diff = measuredTicks1 -  measuredTicks;
 80007a4:	4b19      	ldr	r3, [pc, #100]	; (800080c <fib01+0x100>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	697a      	ldr	r2, [r7, #20]
 80007aa:	1ad3      	subs	r3, r2, r3
 80007ac:	61bb      	str	r3, [r7, #24]
	getCurrentTime(&timStop);
 80007ae:	1d3b      	adds	r3, r7, #4
 80007b0:	4618      	mov	r0, r3
 80007b2:	f000 f95d 	bl	8000a70 <getCurrentTime>
	timDelay = getTimeDiff(&timStop, &timStart);
 80007b6:	f107 020c 	add.w	r2, r7, #12
 80007ba:	1d3b      	adds	r3, r7, #4
 80007bc:	4611      	mov	r1, r2
 80007be:	4618      	mov	r0, r3
 80007c0:	f000 f96e 	bl	8000aa0 <getTimeDiff>
 80007c4:	61f8      	str	r0, [r7, #28]
	if (timDelay >= 1000)
 80007c6:	69fb      	ldr	r3, [r7, #28]
 80007c8:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80007cc:	d307      	bcc.n	80007de <fib01+0xd2>
	{
		// Control task exceeded its deadline
		printf("Task-fib01 missed deadline at ticks:%ld.\n",uwTick);
 80007ce:	4b10      	ldr	r3, [pc, #64]	; (8000810 <fib01+0x104>)
 80007d0:	681b      	ldr	r3, [r3, #0]
 80007d2:	4619      	mov	r1, r3
 80007d4:	480f      	ldr	r0, [pc, #60]	; (8000814 <fib01+0x108>)
 80007d6:	f001 fd4f 	bl	8002278 <iprintf>
		__asm__("BKPT");
 80007da:	be00      	bkpt	0x0000
	}
	else
	{
		printf("Completed the fib01 task in %ld\n\n", timDelay);
	}
}
 80007dc:	e003      	b.n	80007e6 <fib01+0xda>
		printf("Completed the fib01 task in %ld\n\n", timDelay);
 80007de:	69f9      	ldr	r1, [r7, #28]
 80007e0:	480d      	ldr	r0, [pc, #52]	; (8000818 <fib01+0x10c>)
 80007e2:	f001 fd49 	bl	8002278 <iprintf>
}
 80007e6:	bf00      	nop
 80007e8:	3720      	adds	r7, #32
 80007ea:	46bd      	mov	sp, r7
 80007ec:	bd80      	pop	{r7, pc}
 80007ee:	bf00      	nop
 80007f0:	200000a4 	.word	0x200000a4
 80007f4:	200000ac 	.word	0x200000ac
 80007f8:	20000004 	.word	0x20000004
 80007fc:	200000a8 	.word	0x200000a8
 8000800:	20000000 	.word	0x20000000
 8000804:	20000008 	.word	0x20000008
 8000808:	2000000c 	.word	0x2000000c
 800080c:	20000170 	.word	0x20000170
 8000810:	200001c0 	.word	0x200001c0
 8000814:	080037b0 	.word	0x080037b0
 8000818:	080036ec 	.word	0x080036ec

0800081c <schedulerExecutive>:
/**
  * @brief  Scheduler function to implement RM policy.
  *
  */
void schedulerExecutive(void)
{
 800081c:	b580      	push	{r7, lr}
 800081e:	b082      	sub	sp, #8
 8000820:	af00      	add	r7, sp, #0

	uint32_t measuredTicks;
	measuredTicks = HAL_GetTick();
 8000822:	f000 faa3 	bl	8000d6c <HAL_GetTick>
 8000826:	6078      	str	r0, [r7, #4]

	/* USER CODE END WHILE */
	measuredTicks = HAL_GetTick();
 8000828:	f000 faa0 	bl	8000d6c <HAL_GetTick>
 800082c:	6078      	str	r0, [r7, #4]

	//getCurrentTime(&timStart);
	if ((measuredTicks % 20) == 0)
 800082e:	6879      	ldr	r1, [r7, #4]
 8000830:	4b26      	ldr	r3, [pc, #152]	; (80008cc <schedulerExecutive+0xb0>)
 8000832:	fba3 2301 	umull	r2, r3, r3, r1
 8000836:	091a      	lsrs	r2, r3, #4
 8000838:	4613      	mov	r3, r2
 800083a:	009b      	lsls	r3, r3, #2
 800083c:	4413      	add	r3, r2
 800083e:	009b      	lsls	r3, r3, #2
 8000840:	1aca      	subs	r2, r1, r3
 8000842:	2a00      	cmp	r2, #0
 8000844:	d102      	bne.n	800084c <schedulerExecutive+0x30>
	{
		fib01();  //sample testing for the fibonacci series
 8000846:	f7ff ff61 	bl	800070c <fib01>
	}
	else if((measuredTicks % 500) == 0)
	{
		fib200();  //sample testing for the fibonacci series
	}
}
 800084a:	e03b      	b.n	80008c4 <schedulerExecutive+0xa8>
	else if((measuredTicks % 25) == 0)
 800084c:	6879      	ldr	r1, [r7, #4]
 800084e:	4b20      	ldr	r3, [pc, #128]	; (80008d0 <schedulerExecutive+0xb4>)
 8000850:	fba3 2301 	umull	r2, r3, r3, r1
 8000854:	08da      	lsrs	r2, r3, #3
 8000856:	4613      	mov	r3, r2
 8000858:	009b      	lsls	r3, r3, #2
 800085a:	4413      	add	r3, r2
 800085c:	009a      	lsls	r2, r3, #2
 800085e:	4413      	add	r3, r2
 8000860:	1aca      	subs	r2, r1, r3
 8000862:	2a00      	cmp	r2, #0
 8000864:	d102      	bne.n	800086c <schedulerExecutive+0x50>
		fib2();  //sample testing for the fibonacci series
 8000866:	f7ff fecb 	bl	8000600 <fib2>
}
 800086a:	e02b      	b.n	80008c4 <schedulerExecutive+0xa8>
	else if((measuredTicks % 125) == 0)
 800086c:	6879      	ldr	r1, [r7, #4]
 800086e:	4b19      	ldr	r3, [pc, #100]	; (80008d4 <schedulerExecutive+0xb8>)
 8000870:	fba3 2301 	umull	r2, r3, r3, r1
 8000874:	08da      	lsrs	r2, r3, #3
 8000876:	4613      	mov	r3, r2
 8000878:	015b      	lsls	r3, r3, #5
 800087a:	1a9b      	subs	r3, r3, r2
 800087c:	009b      	lsls	r3, r3, #2
 800087e:	4413      	add	r3, r2
 8000880:	1aca      	subs	r2, r1, r3
 8000882:	2a00      	cmp	r2, #0
 8000884:	d102      	bne.n	800088c <schedulerExecutive+0x70>
		fib4();  //sample testing for the fibonacci series
 8000886:	f7ff fe35 	bl	80004f4 <fib4>
}
 800088a:	e01b      	b.n	80008c4 <schedulerExecutive+0xa8>
	else if((measuredTicks % 250) == 0)
 800088c:	687a      	ldr	r2, [r7, #4]
 800088e:	4b11      	ldr	r3, [pc, #68]	; (80008d4 <schedulerExecutive+0xb8>)
 8000890:	fba3 1302 	umull	r1, r3, r3, r2
 8000894:	091b      	lsrs	r3, r3, #4
 8000896:	21fa      	movs	r1, #250	; 0xfa
 8000898:	fb01 f303 	mul.w	r3, r1, r3
 800089c:	1ad3      	subs	r3, r2, r3
 800089e:	2b00      	cmp	r3, #0
 80008a0:	d102      	bne.n	80008a8 <schedulerExecutive+0x8c>
		fib20();  //sample testing for the fibonacci series
 80008a2:	f7ff fda1 	bl	80003e8 <fib20>
}
 80008a6:	e00d      	b.n	80008c4 <schedulerExecutive+0xa8>
	else if((measuredTicks % 500) == 0)
 80008a8:	687a      	ldr	r2, [r7, #4]
 80008aa:	4b0a      	ldr	r3, [pc, #40]	; (80008d4 <schedulerExecutive+0xb8>)
 80008ac:	fba3 1302 	umull	r1, r3, r3, r2
 80008b0:	095b      	lsrs	r3, r3, #5
 80008b2:	f44f 71fa 	mov.w	r1, #500	; 0x1f4
 80008b6:	fb01 f303 	mul.w	r3, r1, r3
 80008ba:	1ad3      	subs	r3, r2, r3
 80008bc:	2b00      	cmp	r3, #0
 80008be:	d101      	bne.n	80008c4 <schedulerExecutive+0xa8>
		fib200();  //sample testing for the fibonacci series
 80008c0:	f7ff fd06 	bl	80002d0 <fib200>
}
 80008c4:	bf00      	nop
 80008c6:	3708      	adds	r7, #8
 80008c8:	46bd      	mov	sp, r7
 80008ca:	bd80      	pop	{r7, pc}
 80008cc:	cccccccd 	.word	0xcccccccd
 80008d0:	51eb851f 	.word	0x51eb851f
 80008d4:	10624dd3 	.word	0x10624dd3

080008d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80008d8:	b580      	push	{r7, lr}
 80008da:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80008dc:	f000 f9e1 	bl	8000ca2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80008e0:	f000 f81a 	bl	8000918 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  initialise_monitor_handles();
 80008e4:	f002 fe3e 	bl	8003564 <initialise_monitor_handles>
  /* USER CODE END SysInit */
  printf("Initializing...\n");
 80008e8:	4809      	ldr	r0, [pc, #36]	; (8000910 <main+0x38>)
 80008ea:	f001 fd39 	bl	8002360 <puts>
  /* Initialize all configured peripherals */
  /* USER CODE BEGIN 2 */
  MX_TIM7_Init();
 80008ee:	f000 f85d 	bl	80009ac <MX_TIM7_Init>
  HAL_TIM_Base_Start_IT(&htim7);
 80008f2:	4808      	ldr	r0, [pc, #32]	; (8000914 <main+0x3c>)
 80008f4:	f001 f958 	bl	8001ba8 <HAL_TIM_Base_Start_IT>
  HAL_NVIC_SetPriority(TIM7_IRQn, 4, 0);
 80008f8:	2200      	movs	r2, #0
 80008fa:	2104      	movs	r1, #4
 80008fc:	2037      	movs	r0, #55	; 0x37
 80008fe:	f000 fb1c 	bl	8000f3a <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8000902:	2037      	movs	r0, #55	; 0x37
 8000904:	f000 fb33 	bl	8000f6e <HAL_NVIC_EnableIRQ>
 8000908:	2300      	movs	r3, #0
//    //HAL_TIM_Base_Stop_IT(&htim7);
//	//printf("check\n");
//    /* USER CODE BEGIN 3 */
//  }
  /* USER CODE END 3 */
}
 800090a:	4618      	mov	r0, r3
 800090c:	bd80      	pop	{r7, pc}
 800090e:	bf00      	nop
 8000910:	080037dc 	.word	0x080037dc
 8000914:	20000174 	.word	0x20000174

08000918 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000918:	b580      	push	{r7, lr}
 800091a:	b094      	sub	sp, #80	; 0x50
 800091c:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800091e:	f107 0318 	add.w	r3, r7, #24
 8000922:	2238      	movs	r2, #56	; 0x38
 8000924:	2100      	movs	r1, #0
 8000926:	4618      	mov	r0, r3
 8000928:	f001 fc9e 	bl	8002268 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800092c:	1d3b      	adds	r3, r7, #4
 800092e:	2200      	movs	r2, #0
 8000930:	601a      	str	r2, [r3, #0]
 8000932:	605a      	str	r2, [r3, #4]
 8000934:	609a      	str	r2, [r3, #8]
 8000936:	60da      	str	r2, [r3, #12]
 8000938:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	*/
	HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800093a:	2000      	movs	r0, #0
 800093c:	f000 fb32 	bl	8000fa4 <HAL_PWREx_ControlVoltageScaling>
	/** Initializes the CPU, AHB and APB busses clocks
	*/
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000940:	2301      	movs	r3, #1
 8000942:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000944:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000948:	61fb      	str	r3, [r7, #28]
	// RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800094a:	2302      	movs	r3, #2
 800094c:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800094e:	2303      	movs	r3, #3
 8000950:	63bb      	str	r3, [r7, #56]	; 0x38
	// HSE = 24Mhz, SYSCLK = PLL = (HSE/2)*(PLLN/PLLM)
	RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV2;
 8000952:	2302      	movs	r3, #2
 8000954:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLN = 25;
 8000956:	2319      	movs	r3, #25
 8000958:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800095a:	2302      	movs	r3, #2
 800095c:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 800095e:	2302      	movs	r3, #2
 8000960:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8000962:	2302      	movs	r3, #2
 8000964:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000966:	f107 0318 	add.w	r3, r7, #24
 800096a:	4618      	mov	r0, r3
 800096c:	f000 fbbe 	bl	80010ec <HAL_RCC_OscConfig>
 8000970:	4603      	mov	r3, r0
 8000972:	2b00      	cmp	r3, #0
 8000974:	d001      	beq.n	800097a <SystemClock_Config+0x62>
	{
	  Error_Handler();
 8000976:	f000 f8bd 	bl	8000af4 <Error_Handler>
	}
	/** Initializes the CPU, AHB and APB busses clocks
	*/
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800097a:	230f      	movs	r3, #15
 800097c:	607b      	str	r3, [r7, #4]
								|RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800097e:	2303      	movs	r3, #3
 8000980:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000982:	2300      	movs	r3, #0
 8000984:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000986:	2300      	movs	r3, #0
 8000988:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 800098a:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 800098e:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_8) != HAL_OK)
 8000990:	1d3b      	adds	r3, r7, #4
 8000992:	2108      	movs	r1, #8
 8000994:	4618      	mov	r0, r3
 8000996:	f000 fec1 	bl	800171c <HAL_RCC_ClockConfig>
 800099a:	4603      	mov	r3, r0
 800099c:	2b00      	cmp	r3, #0
 800099e:	d001      	beq.n	80009a4 <SystemClock_Config+0x8c>
	{
	  Error_Handler();
 80009a0:	f000 f8a8 	bl	8000af4 <Error_Handler>
	}
}
 80009a4:	bf00      	nop
 80009a6:	3750      	adds	r7, #80	; 0x50
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}

080009ac <MX_TIM7_Init>:

/* USER CODE BEGIN 4 */
static void MX_TIM7_Init(void)
{
 80009ac:	b580      	push	{r7, lr}
 80009ae:	b084      	sub	sp, #16
 80009b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009b2:	1d3b      	adds	r3, r7, #4
 80009b4:	2200      	movs	r2, #0
 80009b6:	601a      	str	r2, [r3, #0]
 80009b8:	605a      	str	r2, [r3, #4]
 80009ba:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

	  __HAL_RCC_TIM7_CLK_ENABLE();
 80009bc:	4b1a      	ldr	r3, [pc, #104]	; (8000a28 <MX_TIM7_Init+0x7c>)
 80009be:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009c0:	4a19      	ldr	r2, [pc, #100]	; (8000a28 <MX_TIM7_Init+0x7c>)
 80009c2:	f043 0320 	orr.w	r3, r3, #32
 80009c6:	6593      	str	r3, [r2, #88]	; 0x58
 80009c8:	4b17      	ldr	r3, [pc, #92]	; (8000a28 <MX_TIM7_Init+0x7c>)
 80009ca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80009cc:	f003 0320 	and.w	r3, r3, #32
 80009d0:	603b      	str	r3, [r7, #0]
 80009d2:	683b      	ldr	r3, [r7, #0]
  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 80009d4:	4b15      	ldr	r3, [pc, #84]	; (8000a2c <MX_TIM7_Init+0x80>)
 80009d6:	4a16      	ldr	r2, [pc, #88]	; (8000a30 <MX_TIM7_Init+0x84>)
 80009d8:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 150;
 80009da:	4b14      	ldr	r3, [pc, #80]	; (8000a2c <MX_TIM7_Init+0x80>)
 80009dc:	2296      	movs	r2, #150	; 0x96
 80009de:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009e0:	4b12      	ldr	r3, [pc, #72]	; (8000a2c <MX_TIM7_Init+0x80>)
 80009e2:	2200      	movs	r2, #0
 80009e4:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 65535;
 80009e6:	4b11      	ldr	r3, [pc, #68]	; (8000a2c <MX_TIM7_Init+0x80>)
 80009e8:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80009ec:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 80009ee:	4b0f      	ldr	r3, [pc, #60]	; (8000a2c <MX_TIM7_Init+0x80>)
 80009f0:	2280      	movs	r2, #128	; 0x80
 80009f2:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 80009f4:	480d      	ldr	r0, [pc, #52]	; (8000a2c <MX_TIM7_Init+0x80>)
 80009f6:	f001 f875 	bl	8001ae4 <HAL_TIM_Base_Init>
 80009fa:	4603      	mov	r3, r0
 80009fc:	2b00      	cmp	r3, #0
 80009fe:	d001      	beq.n	8000a04 <MX_TIM7_Init+0x58>
  {
    Error_Handler();
 8000a00:	f000 f878 	bl	8000af4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a04:	2300      	movs	r3, #0
 8000a06:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a08:	2300      	movs	r3, #0
 8000a0a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8000a0c:	1d3b      	adds	r3, r7, #4
 8000a0e:	4619      	mov	r1, r3
 8000a10:	4806      	ldr	r0, [pc, #24]	; (8000a2c <MX_TIM7_Init+0x80>)
 8000a12:	f001 fb37 	bl	8002084 <HAL_TIMEx_MasterConfigSynchronization>
 8000a16:	4603      	mov	r3, r0
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	d001      	beq.n	8000a20 <MX_TIM7_Init+0x74>
  {
    Error_Handler();
 8000a1c:	f000 f86a 	bl	8000af4 <Error_Handler>
  /* USER CODE BEGIN TIM7_Init 2 */
	  //__HAL_TIM_ENABLE_IT(&htim7, TIM_IT_UPDATE);

  /* USER CODE END TIM7_Init 2 */

}
 8000a20:	bf00      	nop
 8000a22:	3710      	adds	r7, #16
 8000a24:	46bd      	mov	sp, r7
 8000a26:	bd80      	pop	{r7, pc}
 8000a28:	40021000 	.word	0x40021000
 8000a2c:	20000174 	.word	0x20000174
 8000a30:	40001400 	.word	0x40001400

08000a34 <TIM7_IRQHandler>:
  * @brief Error handler for timer period elapsed
  * @param None
  * @retval None
  */
void TIM7_IRQHandler(void)
{
 8000a34:	b580      	push	{r7, lr}
 8000a36:	af00      	add	r7, sp, #0
	HAL_TIM_IRQHandler(&htim7);
 8000a38:	4802      	ldr	r0, [pc, #8]	; (8000a44 <TIM7_IRQHandler+0x10>)
 8000a3a:	f001 f8eb 	bl	8001c14 <HAL_TIM_IRQHandler>
}
 8000a3e:	bf00      	nop
 8000a40:	bd80      	pop	{r7, pc}
 8000a42:	bf00      	nop
 8000a44:	20000174 	.word	0x20000174

08000a48 <HAL_TIM_PeriodElapsedCallback>:
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a48:	b490      	push	{r4, r7}
 8000a4a:	b082      	sub	sp, #8
 8000a4c:	af00      	add	r7, sp, #0
 8000a4e:	6078      	str	r0, [r7, #4]
	//HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_10);
	usTimerPeriodCounter++;
 8000a50:	4b06      	ldr	r3, [pc, #24]	; (8000a6c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000a52:	e9d3 1200 	ldrd	r1, r2, [r3]
 8000a56:	1c4b      	adds	r3, r1, #1
 8000a58:	f142 0400 	adc.w	r4, r2, #0
 8000a5c:	4a03      	ldr	r2, [pc, #12]	; (8000a6c <HAL_TIM_PeriodElapsedCallback+0x24>)
 8000a5e:	e9c2 3400 	strd	r3, r4, [r2]

	//HAL_TIM_Base_Stop_IT(&htim7);
	//HAL_TIM_Base_Start_IT(&htim7);
}
 8000a62:	bf00      	nop
 8000a64:	3708      	adds	r7, #8
 8000a66:	46bd      	mov	sp, r7
 8000a68:	bc90      	pop	{r4, r7}
 8000a6a:	4770      	bx	lr
 8000a6c:	200000b0 	.word	0x200000b0

08000a70 <getCurrentTime>:
  * @param  timeSpec
  * @retval uint32_t
  */

void getCurrentTime (timeSpec *currTime)
{
 8000a70:	b490      	push	{r4, r7}
 8000a72:	b082      	sub	sp, #8
 8000a74:	af00      	add	r7, sp, #0
 8000a76:	6078      	str	r0, [r7, #4]
	//__HAL_LOCK(&htim7);
	currTime->usElapsed = TIM7->CNT;
 8000a78:	4b07      	ldr	r3, [pc, #28]	; (8000a98 <getCurrentTime+0x28>)
 8000a7a:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	605a      	str	r2, [r3, #4]
	currTime->usTimerResetcount = usTimerPeriodCounter;
 8000a80:	4b06      	ldr	r3, [pc, #24]	; (8000a9c <getCurrentTime+0x2c>)
 8000a82:	e9d3 3400 	ldrd	r3, r4, [r3]
 8000a86:	461a      	mov	r2, r3
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	601a      	str	r2, [r3, #0]
	//__HAL_UNLOCK(&htim7);
}
 8000a8c:	bf00      	nop
 8000a8e:	3708      	adds	r7, #8
 8000a90:	46bd      	mov	sp, r7
 8000a92:	bc90      	pop	{r4, r7}
 8000a94:	4770      	bx	lr
 8000a96:	bf00      	nop
 8000a98:	40001400 	.word	0x40001400
 8000a9c:	200000b0 	.word	0x200000b0

08000aa0 <getTimeDiff>:
  * @param  timeSpec,timeSpec
  * @retval uint32_t
  */

uint32_t getTimeDiff (timeSpec *timStop, timeSpec *timStart)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b085      	sub	sp, #20
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	6078      	str	r0, [r7, #4]
 8000aa8:	6039      	str	r1, [r7, #0]
	uint32_t rollDiff = 0;
 8000aaa:	2300      	movs	r3, #0
 8000aac:	60fb      	str	r3, [r7, #12]
	uint32_t usdiff = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	60bb      	str	r3, [r7, #8]
	rollDiff = timStop->usTimerResetcount - timStart->usTimerResetcount;
 8000ab2:	687b      	ldr	r3, [r7, #4]
 8000ab4:	681a      	ldr	r2, [r3, #0]
 8000ab6:	683b      	ldr	r3, [r7, #0]
 8000ab8:	681b      	ldr	r3, [r3, #0]
 8000aba:	1ad3      	subs	r3, r2, r3
 8000abc:	60fb      	str	r3, [r7, #12]
	usdiff = timStop->usElapsed  - timStart->usElapsed;
 8000abe:	687b      	ldr	r3, [r7, #4]
 8000ac0:	685a      	ldr	r2, [r3, #4]
 8000ac2:	683b      	ldr	r3, [r7, #0]
 8000ac4:	685b      	ldr	r3, [r3, #4]
 8000ac6:	1ad3      	subs	r3, r2, r3
 8000ac8:	60bb      	str	r3, [r7, #8]

	if (rollDiff == 0)
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d101      	bne.n	8000ad4 <getTimeDiff+0x34>
	{
		if (usdiff >= 0)
			return usdiff;
 8000ad0:	68bb      	ldr	r3, [r7, #8]
 8000ad2:	e009      	b.n	8000ae8 <getTimeDiff+0x48>
		else
			return ((65535 - timStart->usElapsed) + timStop->usElapsed);
	}
	else
		return ((65535 - timStart->usElapsed) + timStop->usElapsed + (65535*(rollDiff-1)));
 8000ad4:	687b      	ldr	r3, [r7, #4]
 8000ad6:	685a      	ldr	r2, [r3, #4]
 8000ad8:	683b      	ldr	r3, [r7, #0]
 8000ada:	685b      	ldr	r3, [r3, #4]
 8000adc:	1ad1      	subs	r1, r2, r3
 8000ade:	68fa      	ldr	r2, [r7, #12]
 8000ae0:	4613      	mov	r3, r2
 8000ae2:	041b      	lsls	r3, r3, #16
 8000ae4:	1a9b      	subs	r3, r3, r2
 8000ae6:	440b      	add	r3, r1

}
 8000ae8:	4618      	mov	r0, r3
 8000aea:	3714      	adds	r7, #20
 8000aec:	46bd      	mov	sp, r7
 8000aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000af2:	4770      	bx	lr

08000af4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000af4:	b480      	push	{r7}
 8000af6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000af8:	bf00      	nop
 8000afa:	46bd      	mov	sp, r7
 8000afc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b00:	4770      	bx	lr
	...

08000b04 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8000b04:	b480      	push	{r7}
 8000b06:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8000b08:	4b05      	ldr	r3, [pc, #20]	; (8000b20 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000b0a:	689b      	ldr	r3, [r3, #8]
 8000b0c:	4a04      	ldr	r2, [pc, #16]	; (8000b20 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8000b0e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b12:	6093      	str	r3, [r2, #8]
}
 8000b14:	bf00      	nop
 8000b16:	46bd      	mov	sp, r7
 8000b18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b1c:	4770      	bx	lr
 8000b1e:	bf00      	nop
 8000b20:	40007000 	.word	0x40007000

08000b24 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	b082      	sub	sp, #8
 8000b28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000b2a:	4b0f      	ldr	r3, [pc, #60]	; (8000b68 <HAL_MspInit+0x44>)
 8000b2c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b2e:	4a0e      	ldr	r2, [pc, #56]	; (8000b68 <HAL_MspInit+0x44>)
 8000b30:	f043 0301 	orr.w	r3, r3, #1
 8000b34:	6613      	str	r3, [r2, #96]	; 0x60
 8000b36:	4b0c      	ldr	r3, [pc, #48]	; (8000b68 <HAL_MspInit+0x44>)
 8000b38:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8000b3a:	f003 0301 	and.w	r3, r3, #1
 8000b3e:	607b      	str	r3, [r7, #4]
 8000b40:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000b42:	4b09      	ldr	r3, [pc, #36]	; (8000b68 <HAL_MspInit+0x44>)
 8000b44:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b46:	4a08      	ldr	r2, [pc, #32]	; (8000b68 <HAL_MspInit+0x44>)
 8000b48:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000b4c:	6593      	str	r3, [r2, #88]	; 0x58
 8000b4e:	4b06      	ldr	r3, [pc, #24]	; (8000b68 <HAL_MspInit+0x44>)
 8000b50:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000b52:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000b56:	603b      	str	r3, [r7, #0]
 8000b58:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral 
  */
  LL_PWR_DisableDeadBatteryPD();
 8000b5a:	f7ff ffd3 	bl	8000b04 <LL_PWR_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000b5e:	bf00      	nop
 8000b60:	3708      	adds	r7, #8
 8000b62:	46bd      	mov	sp, r7
 8000b64:	bd80      	pop	{r7, pc}
 8000b66:	bf00      	nop
 8000b68:	40021000 	.word	0x40021000

08000b6c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000b6c:	b480      	push	{r7}
 8000b6e:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000b70:	bf00      	nop
 8000b72:	46bd      	mov	sp, r7
 8000b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b78:	4770      	bx	lr

08000b7a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000b7a:	b480      	push	{r7}
 8000b7c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000b7e:	e7fe      	b.n	8000b7e <HardFault_Handler+0x4>

08000b80 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000b80:	b480      	push	{r7}
 8000b82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000b84:	e7fe      	b.n	8000b84 <MemManage_Handler+0x4>

08000b86 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000b86:	b480      	push	{r7}
 8000b88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000b8a:	e7fe      	b.n	8000b8a <BusFault_Handler+0x4>

08000b8c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000b8c:	b480      	push	{r7}
 8000b8e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000b90:	e7fe      	b.n	8000b90 <UsageFault_Handler+0x4>

08000b92 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000b92:	b480      	push	{r7}
 8000b94:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000b96:	bf00      	nop
 8000b98:	46bd      	mov	sp, r7
 8000b9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b9e:	4770      	bx	lr

08000ba0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000ba0:	b480      	push	{r7}
 8000ba2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000ba4:	bf00      	nop
 8000ba6:	46bd      	mov	sp, r7
 8000ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bac:	4770      	bx	lr

08000bae <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000bae:	b480      	push	{r7}
 8000bb0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000bb2:	bf00      	nop
 8000bb4:	46bd      	mov	sp, r7
 8000bb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bba:	4770      	bx	lr

08000bbc <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000bbc:	b580      	push	{r7, lr}
 8000bbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000bc0:	f000 f8c2 	bl	8000d48 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */
  schedulerExecutive();
 8000bc4:	f7ff fe2a 	bl	800081c <schedulerExecutive>
  /* USER CODE END SysTick_IRQn 1 */
}
 8000bc8:	bf00      	nop
 8000bca:	bd80      	pop	{r7, pc}

08000bcc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
 8000bd2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 8000bd4:	4b11      	ldr	r3, [pc, #68]	; (8000c1c <_sbrk+0x50>)
 8000bd6:	681b      	ldr	r3, [r3, #0]
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d102      	bne.n	8000be2 <_sbrk+0x16>
		heap_end = &end;
 8000bdc:	4b0f      	ldr	r3, [pc, #60]	; (8000c1c <_sbrk+0x50>)
 8000bde:	4a10      	ldr	r2, [pc, #64]	; (8000c20 <_sbrk+0x54>)
 8000be0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 8000be2:	4b0e      	ldr	r3, [pc, #56]	; (8000c1c <_sbrk+0x50>)
 8000be4:	681b      	ldr	r3, [r3, #0]
 8000be6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 8000be8:	4b0c      	ldr	r3, [pc, #48]	; (8000c1c <_sbrk+0x50>)
 8000bea:	681a      	ldr	r2, [r3, #0]
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	4413      	add	r3, r2
 8000bf0:	466a      	mov	r2, sp
 8000bf2:	4293      	cmp	r3, r2
 8000bf4:	d907      	bls.n	8000c06 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8000bf6:	f001 fb0d 	bl	8002214 <__errno>
 8000bfa:	4602      	mov	r2, r0
 8000bfc:	230c      	movs	r3, #12
 8000bfe:	6013      	str	r3, [r2, #0]
		return (caddr_t) -1;
 8000c00:	f04f 33ff 	mov.w	r3, #4294967295
 8000c04:	e006      	b.n	8000c14 <_sbrk+0x48>
	}

	heap_end += incr;
 8000c06:	4b05      	ldr	r3, [pc, #20]	; (8000c1c <_sbrk+0x50>)
 8000c08:	681a      	ldr	r2, [r3, #0]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	4413      	add	r3, r2
 8000c0e:	4a03      	ldr	r2, [pc, #12]	; (8000c1c <_sbrk+0x50>)
 8000c10:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8000c12:	68fb      	ldr	r3, [r7, #12]
}
 8000c14:	4618      	mov	r0, r3
 8000c16:	3710      	adds	r7, #16
 8000c18:	46bd      	mov	sp, r7
 8000c1a:	bd80      	pop	{r7, pc}
 8000c1c:	200000b8 	.word	0x200000b8
 8000c20:	200001c8 	.word	0x200001c8

08000c24 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000c24:	b480      	push	{r7}
 8000c26:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000c28:	4b08      	ldr	r3, [pc, #32]	; (8000c4c <SystemInit+0x28>)
 8000c2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000c2e:	4a07      	ldr	r2, [pc, #28]	; (8000c4c <SystemInit+0x28>)
 8000c30:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000c34:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c38:	4b04      	ldr	r3, [pc, #16]	; (8000c4c <SystemInit+0x28>)
 8000c3a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c3e:	609a      	str	r2, [r3, #8]
#endif
}
 8000c40:	bf00      	nop
 8000c42:	46bd      	mov	sp, r7
 8000c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c48:	4770      	bx	lr
 8000c4a:	bf00      	nop
 8000c4c:	e000ed00 	.word	0xe000ed00

08000c50 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000c50:	480d      	ldr	r0, [pc, #52]	; (8000c88 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000c52:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c54:	480d      	ldr	r0, [pc, #52]	; (8000c8c <LoopForever+0x6>)
  ldr r1, =_edata
 8000c56:	490e      	ldr	r1, [pc, #56]	; (8000c90 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000c58:	4a0e      	ldr	r2, [pc, #56]	; (8000c94 <LoopForever+0xe>)
  movs r3, #0
 8000c5a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000c5c:	e002      	b.n	8000c64 <LoopCopyDataInit>

08000c5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c62:	3304      	adds	r3, #4

08000c64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c68:	d3f9      	bcc.n	8000c5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c6a:	4a0b      	ldr	r2, [pc, #44]	; (8000c98 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000c6c:	4c0b      	ldr	r4, [pc, #44]	; (8000c9c <LoopForever+0x16>)
  movs r3, #0
 8000c6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c70:	e001      	b.n	8000c76 <LoopFillZerobss>

08000c72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c74:	3204      	adds	r2, #4

08000c76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c78:	d3fb      	bcc.n	8000c72 <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c7a:	f7ff ffd3 	bl	8000c24 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c7e:	f001 facf 	bl	8002220 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000c82:	f7ff fe29 	bl	80008d8 <main>

08000c86 <LoopForever>:

LoopForever:
    b LoopForever
 8000c86:	e7fe      	b.n	8000c86 <LoopForever>
  ldr   r0, =_estack
 8000c88:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8000c8c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c90:	20000088 	.word	0x20000088
  ldr r2, =_sidata
 8000c94:	080038b8 	.word	0x080038b8
  ldr r2, =_sbss
 8000c98:	20000088 	.word	0x20000088
  ldr r4, =_ebss
 8000c9c:	200001c8 	.word	0x200001c8

08000ca0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000ca0:	e7fe      	b.n	8000ca0 <ADC1_2_IRQHandler>

08000ca2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ca2:	b580      	push	{r7, lr}
 8000ca4:	b082      	sub	sp, #8
 8000ca6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ca8:	2300      	movs	r3, #0
 8000caa:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000cac:	2003      	movs	r0, #3
 8000cae:	f000 f939 	bl	8000f24 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000cb2:	2000      	movs	r0, #0
 8000cb4:	f000 f80e 	bl	8000cd4 <HAL_InitTick>
 8000cb8:	4603      	mov	r3, r0
 8000cba:	2b00      	cmp	r3, #0
 8000cbc:	d002      	beq.n	8000cc4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000cbe:	2301      	movs	r3, #1
 8000cc0:	71fb      	strb	r3, [r7, #7]
 8000cc2:	e001      	b.n	8000cc8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000cc4:	f7ff ff2e 	bl	8000b24 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000cc8:	79fb      	ldrb	r3, [r7, #7]

}
 8000cca:	4618      	mov	r0, r3
 8000ccc:	3708      	adds	r7, #8
 8000cce:	46bd      	mov	sp, r7
 8000cd0:	bd80      	pop	{r7, pc}
	...

08000cd4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000cd4:	b580      	push	{r7, lr}
 8000cd6:	b084      	sub	sp, #16
 8000cd8:	af00      	add	r7, sp, #0
 8000cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000cdc:	2300      	movs	r3, #0
 8000cde:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000ce0:	4b16      	ldr	r3, [pc, #88]	; (8000d3c <HAL_InitTick+0x68>)
 8000ce2:	681b      	ldr	r3, [r3, #0]
 8000ce4:	2b00      	cmp	r3, #0
 8000ce6:	d022      	beq.n	8000d2e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000ce8:	4b15      	ldr	r3, [pc, #84]	; (8000d40 <HAL_InitTick+0x6c>)
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	4b13      	ldr	r3, [pc, #76]	; (8000d3c <HAL_InitTick+0x68>)
 8000cee:	681b      	ldr	r3, [r3, #0]
 8000cf0:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8000cf4:	fbb1 f3f3 	udiv	r3, r1, r3
 8000cf8:	fbb2 f3f3 	udiv	r3, r2, r3
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	f000 f944 	bl	8000f8a <HAL_SYSTICK_Config>
 8000d02:	4603      	mov	r3, r0
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d10f      	bne.n	8000d28 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	2b0f      	cmp	r3, #15
 8000d0c:	d809      	bhi.n	8000d22 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000d0e:	2200      	movs	r2, #0
 8000d10:	6879      	ldr	r1, [r7, #4]
 8000d12:	f04f 30ff 	mov.w	r0, #4294967295
 8000d16:	f000 f910 	bl	8000f3a <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000d1a:	4a0a      	ldr	r2, [pc, #40]	; (8000d44 <HAL_InitTick+0x70>)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	6013      	str	r3, [r2, #0]
 8000d20:	e007      	b.n	8000d32 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000d22:	2301      	movs	r3, #1
 8000d24:	73fb      	strb	r3, [r7, #15]
 8000d26:	e004      	b.n	8000d32 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000d28:	2301      	movs	r3, #1
 8000d2a:	73fb      	strb	r3, [r7, #15]
 8000d2c:	e001      	b.n	8000d32 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000d2e:	2301      	movs	r3, #1
 8000d30:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000d32:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d34:	4618      	mov	r0, r3
 8000d36:	3710      	adds	r7, #16
 8000d38:	46bd      	mov	sp, r7
 8000d3a:	bd80      	pop	{r7, pc}
 8000d3c:	20000018 	.word	0x20000018
 8000d40:	20000010 	.word	0x20000010
 8000d44:	20000014 	.word	0x20000014

08000d48 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000d48:	b480      	push	{r7}
 8000d4a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000d4c:	4b05      	ldr	r3, [pc, #20]	; (8000d64 <HAL_IncTick+0x1c>)
 8000d4e:	681a      	ldr	r2, [r3, #0]
 8000d50:	4b05      	ldr	r3, [pc, #20]	; (8000d68 <HAL_IncTick+0x20>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	4413      	add	r3, r2
 8000d56:	4a03      	ldr	r2, [pc, #12]	; (8000d64 <HAL_IncTick+0x1c>)
 8000d58:	6013      	str	r3, [r2, #0]
}
 8000d5a:	bf00      	nop
 8000d5c:	46bd      	mov	sp, r7
 8000d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d62:	4770      	bx	lr
 8000d64:	200001c0 	.word	0x200001c0
 8000d68:	20000018 	.word	0x20000018

08000d6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000d6c:	b480      	push	{r7}
 8000d6e:	af00      	add	r7, sp, #0
  return uwTick;
 8000d70:	4b03      	ldr	r3, [pc, #12]	; (8000d80 <HAL_GetTick+0x14>)
 8000d72:	681b      	ldr	r3, [r3, #0]
}
 8000d74:	4618      	mov	r0, r3
 8000d76:	46bd      	mov	sp, r7
 8000d78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d7c:	4770      	bx	lr
 8000d7e:	bf00      	nop
 8000d80:	200001c0 	.word	0x200001c0

08000d84 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000d84:	b480      	push	{r7}
 8000d86:	b085      	sub	sp, #20
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	f003 0307 	and.w	r3, r3, #7
 8000d92:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d94:	4b0c      	ldr	r3, [pc, #48]	; (8000dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000d96:	68db      	ldr	r3, [r3, #12]
 8000d98:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d9a:	68ba      	ldr	r2, [r7, #8]
 8000d9c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000da0:	4013      	ands	r3, r2
 8000da2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000da4:	68fb      	ldr	r3, [r7, #12]
 8000da6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000da8:	68bb      	ldr	r3, [r7, #8]
 8000daa:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000dac:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000db0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000db4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000db6:	4a04      	ldr	r2, [pc, #16]	; (8000dc8 <__NVIC_SetPriorityGrouping+0x44>)
 8000db8:	68bb      	ldr	r3, [r7, #8]
 8000dba:	60d3      	str	r3, [r2, #12]
}
 8000dbc:	bf00      	nop
 8000dbe:	3714      	adds	r7, #20
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dc6:	4770      	bx	lr
 8000dc8:	e000ed00 	.word	0xe000ed00

08000dcc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000dcc:	b480      	push	{r7}
 8000dce:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000dd0:	4b04      	ldr	r3, [pc, #16]	; (8000de4 <__NVIC_GetPriorityGrouping+0x18>)
 8000dd2:	68db      	ldr	r3, [r3, #12]
 8000dd4:	0a1b      	lsrs	r3, r3, #8
 8000dd6:	f003 0307 	and.w	r3, r3, #7
}
 8000dda:	4618      	mov	r0, r3
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de2:	4770      	bx	lr
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000de8:	b480      	push	{r7}
 8000dea:	b083      	sub	sp, #12
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	4603      	mov	r3, r0
 8000df0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000df2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000df6:	2b00      	cmp	r3, #0
 8000df8:	db0b      	blt.n	8000e12 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000dfa:	79fb      	ldrb	r3, [r7, #7]
 8000dfc:	f003 021f 	and.w	r2, r3, #31
 8000e00:	4907      	ldr	r1, [pc, #28]	; (8000e20 <__NVIC_EnableIRQ+0x38>)
 8000e02:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e06:	095b      	lsrs	r3, r3, #5
 8000e08:	2001      	movs	r0, #1
 8000e0a:	fa00 f202 	lsl.w	r2, r0, r2
 8000e0e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000e12:	bf00      	nop
 8000e14:	370c      	adds	r7, #12
 8000e16:	46bd      	mov	sp, r7
 8000e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e1c:	4770      	bx	lr
 8000e1e:	bf00      	nop
 8000e20:	e000e100 	.word	0xe000e100

08000e24 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000e24:	b480      	push	{r7}
 8000e26:	b083      	sub	sp, #12
 8000e28:	af00      	add	r7, sp, #0
 8000e2a:	4603      	mov	r3, r0
 8000e2c:	6039      	str	r1, [r7, #0]
 8000e2e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000e30:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	db0a      	blt.n	8000e4e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e38:	683b      	ldr	r3, [r7, #0]
 8000e3a:	b2da      	uxtb	r2, r3
 8000e3c:	490c      	ldr	r1, [pc, #48]	; (8000e70 <__NVIC_SetPriority+0x4c>)
 8000e3e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000e42:	0112      	lsls	r2, r2, #4
 8000e44:	b2d2      	uxtb	r2, r2
 8000e46:	440b      	add	r3, r1
 8000e48:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000e4c:	e00a      	b.n	8000e64 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000e4e:	683b      	ldr	r3, [r7, #0]
 8000e50:	b2da      	uxtb	r2, r3
 8000e52:	4908      	ldr	r1, [pc, #32]	; (8000e74 <__NVIC_SetPriority+0x50>)
 8000e54:	79fb      	ldrb	r3, [r7, #7]
 8000e56:	f003 030f 	and.w	r3, r3, #15
 8000e5a:	3b04      	subs	r3, #4
 8000e5c:	0112      	lsls	r2, r2, #4
 8000e5e:	b2d2      	uxtb	r2, r2
 8000e60:	440b      	add	r3, r1
 8000e62:	761a      	strb	r2, [r3, #24]
}
 8000e64:	bf00      	nop
 8000e66:	370c      	adds	r7, #12
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e6e:	4770      	bx	lr
 8000e70:	e000e100 	.word	0xe000e100
 8000e74:	e000ed00 	.word	0xe000ed00

08000e78 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	b089      	sub	sp, #36	; 0x24
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	60f8      	str	r0, [r7, #12]
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000e84:	68fb      	ldr	r3, [r7, #12]
 8000e86:	f003 0307 	and.w	r3, r3, #7
 8000e8a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000e8c:	69fb      	ldr	r3, [r7, #28]
 8000e8e:	f1c3 0307 	rsb	r3, r3, #7
 8000e92:	2b04      	cmp	r3, #4
 8000e94:	bf28      	it	cs
 8000e96:	2304      	movcs	r3, #4
 8000e98:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e9a:	69fb      	ldr	r3, [r7, #28]
 8000e9c:	3304      	adds	r3, #4
 8000e9e:	2b06      	cmp	r3, #6
 8000ea0:	d902      	bls.n	8000ea8 <NVIC_EncodePriority+0x30>
 8000ea2:	69fb      	ldr	r3, [r7, #28]
 8000ea4:	3b03      	subs	r3, #3
 8000ea6:	e000      	b.n	8000eaa <NVIC_EncodePriority+0x32>
 8000ea8:	2300      	movs	r3, #0
 8000eaa:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000eac:	f04f 32ff 	mov.w	r2, #4294967295
 8000eb0:	69bb      	ldr	r3, [r7, #24]
 8000eb2:	fa02 f303 	lsl.w	r3, r2, r3
 8000eb6:	43da      	mvns	r2, r3
 8000eb8:	68bb      	ldr	r3, [r7, #8]
 8000eba:	401a      	ands	r2, r3
 8000ebc:	697b      	ldr	r3, [r7, #20]
 8000ebe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ec0:	f04f 31ff 	mov.w	r1, #4294967295
 8000ec4:	697b      	ldr	r3, [r7, #20]
 8000ec6:	fa01 f303 	lsl.w	r3, r1, r3
 8000eca:	43d9      	mvns	r1, r3
 8000ecc:	687b      	ldr	r3, [r7, #4]
 8000ece:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ed0:	4313      	orrs	r3, r2
         );
}
 8000ed2:	4618      	mov	r0, r3
 8000ed4:	3724      	adds	r7, #36	; 0x24
 8000ed6:	46bd      	mov	sp, r7
 8000ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000edc:	4770      	bx	lr
	...

08000ee0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000ee0:	b580      	push	{r7, lr}
 8000ee2:	b082      	sub	sp, #8
 8000ee4:	af00      	add	r7, sp, #0
 8000ee6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000ee8:	687b      	ldr	r3, [r7, #4]
 8000eea:	3b01      	subs	r3, #1
 8000eec:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000ef0:	d301      	bcc.n	8000ef6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000ef2:	2301      	movs	r3, #1
 8000ef4:	e00f      	b.n	8000f16 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000ef6:	4a0a      	ldr	r2, [pc, #40]	; (8000f20 <SysTick_Config+0x40>)
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	3b01      	subs	r3, #1
 8000efc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000efe:	210f      	movs	r1, #15
 8000f00:	f04f 30ff 	mov.w	r0, #4294967295
 8000f04:	f7ff ff8e 	bl	8000e24 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000f08:	4b05      	ldr	r3, [pc, #20]	; (8000f20 <SysTick_Config+0x40>)
 8000f0a:	2200      	movs	r2, #0
 8000f0c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000f0e:	4b04      	ldr	r3, [pc, #16]	; (8000f20 <SysTick_Config+0x40>)
 8000f10:	2207      	movs	r2, #7
 8000f12:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000f14:	2300      	movs	r3, #0
}
 8000f16:	4618      	mov	r0, r3
 8000f18:	3708      	adds	r7, #8
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	bd80      	pop	{r7, pc}
 8000f1e:	bf00      	nop
 8000f20:	e000e010 	.word	0xe000e010

08000f24 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f24:	b580      	push	{r7, lr}
 8000f26:	b082      	sub	sp, #8
 8000f28:	af00      	add	r7, sp, #0
 8000f2a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000f2c:	6878      	ldr	r0, [r7, #4]
 8000f2e:	f7ff ff29 	bl	8000d84 <__NVIC_SetPriorityGrouping>
}
 8000f32:	bf00      	nop
 8000f34:	3708      	adds	r7, #8
 8000f36:	46bd      	mov	sp, r7
 8000f38:	bd80      	pop	{r7, pc}

08000f3a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f3a:	b580      	push	{r7, lr}
 8000f3c:	b086      	sub	sp, #24
 8000f3e:	af00      	add	r7, sp, #0
 8000f40:	4603      	mov	r3, r0
 8000f42:	60b9      	str	r1, [r7, #8]
 8000f44:	607a      	str	r2, [r7, #4]
 8000f46:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8000f48:	f7ff ff40 	bl	8000dcc <__NVIC_GetPriorityGrouping>
 8000f4c:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000f4e:	687a      	ldr	r2, [r7, #4]
 8000f50:	68b9      	ldr	r1, [r7, #8]
 8000f52:	6978      	ldr	r0, [r7, #20]
 8000f54:	f7ff ff90 	bl	8000e78 <NVIC_EncodePriority>
 8000f58:	4602      	mov	r2, r0
 8000f5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000f5e:	4611      	mov	r1, r2
 8000f60:	4618      	mov	r0, r3
 8000f62:	f7ff ff5f 	bl	8000e24 <__NVIC_SetPriority>
}
 8000f66:	bf00      	nop
 8000f68:	3718      	adds	r7, #24
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	bd80      	pop	{r7, pc}

08000f6e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f6e:	b580      	push	{r7, lr}
 8000f70:	b082      	sub	sp, #8
 8000f72:	af00      	add	r7, sp, #0
 8000f74:	4603      	mov	r3, r0
 8000f76:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000f78:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	f7ff ff33 	bl	8000de8 <__NVIC_EnableIRQ>
}
 8000f82:	bf00      	nop
 8000f84:	3708      	adds	r7, #8
 8000f86:	46bd      	mov	sp, r7
 8000f88:	bd80      	pop	{r7, pc}

08000f8a <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000f8a:	b580      	push	{r7, lr}
 8000f8c:	b082      	sub	sp, #8
 8000f8e:	af00      	add	r7, sp, #0
 8000f90:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000f92:	6878      	ldr	r0, [r7, #4]
 8000f94:	f7ff ffa4 	bl	8000ee0 <SysTick_Config>
 8000f98:	4603      	mov	r3, r0
}
 8000f9a:	4618      	mov	r0, r3
 8000f9c:	3708      	adds	r7, #8
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	bd80      	pop	{r7, pc}
	...

08000fa4 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	b085      	sub	sp, #20
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d141      	bne.n	8001036 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8000fb2:	4b4b      	ldr	r3, [pc, #300]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fb4:	681b      	ldr	r3, [r3, #0]
 8000fb6:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8000fba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8000fbe:	d131      	bne.n	8001024 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8000fc0:	4b47      	ldr	r3, [pc, #284]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fc2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8000fc6:	4a46      	ldr	r2, [pc, #280]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fc8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000fcc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fd0:	4b43      	ldr	r3, [pc, #268]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fd2:	681b      	ldr	r3, [r3, #0]
 8000fd4:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8000fd8:	4a41      	ldr	r2, [pc, #260]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8000fda:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000fde:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8000fe0:	4b40      	ldr	r3, [pc, #256]	; (80010e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	2232      	movs	r2, #50	; 0x32
 8000fe6:	fb02 f303 	mul.w	r3, r2, r3
 8000fea:	4a3f      	ldr	r2, [pc, #252]	; (80010e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8000fec:	fba2 2303 	umull	r2, r3, r2, r3
 8000ff0:	0c9b      	lsrs	r3, r3, #18
 8000ff2:	3301      	adds	r3, #1
 8000ff4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ff6:	e002      	b.n	8000ffe <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8000ff8:	68fb      	ldr	r3, [r7, #12]
 8000ffa:	3b01      	subs	r3, #1
 8000ffc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8000ffe:	4b38      	ldr	r3, [pc, #224]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001000:	695b      	ldr	r3, [r3, #20]
 8001002:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001006:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800100a:	d102      	bne.n	8001012 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800100c:	68fb      	ldr	r3, [r7, #12]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d1f2      	bne.n	8000ff8 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8001012:	4b33      	ldr	r3, [pc, #204]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001014:	695b      	ldr	r3, [r3, #20]
 8001016:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800101a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800101e:	d158      	bne.n	80010d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001020:	2303      	movs	r3, #3
 8001022:	e057      	b.n	80010d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001024:	4b2e      	ldr	r3, [pc, #184]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001026:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800102a:	4a2d      	ldr	r2, [pc, #180]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800102c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8001030:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8001034:	e04d      	b.n	80010d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800103c:	d141      	bne.n	80010c2 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800103e:	4b28      	ldr	r3, [pc, #160]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001040:	681b      	ldr	r3, [r3, #0]
 8001042:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8001046:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800104a:	d131      	bne.n	80010b0 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800104c:	4b24      	ldr	r3, [pc, #144]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800104e:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8001052:	4a23      	ldr	r2, [pc, #140]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001054:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001058:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800105c:	4b20      	ldr	r3, [pc, #128]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800105e:	681b      	ldr	r3, [r3, #0]
 8001060:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001064:	4a1e      	ldr	r2, [pc, #120]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001066:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800106a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800106c:	4b1d      	ldr	r3, [pc, #116]	; (80010e4 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800106e:	681b      	ldr	r3, [r3, #0]
 8001070:	2232      	movs	r2, #50	; 0x32
 8001072:	fb02 f303 	mul.w	r3, r2, r3
 8001076:	4a1c      	ldr	r2, [pc, #112]	; (80010e8 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001078:	fba2 2303 	umull	r2, r3, r2, r3
 800107c:	0c9b      	lsrs	r3, r3, #18
 800107e:	3301      	adds	r3, #1
 8001080:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001082:	e002      	b.n	800108a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8001084:	68fb      	ldr	r3, [r7, #12]
 8001086:	3b01      	subs	r3, #1
 8001088:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800108a:	4b15      	ldr	r3, [pc, #84]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800108c:	695b      	ldr	r3, [r3, #20]
 800108e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001092:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001096:	d102      	bne.n	800109e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8001098:	68fb      	ldr	r3, [r7, #12]
 800109a:	2b00      	cmp	r3, #0
 800109c:	d1f2      	bne.n	8001084 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800109e:	4b10      	ldr	r3, [pc, #64]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010a0:	695b      	ldr	r3, [r3, #20]
 80010a2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80010a6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80010aa:	d112      	bne.n	80010d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80010ac:	2303      	movs	r3, #3
 80010ae:	e011      	b.n	80010d4 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80010b0:	4b0b      	ldr	r3, [pc, #44]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80010b6:	4a0a      	ldr	r2, [pc, #40]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010b8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80010bc:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 80010c0:	e007      	b.n	80010d2 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80010c2:	4b07      	ldr	r3, [pc, #28]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010c4:	681b      	ldr	r3, [r3, #0]
 80010c6:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 80010ca:	4a05      	ldr	r2, [pc, #20]	; (80010e0 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80010cc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80010d0:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80010d2:	2300      	movs	r3, #0
}
 80010d4:	4618      	mov	r0, r3
 80010d6:	3714      	adds	r7, #20
 80010d8:	46bd      	mov	sp, r7
 80010da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010de:	4770      	bx	lr
 80010e0:	40007000 	.word	0x40007000
 80010e4:	20000010 	.word	0x20000010
 80010e8:	431bde83 	.word	0x431bde83

080010ec <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80010ec:	b580      	push	{r7, lr}
 80010ee:	b088      	sub	sp, #32
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	2b00      	cmp	r3, #0
 80010f8:	d101      	bne.n	80010fe <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80010fa:	2301      	movs	r3, #1
 80010fc:	e308      	b.n	8001710 <HAL_RCC_OscConfig+0x624>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	681b      	ldr	r3, [r3, #0]
 8001102:	f003 0301 	and.w	r3, r3, #1
 8001106:	2b00      	cmp	r3, #0
 8001108:	d075      	beq.n	80011f6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800110a:	4ba3      	ldr	r3, [pc, #652]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 800110c:	689b      	ldr	r3, [r3, #8]
 800110e:	f003 030c 	and.w	r3, r3, #12
 8001112:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001114:	4ba0      	ldr	r3, [pc, #640]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001116:	68db      	ldr	r3, [r3, #12]
 8001118:	f003 0303 	and.w	r3, r3, #3
 800111c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800111e:	69bb      	ldr	r3, [r7, #24]
 8001120:	2b0c      	cmp	r3, #12
 8001122:	d102      	bne.n	800112a <HAL_RCC_OscConfig+0x3e>
 8001124:	697b      	ldr	r3, [r7, #20]
 8001126:	2b03      	cmp	r3, #3
 8001128:	d002      	beq.n	8001130 <HAL_RCC_OscConfig+0x44>
 800112a:	69bb      	ldr	r3, [r7, #24]
 800112c:	2b08      	cmp	r3, #8
 800112e:	d10b      	bne.n	8001148 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001130:	4b99      	ldr	r3, [pc, #612]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001138:	2b00      	cmp	r3, #0
 800113a:	d05b      	beq.n	80011f4 <HAL_RCC_OscConfig+0x108>
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	685b      	ldr	r3, [r3, #4]
 8001140:	2b00      	cmp	r3, #0
 8001142:	d157      	bne.n	80011f4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001144:	2301      	movs	r3, #1
 8001146:	e2e3      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	685b      	ldr	r3, [r3, #4]
 800114c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001150:	d106      	bne.n	8001160 <HAL_RCC_OscConfig+0x74>
 8001152:	4b91      	ldr	r3, [pc, #580]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001154:	681b      	ldr	r3, [r3, #0]
 8001156:	4a90      	ldr	r2, [pc, #576]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001158:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800115c:	6013      	str	r3, [r2, #0]
 800115e:	e01d      	b.n	800119c <HAL_RCC_OscConfig+0xb0>
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	685b      	ldr	r3, [r3, #4]
 8001164:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001168:	d10c      	bne.n	8001184 <HAL_RCC_OscConfig+0x98>
 800116a:	4b8b      	ldr	r3, [pc, #556]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 800116c:	681b      	ldr	r3, [r3, #0]
 800116e:	4a8a      	ldr	r2, [pc, #552]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001170:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001174:	6013      	str	r3, [r2, #0]
 8001176:	4b88      	ldr	r3, [pc, #544]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	4a87      	ldr	r2, [pc, #540]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 800117c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001180:	6013      	str	r3, [r2, #0]
 8001182:	e00b      	b.n	800119c <HAL_RCC_OscConfig+0xb0>
 8001184:	4b84      	ldr	r3, [pc, #528]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001186:	681b      	ldr	r3, [r3, #0]
 8001188:	4a83      	ldr	r2, [pc, #524]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 800118a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800118e:	6013      	str	r3, [r2, #0]
 8001190:	4b81      	ldr	r3, [pc, #516]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001192:	681b      	ldr	r3, [r3, #0]
 8001194:	4a80      	ldr	r2, [pc, #512]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001196:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800119a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	685b      	ldr	r3, [r3, #4]
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d013      	beq.n	80011cc <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011a4:	f7ff fde2 	bl	8000d6c <HAL_GetTick>
 80011a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011aa:	e008      	b.n	80011be <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011ac:	f7ff fdde 	bl	8000d6c <HAL_GetTick>
 80011b0:	4602      	mov	r2, r0
 80011b2:	693b      	ldr	r3, [r7, #16]
 80011b4:	1ad3      	subs	r3, r2, r3
 80011b6:	2b64      	cmp	r3, #100	; 0x64
 80011b8:	d901      	bls.n	80011be <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80011ba:	2303      	movs	r3, #3
 80011bc:	e2a8      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80011be:	4b76      	ldr	r3, [pc, #472]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 80011c0:	681b      	ldr	r3, [r3, #0]
 80011c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011c6:	2b00      	cmp	r3, #0
 80011c8:	d0f0      	beq.n	80011ac <HAL_RCC_OscConfig+0xc0>
 80011ca:	e014      	b.n	80011f6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80011cc:	f7ff fdce 	bl	8000d6c <HAL_GetTick>
 80011d0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011d2:	e008      	b.n	80011e6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80011d4:	f7ff fdca 	bl	8000d6c <HAL_GetTick>
 80011d8:	4602      	mov	r2, r0
 80011da:	693b      	ldr	r3, [r7, #16]
 80011dc:	1ad3      	subs	r3, r2, r3
 80011de:	2b64      	cmp	r3, #100	; 0x64
 80011e0:	d901      	bls.n	80011e6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80011e2:	2303      	movs	r3, #3
 80011e4:	e294      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80011e6:	4b6c      	ldr	r3, [pc, #432]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 80011e8:	681b      	ldr	r3, [r3, #0]
 80011ea:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d1f0      	bne.n	80011d4 <HAL_RCC_OscConfig+0xe8>
 80011f2:	e000      	b.n	80011f6 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80011f4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80011f6:	687b      	ldr	r3, [r7, #4]
 80011f8:	681b      	ldr	r3, [r3, #0]
 80011fa:	f003 0302 	and.w	r3, r3, #2
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d075      	beq.n	80012ee <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001202:	4b65      	ldr	r3, [pc, #404]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001204:	689b      	ldr	r3, [r3, #8]
 8001206:	f003 030c 	and.w	r3, r3, #12
 800120a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800120c:	4b62      	ldr	r3, [pc, #392]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 800120e:	68db      	ldr	r3, [r3, #12]
 8001210:	f003 0303 	and.w	r3, r3, #3
 8001214:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001216:	69bb      	ldr	r3, [r7, #24]
 8001218:	2b0c      	cmp	r3, #12
 800121a:	d102      	bne.n	8001222 <HAL_RCC_OscConfig+0x136>
 800121c:	697b      	ldr	r3, [r7, #20]
 800121e:	2b02      	cmp	r3, #2
 8001220:	d002      	beq.n	8001228 <HAL_RCC_OscConfig+0x13c>
 8001222:	69bb      	ldr	r3, [r7, #24]
 8001224:	2b04      	cmp	r3, #4
 8001226:	d11f      	bne.n	8001268 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001228:	4b5b      	ldr	r3, [pc, #364]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 800122a:	681b      	ldr	r3, [r3, #0]
 800122c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8001230:	2b00      	cmp	r3, #0
 8001232:	d005      	beq.n	8001240 <HAL_RCC_OscConfig+0x154>
 8001234:	687b      	ldr	r3, [r7, #4]
 8001236:	68db      	ldr	r3, [r3, #12]
 8001238:	2b00      	cmp	r3, #0
 800123a:	d101      	bne.n	8001240 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 800123c:	2301      	movs	r3, #1
 800123e:	e267      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001240:	4b55      	ldr	r3, [pc, #340]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001242:	685b      	ldr	r3, [r3, #4]
 8001244:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	691b      	ldr	r3, [r3, #16]
 800124c:	061b      	lsls	r3, r3, #24
 800124e:	4952      	ldr	r1, [pc, #328]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001250:	4313      	orrs	r3, r2
 8001252:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8001254:	4b51      	ldr	r3, [pc, #324]	; (800139c <HAL_RCC_OscConfig+0x2b0>)
 8001256:	681b      	ldr	r3, [r3, #0]
 8001258:	4618      	mov	r0, r3
 800125a:	f7ff fd3b 	bl	8000cd4 <HAL_InitTick>
 800125e:	4603      	mov	r3, r0
 8001260:	2b00      	cmp	r3, #0
 8001262:	d043      	beq.n	80012ec <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8001264:	2301      	movs	r3, #1
 8001266:	e253      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001268:	687b      	ldr	r3, [r7, #4]
 800126a:	68db      	ldr	r3, [r3, #12]
 800126c:	2b00      	cmp	r3, #0
 800126e:	d023      	beq.n	80012b8 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001270:	4b49      	ldr	r3, [pc, #292]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001272:	681b      	ldr	r3, [r3, #0]
 8001274:	4a48      	ldr	r2, [pc, #288]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001276:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800127a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800127c:	f7ff fd76 	bl	8000d6c <HAL_GetTick>
 8001280:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001282:	e008      	b.n	8001296 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001284:	f7ff fd72 	bl	8000d6c <HAL_GetTick>
 8001288:	4602      	mov	r2, r0
 800128a:	693b      	ldr	r3, [r7, #16]
 800128c:	1ad3      	subs	r3, r2, r3
 800128e:	2b02      	cmp	r3, #2
 8001290:	d901      	bls.n	8001296 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8001292:	2303      	movs	r3, #3
 8001294:	e23c      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001296:	4b40      	ldr	r3, [pc, #256]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800129e:	2b00      	cmp	r3, #0
 80012a0:	d0f0      	beq.n	8001284 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80012a2:	4b3d      	ldr	r3, [pc, #244]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 80012a4:	685b      	ldr	r3, [r3, #4]
 80012a6:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	691b      	ldr	r3, [r3, #16]
 80012ae:	061b      	lsls	r3, r3, #24
 80012b0:	4939      	ldr	r1, [pc, #228]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 80012b2:	4313      	orrs	r3, r2
 80012b4:	604b      	str	r3, [r1, #4]
 80012b6:	e01a      	b.n	80012ee <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80012b8:	4b37      	ldr	r3, [pc, #220]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	4a36      	ldr	r2, [pc, #216]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 80012be:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80012c2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80012c4:	f7ff fd52 	bl	8000d6c <HAL_GetTick>
 80012c8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012ca:	e008      	b.n	80012de <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80012cc:	f7ff fd4e 	bl	8000d6c <HAL_GetTick>
 80012d0:	4602      	mov	r2, r0
 80012d2:	693b      	ldr	r3, [r7, #16]
 80012d4:	1ad3      	subs	r3, r2, r3
 80012d6:	2b02      	cmp	r3, #2
 80012d8:	d901      	bls.n	80012de <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80012da:	2303      	movs	r3, #3
 80012dc:	e218      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80012de:	4b2e      	ldr	r3, [pc, #184]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 80012e0:	681b      	ldr	r3, [r3, #0]
 80012e2:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d1f0      	bne.n	80012cc <HAL_RCC_OscConfig+0x1e0>
 80012ea:	e000      	b.n	80012ee <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80012ec:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	681b      	ldr	r3, [r3, #0]
 80012f2:	f003 0308 	and.w	r3, r3, #8
 80012f6:	2b00      	cmp	r3, #0
 80012f8:	d03c      	beq.n	8001374 <HAL_RCC_OscConfig+0x288>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80012fa:	687b      	ldr	r3, [r7, #4]
 80012fc:	695b      	ldr	r3, [r3, #20]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d01c      	beq.n	800133c <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001302:	4b25      	ldr	r3, [pc, #148]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001304:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001308:	4a23      	ldr	r2, [pc, #140]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 800130a:	f043 0301 	orr.w	r3, r3, #1
 800130e:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001312:	f7ff fd2b 	bl	8000d6c <HAL_GetTick>
 8001316:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001318:	e008      	b.n	800132c <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800131a:	f7ff fd27 	bl	8000d6c <HAL_GetTick>
 800131e:	4602      	mov	r2, r0
 8001320:	693b      	ldr	r3, [r7, #16]
 8001322:	1ad3      	subs	r3, r2, r3
 8001324:	2b02      	cmp	r3, #2
 8001326:	d901      	bls.n	800132c <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001328:	2303      	movs	r3, #3
 800132a:	e1f1      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800132c:	4b1a      	ldr	r3, [pc, #104]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 800132e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001332:	f003 0302 	and.w	r3, r3, #2
 8001336:	2b00      	cmp	r3, #0
 8001338:	d0ef      	beq.n	800131a <HAL_RCC_OscConfig+0x22e>
 800133a:	e01b      	b.n	8001374 <HAL_RCC_OscConfig+0x288>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800133c:	4b16      	ldr	r3, [pc, #88]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 800133e:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8001342:	4a15      	ldr	r2, [pc, #84]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001344:	f023 0301 	bic.w	r3, r3, #1
 8001348:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800134c:	f7ff fd0e 	bl	8000d6c <HAL_GetTick>
 8001350:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001352:	e008      	b.n	8001366 <HAL_RCC_OscConfig+0x27a>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001354:	f7ff fd0a 	bl	8000d6c <HAL_GetTick>
 8001358:	4602      	mov	r2, r0
 800135a:	693b      	ldr	r3, [r7, #16]
 800135c:	1ad3      	subs	r3, r2, r3
 800135e:	2b02      	cmp	r3, #2
 8001360:	d901      	bls.n	8001366 <HAL_RCC_OscConfig+0x27a>
        {
          return HAL_TIMEOUT;
 8001362:	2303      	movs	r3, #3
 8001364:	e1d4      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8001366:	4b0c      	ldr	r3, [pc, #48]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001368:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800136c:	f003 0302 	and.w	r3, r3, #2
 8001370:	2b00      	cmp	r3, #0
 8001372:	d1ef      	bne.n	8001354 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	f003 0304 	and.w	r3, r3, #4
 800137c:	2b00      	cmp	r3, #0
 800137e:	f000 80ab 	beq.w	80014d8 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001382:	2300      	movs	r3, #0
 8001384:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001386:	4b04      	ldr	r3, [pc, #16]	; (8001398 <HAL_RCC_OscConfig+0x2ac>)
 8001388:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800138a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d106      	bne.n	80013a0 <HAL_RCC_OscConfig+0x2b4>
 8001392:	2301      	movs	r3, #1
 8001394:	e005      	b.n	80013a2 <HAL_RCC_OscConfig+0x2b6>
 8001396:	bf00      	nop
 8001398:	40021000 	.word	0x40021000
 800139c:	20000014 	.word	0x20000014
 80013a0:	2300      	movs	r3, #0
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d00d      	beq.n	80013c2 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80013a6:	4baf      	ldr	r3, [pc, #700]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80013a8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013aa:	4aae      	ldr	r2, [pc, #696]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80013ac:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80013b0:	6593      	str	r3, [r2, #88]	; 0x58
 80013b2:	4bac      	ldr	r3, [pc, #688]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80013b4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013b6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80013ba:	60fb      	str	r3, [r7, #12]
 80013bc:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80013be:	2301      	movs	r3, #1
 80013c0:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013c2:	4ba9      	ldr	r3, [pc, #676]	; (8001668 <HAL_RCC_OscConfig+0x57c>)
 80013c4:	681b      	ldr	r3, [r3, #0]
 80013c6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d118      	bne.n	8001400 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80013ce:	4ba6      	ldr	r3, [pc, #664]	; (8001668 <HAL_RCC_OscConfig+0x57c>)
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	4aa5      	ldr	r2, [pc, #660]	; (8001668 <HAL_RCC_OscConfig+0x57c>)
 80013d4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80013d8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80013da:	f7ff fcc7 	bl	8000d6c <HAL_GetTick>
 80013de:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013e0:	e008      	b.n	80013f4 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80013e2:	f7ff fcc3 	bl	8000d6c <HAL_GetTick>
 80013e6:	4602      	mov	r2, r0
 80013e8:	693b      	ldr	r3, [r7, #16]
 80013ea:	1ad3      	subs	r3, r2, r3
 80013ec:	2b02      	cmp	r3, #2
 80013ee:	d901      	bls.n	80013f4 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80013f0:	2303      	movs	r3, #3
 80013f2:	e18d      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80013f4:	4b9c      	ldr	r3, [pc, #624]	; (8001668 <HAL_RCC_OscConfig+0x57c>)
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d0f0      	beq.n	80013e2 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001400:	687b      	ldr	r3, [r7, #4]
 8001402:	689b      	ldr	r3, [r3, #8]
 8001404:	2b01      	cmp	r3, #1
 8001406:	d108      	bne.n	800141a <HAL_RCC_OscConfig+0x32e>
 8001408:	4b96      	ldr	r3, [pc, #600]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 800140a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800140e:	4a95      	ldr	r2, [pc, #596]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001410:	f043 0301 	orr.w	r3, r3, #1
 8001414:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001418:	e024      	b.n	8001464 <HAL_RCC_OscConfig+0x378>
 800141a:	687b      	ldr	r3, [r7, #4]
 800141c:	689b      	ldr	r3, [r3, #8]
 800141e:	2b05      	cmp	r3, #5
 8001420:	d110      	bne.n	8001444 <HAL_RCC_OscConfig+0x358>
 8001422:	4b90      	ldr	r3, [pc, #576]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001424:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001428:	4a8e      	ldr	r2, [pc, #568]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 800142a:	f043 0304 	orr.w	r3, r3, #4
 800142e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001432:	4b8c      	ldr	r3, [pc, #560]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001434:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001438:	4a8a      	ldr	r2, [pc, #552]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 800143a:	f043 0301 	orr.w	r3, r3, #1
 800143e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001442:	e00f      	b.n	8001464 <HAL_RCC_OscConfig+0x378>
 8001444:	4b87      	ldr	r3, [pc, #540]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001446:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800144a:	4a86      	ldr	r2, [pc, #536]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 800144c:	f023 0301 	bic.w	r3, r3, #1
 8001450:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8001454:	4b83      	ldr	r3, [pc, #524]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001456:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800145a:	4a82      	ldr	r2, [pc, #520]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 800145c:	f023 0304 	bic.w	r3, r3, #4
 8001460:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	689b      	ldr	r3, [r3, #8]
 8001468:	2b00      	cmp	r3, #0
 800146a:	d016      	beq.n	800149a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800146c:	f7ff fc7e 	bl	8000d6c <HAL_GetTick>
 8001470:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001472:	e00a      	b.n	800148a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001474:	f7ff fc7a 	bl	8000d6c <HAL_GetTick>
 8001478:	4602      	mov	r2, r0
 800147a:	693b      	ldr	r3, [r7, #16]
 800147c:	1ad3      	subs	r3, r2, r3
 800147e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001482:	4293      	cmp	r3, r2
 8001484:	d901      	bls.n	800148a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001486:	2303      	movs	r3, #3
 8001488:	e142      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800148a:	4b76      	ldr	r3, [pc, #472]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 800148c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001490:	f003 0302 	and.w	r3, r3, #2
 8001494:	2b00      	cmp	r3, #0
 8001496:	d0ed      	beq.n	8001474 <HAL_RCC_OscConfig+0x388>
 8001498:	e015      	b.n	80014c6 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800149a:	f7ff fc67 	bl	8000d6c <HAL_GetTick>
 800149e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014a0:	e00a      	b.n	80014b8 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80014a2:	f7ff fc63 	bl	8000d6c <HAL_GetTick>
 80014a6:	4602      	mov	r2, r0
 80014a8:	693b      	ldr	r3, [r7, #16]
 80014aa:	1ad3      	subs	r3, r2, r3
 80014ac:	f241 3288 	movw	r2, #5000	; 0x1388
 80014b0:	4293      	cmp	r3, r2
 80014b2:	d901      	bls.n	80014b8 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80014b4:	2303      	movs	r3, #3
 80014b6:	e12b      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80014b8:	4b6a      	ldr	r3, [pc, #424]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80014ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80014be:	f003 0302 	and.w	r3, r3, #2
 80014c2:	2b00      	cmp	r3, #0
 80014c4:	d1ed      	bne.n	80014a2 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80014c6:	7ffb      	ldrb	r3, [r7, #31]
 80014c8:	2b01      	cmp	r3, #1
 80014ca:	d105      	bne.n	80014d8 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80014cc:	4b65      	ldr	r3, [pc, #404]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80014ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80014d0:	4a64      	ldr	r2, [pc, #400]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80014d2:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80014d6:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0320 	and.w	r3, r3, #32
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d03c      	beq.n	800155e <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	699b      	ldr	r3, [r3, #24]
 80014e8:	2b00      	cmp	r3, #0
 80014ea:	d01c      	beq.n	8001526 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80014ec:	4b5d      	ldr	r3, [pc, #372]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80014ee:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 80014f2:	4a5c      	ldr	r2, [pc, #368]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80014f4:	f043 0301 	orr.w	r3, r3, #1
 80014f8:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80014fc:	f7ff fc36 	bl	8000d6c <HAL_GetTick>
 8001500:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001502:	e008      	b.n	8001516 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001504:	f7ff fc32 	bl	8000d6c <HAL_GetTick>
 8001508:	4602      	mov	r2, r0
 800150a:	693b      	ldr	r3, [r7, #16]
 800150c:	1ad3      	subs	r3, r2, r3
 800150e:	2b02      	cmp	r3, #2
 8001510:	d901      	bls.n	8001516 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001512:	2303      	movs	r3, #3
 8001514:	e0fc      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001516:	4b53      	ldr	r3, [pc, #332]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001518:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800151c:	f003 0302 	and.w	r3, r3, #2
 8001520:	2b00      	cmp	r3, #0
 8001522:	d0ef      	beq.n	8001504 <HAL_RCC_OscConfig+0x418>
 8001524:	e01b      	b.n	800155e <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001526:	4b4f      	ldr	r3, [pc, #316]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001528:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800152c:	4a4d      	ldr	r2, [pc, #308]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 800152e:	f023 0301 	bic.w	r3, r3, #1
 8001532:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001536:	f7ff fc19 	bl	8000d6c <HAL_GetTick>
 800153a:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 800153c:	e008      	b.n	8001550 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800153e:	f7ff fc15 	bl	8000d6c <HAL_GetTick>
 8001542:	4602      	mov	r2, r0
 8001544:	693b      	ldr	r3, [r7, #16]
 8001546:	1ad3      	subs	r3, r2, r3
 8001548:	2b02      	cmp	r3, #2
 800154a:	d901      	bls.n	8001550 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 800154c:	2303      	movs	r3, #3
 800154e:	e0df      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001550:	4b44      	ldr	r3, [pc, #272]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001552:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8001556:	f003 0302 	and.w	r3, r3, #2
 800155a:	2b00      	cmp	r3, #0
 800155c:	d1ef      	bne.n	800153e <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	2b00      	cmp	r3, #0
 8001564:	f000 80d3 	beq.w	800170e <HAL_RCC_OscConfig+0x622>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001568:	4b3e      	ldr	r3, [pc, #248]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 800156a:	689b      	ldr	r3, [r3, #8]
 800156c:	f003 030c 	and.w	r3, r3, #12
 8001570:	2b0c      	cmp	r3, #12
 8001572:	f000 808d 	beq.w	8001690 <HAL_RCC_OscConfig+0x5a4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	69db      	ldr	r3, [r3, #28]
 800157a:	2b02      	cmp	r3, #2
 800157c:	d15a      	bne.n	8001634 <HAL_RCC_OscConfig+0x548>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800157e:	4b39      	ldr	r3, [pc, #228]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	4a38      	ldr	r2, [pc, #224]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001584:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001588:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800158a:	f7ff fbef 	bl	8000d6c <HAL_GetTick>
 800158e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001590:	e008      	b.n	80015a4 <HAL_RCC_OscConfig+0x4b8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001592:	f7ff fbeb 	bl	8000d6c <HAL_GetTick>
 8001596:	4602      	mov	r2, r0
 8001598:	693b      	ldr	r3, [r7, #16]
 800159a:	1ad3      	subs	r3, r2, r3
 800159c:	2b02      	cmp	r3, #2
 800159e:	d901      	bls.n	80015a4 <HAL_RCC_OscConfig+0x4b8>
          {
            return HAL_TIMEOUT;
 80015a0:	2303      	movs	r3, #3
 80015a2:	e0b5      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80015a4:	4b2f      	ldr	r3, [pc, #188]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80015a6:	681b      	ldr	r3, [r3, #0]
 80015a8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80015ac:	2b00      	cmp	r3, #0
 80015ae:	d1f0      	bne.n	8001592 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80015b0:	4b2c      	ldr	r3, [pc, #176]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80015b2:	68da      	ldr	r2, [r3, #12]
 80015b4:	4b2d      	ldr	r3, [pc, #180]	; (800166c <HAL_RCC_OscConfig+0x580>)
 80015b6:	4013      	ands	r3, r2
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	6a11      	ldr	r1, [r2, #32]
 80015bc:	687a      	ldr	r2, [r7, #4]
 80015be:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80015c0:	3a01      	subs	r2, #1
 80015c2:	0112      	lsls	r2, r2, #4
 80015c4:	4311      	orrs	r1, r2
 80015c6:	687a      	ldr	r2, [r7, #4]
 80015c8:	6a92      	ldr	r2, [r2, #40]	; 0x28
 80015ca:	0212      	lsls	r2, r2, #8
 80015cc:	4311      	orrs	r1, r2
 80015ce:	687a      	ldr	r2, [r7, #4]
 80015d0:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80015d2:	0852      	lsrs	r2, r2, #1
 80015d4:	3a01      	subs	r2, #1
 80015d6:	0552      	lsls	r2, r2, #21
 80015d8:	4311      	orrs	r1, r2
 80015da:	687a      	ldr	r2, [r7, #4]
 80015dc:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80015de:	0852      	lsrs	r2, r2, #1
 80015e0:	3a01      	subs	r2, #1
 80015e2:	0652      	lsls	r2, r2, #25
 80015e4:	4311      	orrs	r1, r2
 80015e6:	687a      	ldr	r2, [r7, #4]
 80015e8:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
 80015ea:	06d2      	lsls	r2, r2, #27
 80015ec:	430a      	orrs	r2, r1
 80015ee:	491d      	ldr	r1, [pc, #116]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80015f0:	4313      	orrs	r3, r2
 80015f2:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80015f4:	4b1b      	ldr	r3, [pc, #108]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80015f6:	681b      	ldr	r3, [r3, #0]
 80015f8:	4a1a      	ldr	r2, [pc, #104]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 80015fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80015fe:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001600:	4b18      	ldr	r3, [pc, #96]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001602:	68db      	ldr	r3, [r3, #12]
 8001604:	4a17      	ldr	r2, [pc, #92]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001606:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800160a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800160c:	f7ff fbae 	bl	8000d6c <HAL_GetTick>
 8001610:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001612:	e008      	b.n	8001626 <HAL_RCC_OscConfig+0x53a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001614:	f7ff fbaa 	bl	8000d6c <HAL_GetTick>
 8001618:	4602      	mov	r2, r0
 800161a:	693b      	ldr	r3, [r7, #16]
 800161c:	1ad3      	subs	r3, r2, r3
 800161e:	2b02      	cmp	r3, #2
 8001620:	d901      	bls.n	8001626 <HAL_RCC_OscConfig+0x53a>
          {
            return HAL_TIMEOUT;
 8001622:	2303      	movs	r3, #3
 8001624:	e074      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001626:	4b0f      	ldr	r3, [pc, #60]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001628:	681b      	ldr	r3, [r3, #0]
 800162a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800162e:	2b00      	cmp	r3, #0
 8001630:	d0f0      	beq.n	8001614 <HAL_RCC_OscConfig+0x528>
 8001632:	e06c      	b.n	800170e <HAL_RCC_OscConfig+0x622>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001634:	4b0b      	ldr	r3, [pc, #44]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	4a0a      	ldr	r2, [pc, #40]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 800163a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800163e:	6013      	str	r3, [r2, #0]

        /* Disable all PLL outputs to save power if no PLLs on */
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8001640:	4b08      	ldr	r3, [pc, #32]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001642:	68db      	ldr	r3, [r3, #12]
 8001644:	4a07      	ldr	r2, [pc, #28]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001646:	f023 0303 	bic.w	r3, r3, #3
 800164a:	60d3      	str	r3, [r2, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800164c:	4b05      	ldr	r3, [pc, #20]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 800164e:	68db      	ldr	r3, [r3, #12]
 8001650:	4a04      	ldr	r2, [pc, #16]	; (8001664 <HAL_RCC_OscConfig+0x578>)
 8001652:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8001656:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800165a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800165c:	f7ff fb86 	bl	8000d6c <HAL_GetTick>
 8001660:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001662:	e00e      	b.n	8001682 <HAL_RCC_OscConfig+0x596>
 8001664:	40021000 	.word	0x40021000
 8001668:	40007000 	.word	0x40007000
 800166c:	019f800c 	.word	0x019f800c
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001670:	f7ff fb7c 	bl	8000d6c <HAL_GetTick>
 8001674:	4602      	mov	r2, r0
 8001676:	693b      	ldr	r3, [r7, #16]
 8001678:	1ad3      	subs	r3, r2, r3
 800167a:	2b02      	cmp	r3, #2
 800167c:	d901      	bls.n	8001682 <HAL_RCC_OscConfig+0x596>
          {
            return HAL_TIMEOUT;
 800167e:	2303      	movs	r3, #3
 8001680:	e046      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001682:	4b25      	ldr	r3, [pc, #148]	; (8001718 <HAL_RCC_OscConfig+0x62c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800168a:	2b00      	cmp	r3, #0
 800168c:	d1f0      	bne.n	8001670 <HAL_RCC_OscConfig+0x584>
 800168e:	e03e      	b.n	800170e <HAL_RCC_OscConfig+0x622>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	69db      	ldr	r3, [r3, #28]
 8001694:	2b01      	cmp	r3, #1
 8001696:	d101      	bne.n	800169c <HAL_RCC_OscConfig+0x5b0>
      {
        return HAL_ERROR;
 8001698:	2301      	movs	r3, #1
 800169a:	e039      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800169c:	4b1e      	ldr	r3, [pc, #120]	; (8001718 <HAL_RCC_OscConfig+0x62c>)
 800169e:	68db      	ldr	r3, [r3, #12]
 80016a0:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016a2:	697b      	ldr	r3, [r7, #20]
 80016a4:	f003 0203 	and.w	r2, r3, #3
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	6a1b      	ldr	r3, [r3, #32]
 80016ac:	429a      	cmp	r2, r3
 80016ae:	d12c      	bne.n	800170a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80016b0:	697b      	ldr	r3, [r7, #20]
 80016b2:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016ba:	3b01      	subs	r3, #1
 80016bc:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80016be:	429a      	cmp	r2, r3
 80016c0:	d123      	bne.n	800170a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80016c2:	697b      	ldr	r3, [r7, #20]
 80016c4:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80016cc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80016ce:	429a      	cmp	r2, r3
 80016d0:	d11b      	bne.n	800170a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80016d2:	697b      	ldr	r3, [r7, #20]
 80016d4:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80016d8:	687b      	ldr	r3, [r7, #4]
 80016da:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80016dc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80016de:	429a      	cmp	r2, r3
 80016e0:	d113      	bne.n	800170a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80016e2:	697b      	ldr	r3, [r7, #20]
 80016e4:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80016e8:	687b      	ldr	r3, [r7, #4]
 80016ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80016ec:	085b      	lsrs	r3, r3, #1
 80016ee:	3b01      	subs	r3, #1
 80016f0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80016f2:	429a      	cmp	r2, r3
 80016f4:	d109      	bne.n	800170a <HAL_RCC_OscConfig+0x61e>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80016f6:	697b      	ldr	r3, [r7, #20]
 80016f8:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80016fc:	687b      	ldr	r3, [r7, #4]
 80016fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001700:	085b      	lsrs	r3, r3, #1
 8001702:	3b01      	subs	r3, #1
 8001704:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001706:	429a      	cmp	r2, r3
 8001708:	d001      	beq.n	800170e <HAL_RCC_OscConfig+0x622>
      {
        return HAL_ERROR;
 800170a:	2301      	movs	r3, #1
 800170c:	e000      	b.n	8001710 <HAL_RCC_OscConfig+0x624>
      }
    }
  }
  }

  return HAL_OK;
 800170e:	2300      	movs	r3, #0
}
 8001710:	4618      	mov	r0, r3
 8001712:	3720      	adds	r7, #32
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40021000 	.word	0x40021000

0800171c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	b086      	sub	sp, #24
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001726:	2300      	movs	r3, #0
 8001728:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800172a:	687b      	ldr	r3, [r7, #4]
 800172c:	2b00      	cmp	r3, #0
 800172e:	d101      	bne.n	8001734 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001730:	2301      	movs	r3, #1
 8001732:	e11e      	b.n	8001972 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001734:	4b91      	ldr	r3, [pc, #580]	; (800197c <HAL_RCC_ClockConfig+0x260>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	f003 030f 	and.w	r3, r3, #15
 800173c:	683a      	ldr	r2, [r7, #0]
 800173e:	429a      	cmp	r2, r3
 8001740:	d910      	bls.n	8001764 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001742:	4b8e      	ldr	r3, [pc, #568]	; (800197c <HAL_RCC_ClockConfig+0x260>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f023 020f 	bic.w	r2, r3, #15
 800174a:	498c      	ldr	r1, [pc, #560]	; (800197c <HAL_RCC_ClockConfig+0x260>)
 800174c:	683b      	ldr	r3, [r7, #0]
 800174e:	4313      	orrs	r3, r2
 8001750:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001752:	4b8a      	ldr	r3, [pc, #552]	; (800197c <HAL_RCC_ClockConfig+0x260>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f003 030f 	and.w	r3, r3, #15
 800175a:	683a      	ldr	r2, [r7, #0]
 800175c:	429a      	cmp	r2, r3
 800175e:	d001      	beq.n	8001764 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001760:	2301      	movs	r3, #1
 8001762:	e106      	b.n	8001972 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f003 0301 	and.w	r3, r3, #1
 800176c:	2b00      	cmp	r3, #0
 800176e:	d073      	beq.n	8001858 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	685b      	ldr	r3, [r3, #4]
 8001774:	2b03      	cmp	r3, #3
 8001776:	d129      	bne.n	80017cc <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001778:	4b81      	ldr	r3, [pc, #516]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001780:	2b00      	cmp	r3, #0
 8001782:	d101      	bne.n	8001788 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001784:	2301      	movs	r3, #1
 8001786:	e0f4      	b.n	8001972 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001788:	f000 f966 	bl	8001a58 <RCC_GetSysClockFreqFromPLLSource>
 800178c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 800178e:	693b      	ldr	r3, [r7, #16]
 8001790:	4a7c      	ldr	r2, [pc, #496]	; (8001984 <HAL_RCC_ClockConfig+0x268>)
 8001792:	4293      	cmp	r3, r2
 8001794:	d93f      	bls.n	8001816 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001796:	4b7a      	ldr	r3, [pc, #488]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 8001798:	689b      	ldr	r3, [r3, #8]
 800179a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800179e:	2b00      	cmp	r3, #0
 80017a0:	d009      	beq.n	80017b6 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80017a2:	687b      	ldr	r3, [r7, #4]
 80017a4:	681b      	ldr	r3, [r3, #0]
 80017a6:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80017aa:	2b00      	cmp	r3, #0
 80017ac:	d033      	beq.n	8001816 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80017ae:	687b      	ldr	r3, [r7, #4]
 80017b0:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80017b2:	2b00      	cmp	r3, #0
 80017b4:	d12f      	bne.n	8001816 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80017b6:	4b72      	ldr	r3, [pc, #456]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 80017b8:	689b      	ldr	r3, [r3, #8]
 80017ba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80017be:	4a70      	ldr	r2, [pc, #448]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 80017c0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017c4:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80017c6:	2380      	movs	r3, #128	; 0x80
 80017c8:	617b      	str	r3, [r7, #20]
 80017ca:	e024      	b.n	8001816 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	685b      	ldr	r3, [r3, #4]
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d107      	bne.n	80017e4 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80017d4:	4b6a      	ldr	r3, [pc, #424]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 80017d6:	681b      	ldr	r3, [r3, #0]
 80017d8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d109      	bne.n	80017f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80017e0:	2301      	movs	r3, #1
 80017e2:	e0c6      	b.n	8001972 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80017e4:	4b66      	ldr	r3, [pc, #408]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80017ec:	2b00      	cmp	r3, #0
 80017ee:	d101      	bne.n	80017f4 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80017f0:	2301      	movs	r3, #1
 80017f2:	e0be      	b.n	8001972 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80017f4:	f000 f8ce 	bl	8001994 <HAL_RCC_GetSysClockFreq>
 80017f8:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	4a61      	ldr	r2, [pc, #388]	; (8001984 <HAL_RCC_ClockConfig+0x268>)
 80017fe:	4293      	cmp	r3, r2
 8001800:	d909      	bls.n	8001816 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001802:	4b5f      	ldr	r3, [pc, #380]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 8001804:	689b      	ldr	r3, [r3, #8]
 8001806:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800180a:	4a5d      	ldr	r2, [pc, #372]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 800180c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001810:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001812:	2380      	movs	r3, #128	; 0x80
 8001814:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001816:	4b5a      	ldr	r3, [pc, #360]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 8001818:	689b      	ldr	r3, [r3, #8]
 800181a:	f023 0203 	bic.w	r2, r3, #3
 800181e:	687b      	ldr	r3, [r7, #4]
 8001820:	685b      	ldr	r3, [r3, #4]
 8001822:	4957      	ldr	r1, [pc, #348]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 8001824:	4313      	orrs	r3, r2
 8001826:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001828:	f7ff faa0 	bl	8000d6c <HAL_GetTick>
 800182c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800182e:	e00a      	b.n	8001846 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001830:	f7ff fa9c 	bl	8000d6c <HAL_GetTick>
 8001834:	4602      	mov	r2, r0
 8001836:	68fb      	ldr	r3, [r7, #12]
 8001838:	1ad3      	subs	r3, r2, r3
 800183a:	f241 3288 	movw	r2, #5000	; 0x1388
 800183e:	4293      	cmp	r3, r2
 8001840:	d901      	bls.n	8001846 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001842:	2303      	movs	r3, #3
 8001844:	e095      	b.n	8001972 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001846:	4b4e      	ldr	r3, [pc, #312]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 8001848:	689b      	ldr	r3, [r3, #8]
 800184a:	f003 020c 	and.w	r2, r3, #12
 800184e:	687b      	ldr	r3, [r7, #4]
 8001850:	685b      	ldr	r3, [r3, #4]
 8001852:	009b      	lsls	r3, r3, #2
 8001854:	429a      	cmp	r2, r3
 8001856:	d1eb      	bne.n	8001830 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001858:	687b      	ldr	r3, [r7, #4]
 800185a:	681b      	ldr	r3, [r3, #0]
 800185c:	f003 0302 	and.w	r3, r3, #2
 8001860:	2b00      	cmp	r3, #0
 8001862:	d023      	beq.n	80018ac <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f003 0304 	and.w	r3, r3, #4
 800186c:	2b00      	cmp	r3, #0
 800186e:	d005      	beq.n	800187c <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001870:	4b43      	ldr	r3, [pc, #268]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 8001872:	689b      	ldr	r3, [r3, #8]
 8001874:	4a42      	ldr	r2, [pc, #264]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 8001876:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 800187a:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800187c:	687b      	ldr	r3, [r7, #4]
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	f003 0308 	and.w	r3, r3, #8
 8001884:	2b00      	cmp	r3, #0
 8001886:	d007      	beq.n	8001898 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001888:	4b3d      	ldr	r3, [pc, #244]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 800188a:	689b      	ldr	r3, [r3, #8]
 800188c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8001890:	4a3b      	ldr	r2, [pc, #236]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 8001892:	f443 63e0 	orr.w	r3, r3, #1792	; 0x700
 8001896:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001898:	4b39      	ldr	r3, [pc, #228]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 800189a:	689b      	ldr	r3, [r3, #8]
 800189c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018a0:	687b      	ldr	r3, [r7, #4]
 80018a2:	689b      	ldr	r3, [r3, #8]
 80018a4:	4936      	ldr	r1, [pc, #216]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 80018a6:	4313      	orrs	r3, r2
 80018a8:	608b      	str	r3, [r1, #8]
 80018aa:	e008      	b.n	80018be <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80018ac:	697b      	ldr	r3, [r7, #20]
 80018ae:	2b80      	cmp	r3, #128	; 0x80
 80018b0:	d105      	bne.n	80018be <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80018b2:	4b33      	ldr	r3, [pc, #204]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 80018b4:	689b      	ldr	r3, [r3, #8]
 80018b6:	4a32      	ldr	r2, [pc, #200]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 80018b8:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80018bc:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80018be:	4b2f      	ldr	r3, [pc, #188]	; (800197c <HAL_RCC_ClockConfig+0x260>)
 80018c0:	681b      	ldr	r3, [r3, #0]
 80018c2:	f003 030f 	and.w	r3, r3, #15
 80018c6:	683a      	ldr	r2, [r7, #0]
 80018c8:	429a      	cmp	r2, r3
 80018ca:	d21d      	bcs.n	8001908 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018cc:	4b2b      	ldr	r3, [pc, #172]	; (800197c <HAL_RCC_ClockConfig+0x260>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	f023 020f 	bic.w	r2, r3, #15
 80018d4:	4929      	ldr	r1, [pc, #164]	; (800197c <HAL_RCC_ClockConfig+0x260>)
 80018d6:	683b      	ldr	r3, [r7, #0]
 80018d8:	4313      	orrs	r3, r2
 80018da:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80018dc:	f7ff fa46 	bl	8000d6c <HAL_GetTick>
 80018e0:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018e2:	e00a      	b.n	80018fa <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80018e4:	f7ff fa42 	bl	8000d6c <HAL_GetTick>
 80018e8:	4602      	mov	r2, r0
 80018ea:	68fb      	ldr	r3, [r7, #12]
 80018ec:	1ad3      	subs	r3, r2, r3
 80018ee:	f241 3288 	movw	r2, #5000	; 0x1388
 80018f2:	4293      	cmp	r3, r2
 80018f4:	d901      	bls.n	80018fa <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80018f6:	2303      	movs	r3, #3
 80018f8:	e03b      	b.n	8001972 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80018fa:	4b20      	ldr	r3, [pc, #128]	; (800197c <HAL_RCC_ClockConfig+0x260>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	683a      	ldr	r2, [r7, #0]
 8001904:	429a      	cmp	r2, r3
 8001906:	d1ed      	bne.n	80018e4 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	681b      	ldr	r3, [r3, #0]
 800190c:	f003 0304 	and.w	r3, r3, #4
 8001910:	2b00      	cmp	r3, #0
 8001912:	d008      	beq.n	8001926 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001914:	4b1a      	ldr	r3, [pc, #104]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 8001916:	689b      	ldr	r3, [r3, #8]
 8001918:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800191c:	687b      	ldr	r3, [r7, #4]
 800191e:	68db      	ldr	r3, [r3, #12]
 8001920:	4917      	ldr	r1, [pc, #92]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 8001922:	4313      	orrs	r3, r2
 8001924:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	681b      	ldr	r3, [r3, #0]
 800192a:	f003 0308 	and.w	r3, r3, #8
 800192e:	2b00      	cmp	r3, #0
 8001930:	d009      	beq.n	8001946 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001932:	4b13      	ldr	r3, [pc, #76]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 8001934:	689b      	ldr	r3, [r3, #8]
 8001936:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	691b      	ldr	r3, [r3, #16]
 800193e:	00db      	lsls	r3, r3, #3
 8001940:	490f      	ldr	r1, [pc, #60]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 8001942:	4313      	orrs	r3, r2
 8001944:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001946:	f000 f825 	bl	8001994 <HAL_RCC_GetSysClockFreq>
 800194a:	4601      	mov	r1, r0
 800194c:	4b0c      	ldr	r3, [pc, #48]	; (8001980 <HAL_RCC_ClockConfig+0x264>)
 800194e:	689b      	ldr	r3, [r3, #8]
 8001950:	091b      	lsrs	r3, r3, #4
 8001952:	f003 030f 	and.w	r3, r3, #15
 8001956:	4a0c      	ldr	r2, [pc, #48]	; (8001988 <HAL_RCC_ClockConfig+0x26c>)
 8001958:	5cd3      	ldrb	r3, [r2, r3]
 800195a:	f003 031f 	and.w	r3, r3, #31
 800195e:	fa21 f303 	lsr.w	r3, r1, r3
 8001962:	4a0a      	ldr	r2, [pc, #40]	; (800198c <HAL_RCC_ClockConfig+0x270>)
 8001964:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001966:	4b0a      	ldr	r3, [pc, #40]	; (8001990 <HAL_RCC_ClockConfig+0x274>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	4618      	mov	r0, r3
 800196c:	f7ff f9b2 	bl	8000cd4 <HAL_InitTick>
 8001970:	4603      	mov	r3, r0
}
 8001972:	4618      	mov	r0, r3
 8001974:	3718      	adds	r7, #24
 8001976:	46bd      	mov	sp, r7
 8001978:	bd80      	pop	{r7, pc}
 800197a:	bf00      	nop
 800197c:	40022000 	.word	0x40022000
 8001980:	40021000 	.word	0x40021000
 8001984:	04c4b400 	.word	0x04c4b400
 8001988:	080037ec 	.word	0x080037ec
 800198c:	20000010 	.word	0x20000010
 8001990:	20000014 	.word	0x20000014

08001994 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001994:	b480      	push	{r7}
 8001996:	b087      	sub	sp, #28
 8001998:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800199a:	4b2c      	ldr	r3, [pc, #176]	; (8001a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 800199c:	689b      	ldr	r3, [r3, #8]
 800199e:	f003 030c 	and.w	r3, r3, #12
 80019a2:	2b04      	cmp	r3, #4
 80019a4:	d102      	bne.n	80019ac <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 80019a6:	4b2a      	ldr	r3, [pc, #168]	; (8001a50 <HAL_RCC_GetSysClockFreq+0xbc>)
 80019a8:	613b      	str	r3, [r7, #16]
 80019aa:	e047      	b.n	8001a3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 80019ac:	4b27      	ldr	r3, [pc, #156]	; (8001a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 80019ae:	689b      	ldr	r3, [r3, #8]
 80019b0:	f003 030c 	and.w	r3, r3, #12
 80019b4:	2b08      	cmp	r3, #8
 80019b6:	d102      	bne.n	80019be <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 80019b8:	4b26      	ldr	r3, [pc, #152]	; (8001a54 <HAL_RCC_GetSysClockFreq+0xc0>)
 80019ba:	613b      	str	r3, [r7, #16]
 80019bc:	e03e      	b.n	8001a3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 80019be:	4b23      	ldr	r3, [pc, #140]	; (8001a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 80019c0:	689b      	ldr	r3, [r3, #8]
 80019c2:	f003 030c 	and.w	r3, r3, #12
 80019c6:	2b0c      	cmp	r3, #12
 80019c8:	d136      	bne.n	8001a38 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 80019ca:	4b20      	ldr	r3, [pc, #128]	; (8001a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 80019cc:	68db      	ldr	r3, [r3, #12]
 80019ce:	f003 0303 	and.w	r3, r3, #3
 80019d2:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80019d4:	4b1d      	ldr	r3, [pc, #116]	; (8001a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 80019d6:	68db      	ldr	r3, [r3, #12]
 80019d8:	091b      	lsrs	r3, r3, #4
 80019da:	f003 030f 	and.w	r3, r3, #15
 80019de:	3301      	adds	r3, #1
 80019e0:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 80019e2:	68fb      	ldr	r3, [r7, #12]
 80019e4:	2b03      	cmp	r3, #3
 80019e6:	d10c      	bne.n	8001a02 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80019e8:	4a1a      	ldr	r2, [pc, #104]	; (8001a54 <HAL_RCC_GetSysClockFreq+0xc0>)
 80019ea:	68bb      	ldr	r3, [r7, #8]
 80019ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80019f0:	4a16      	ldr	r2, [pc, #88]	; (8001a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 80019f2:	68d2      	ldr	r2, [r2, #12]
 80019f4:	0a12      	lsrs	r2, r2, #8
 80019f6:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 80019fa:	fb02 f303 	mul.w	r3, r2, r3
 80019fe:	617b      	str	r3, [r7, #20]
      break;
 8001a00:	e00c      	b.n	8001a1c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a02:	4a13      	ldr	r2, [pc, #76]	; (8001a50 <HAL_RCC_GetSysClockFreq+0xbc>)
 8001a04:	68bb      	ldr	r3, [r7, #8]
 8001a06:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a0a:	4a10      	ldr	r2, [pc, #64]	; (8001a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a0c:	68d2      	ldr	r2, [r2, #12]
 8001a0e:	0a12      	lsrs	r2, r2, #8
 8001a10:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001a14:	fb02 f303 	mul.w	r3, r2, r3
 8001a18:	617b      	str	r3, [r7, #20]
      break;
 8001a1a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001a1c:	4b0b      	ldr	r3, [pc, #44]	; (8001a4c <HAL_RCC_GetSysClockFreq+0xb8>)
 8001a1e:	68db      	ldr	r3, [r3, #12]
 8001a20:	0e5b      	lsrs	r3, r3, #25
 8001a22:	f003 0303 	and.w	r3, r3, #3
 8001a26:	3301      	adds	r3, #1
 8001a28:	005b      	lsls	r3, r3, #1
 8001a2a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8001a2c:	697a      	ldr	r2, [r7, #20]
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a34:	613b      	str	r3, [r7, #16]
 8001a36:	e001      	b.n	8001a3c <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8001a38:	2300      	movs	r3, #0
 8001a3a:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8001a3c:	693b      	ldr	r3, [r7, #16]
}
 8001a3e:	4618      	mov	r0, r3
 8001a40:	371c      	adds	r7, #28
 8001a42:	46bd      	mov	sp, r7
 8001a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a48:	4770      	bx	lr
 8001a4a:	bf00      	nop
 8001a4c:	40021000 	.word	0x40021000
 8001a50:	00f42400 	.word	0x00f42400
 8001a54:	007a1200 	.word	0x007a1200

08001a58 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	b087      	sub	sp, #28
 8001a5c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8001a5e:	4b1e      	ldr	r3, [pc, #120]	; (8001ad8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a60:	68db      	ldr	r3, [r3, #12]
 8001a62:	f003 0303 	and.w	r3, r3, #3
 8001a66:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8001a68:	4b1b      	ldr	r3, [pc, #108]	; (8001ad8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a6a:	68db      	ldr	r3, [r3, #12]
 8001a6c:	091b      	lsrs	r3, r3, #4
 8001a6e:	f003 030f 	and.w	r3, r3, #15
 8001a72:	3301      	adds	r3, #1
 8001a74:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8001a76:	693b      	ldr	r3, [r7, #16]
 8001a78:	2b03      	cmp	r3, #3
 8001a7a:	d10c      	bne.n	8001a96 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a7c:	4a17      	ldr	r2, [pc, #92]	; (8001adc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8001a7e:	68fb      	ldr	r3, [r7, #12]
 8001a80:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a84:	4a14      	ldr	r2, [pc, #80]	; (8001ad8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001a86:	68d2      	ldr	r2, [r2, #12]
 8001a88:	0a12      	lsrs	r2, r2, #8
 8001a8a:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001a8e:	fb02 f303 	mul.w	r3, r2, r3
 8001a92:	617b      	str	r3, [r7, #20]
    break;
 8001a94:	e00c      	b.n	8001ab0 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8001a96:	4a12      	ldr	r2, [pc, #72]	; (8001ae0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8001a98:	68fb      	ldr	r3, [r7, #12]
 8001a9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8001a9e:	4a0e      	ldr	r2, [pc, #56]	; (8001ad8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001aa0:	68d2      	ldr	r2, [r2, #12]
 8001aa2:	0a12      	lsrs	r2, r2, #8
 8001aa4:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8001aa8:	fb02 f303 	mul.w	r3, r2, r3
 8001aac:	617b      	str	r3, [r7, #20]
    break;
 8001aae:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8001ab0:	4b09      	ldr	r3, [pc, #36]	; (8001ad8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	0e5b      	lsrs	r3, r3, #25
 8001ab6:	f003 0303 	and.w	r3, r3, #3
 8001aba:	3301      	adds	r3, #1
 8001abc:	005b      	lsls	r3, r3, #1
 8001abe:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8001ac0:	697a      	ldr	r2, [r7, #20]
 8001ac2:	68bb      	ldr	r3, [r7, #8]
 8001ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ac8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8001aca:	687b      	ldr	r3, [r7, #4]
}
 8001acc:	4618      	mov	r0, r3
 8001ace:	371c      	adds	r7, #28
 8001ad0:	46bd      	mov	sp, r7
 8001ad2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad6:	4770      	bx	lr
 8001ad8:	40021000 	.word	0x40021000
 8001adc:	007a1200 	.word	0x007a1200
 8001ae0:	00f42400 	.word	0x00f42400

08001ae4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ae4:	b580      	push	{r7, lr}
 8001ae6:	b082      	sub	sp, #8
 8001ae8:	af00      	add	r7, sp, #0
 8001aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d101      	bne.n	8001af6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001af2:	2301      	movs	r3, #1
 8001af4:	e049      	b.n	8001b8a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001af6:	687b      	ldr	r3, [r7, #4]
 8001af8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001afc:	b2db      	uxtb	r3, r3
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d106      	bne.n	8001b10 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	2200      	movs	r2, #0
 8001b06:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001b0a:	6878      	ldr	r0, [r7, #4]
 8001b0c:	f000 f841 	bl	8001b92 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001b10:	687b      	ldr	r3, [r7, #4]
 8001b12:	2202      	movs	r2, #2
 8001b14:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001b18:	687b      	ldr	r3, [r7, #4]
 8001b1a:	681a      	ldr	r2, [r3, #0]
 8001b1c:	687b      	ldr	r3, [r7, #4]
 8001b1e:	3304      	adds	r3, #4
 8001b20:	4619      	mov	r1, r3
 8001b22:	4610      	mov	r0, r2
 8001b24:	f000 fa1e 	bl	8001f64 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001b28:	687b      	ldr	r3, [r7, #4]
 8001b2a:	2201      	movs	r2, #1
 8001b2c:	f883 2048 	strb.w	r2, [r3, #72]	; 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	2201      	movs	r2, #1
 8001b34:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	2201      	movs	r2, #1
 8001b44:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	2201      	movs	r2, #1
 8001b4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
 8001b50:	687b      	ldr	r3, [r7, #4]
 8001b52:	2201      	movs	r2, #1
 8001b54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	2201      	movs	r2, #1
 8001b5c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2201      	movs	r2, #1
 8001b64:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2201      	movs	r2, #1
 8001b6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	2201      	movs	r2, #1
 8001b74:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46
 8001b78:	687b      	ldr	r3, [r7, #4]
 8001b7a:	2201      	movs	r2, #1
 8001b7c:	f883 2047 	strb.w	r2, [r3, #71]	; 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001b80:	687b      	ldr	r3, [r7, #4]
 8001b82:	2201      	movs	r2, #1
 8001b84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001b88:	2300      	movs	r3, #0
}
 8001b8a:	4618      	mov	r0, r3
 8001b8c:	3708      	adds	r7, #8
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	bd80      	pop	{r7, pc}

08001b92 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001b92:	b480      	push	{r7}
 8001b94:	b083      	sub	sp, #12
 8001b96:	af00      	add	r7, sp, #0
 8001b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001b9a:	bf00      	nop
 8001b9c:	370c      	adds	r7, #12
 8001b9e:	46bd      	mov	sp, r7
 8001ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ba4:	4770      	bx	lr
	...

08001ba8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	b085      	sub	sp, #20
 8001bac:	af00      	add	r7, sp, #0
 8001bae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001bb0:	687b      	ldr	r3, [r7, #4]
 8001bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bb6:	b2db      	uxtb	r3, r3
 8001bb8:	2b01      	cmp	r3, #1
 8001bba:	d001      	beq.n	8001bc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	e021      	b.n	8001c04 <HAL_TIM_Base_Start_IT+0x5c>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bc0:	687b      	ldr	r3, [r7, #4]
 8001bc2:	2202      	movs	r2, #2
 8001bc4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	681b      	ldr	r3, [r3, #0]
 8001bcc:	68da      	ldr	r2, [r3, #12]
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	681b      	ldr	r3, [r3, #0]
 8001bd2:	f042 0201 	orr.w	r2, r2, #1
 8001bd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	681b      	ldr	r3, [r3, #0]
 8001bdc:	689a      	ldr	r2, [r3, #8]
 8001bde:	4b0c      	ldr	r3, [pc, #48]	; (8001c10 <HAL_TIM_Base_Start_IT+0x68>)
 8001be0:	4013      	ands	r3, r2
 8001be2:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001be4:	68fb      	ldr	r3, [r7, #12]
 8001be6:	2b06      	cmp	r3, #6
 8001be8:	d00b      	beq.n	8001c02 <HAL_TIM_Base_Start_IT+0x5a>
 8001bea:	68fb      	ldr	r3, [r7, #12]
 8001bec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001bf0:	d007      	beq.n	8001c02 <HAL_TIM_Base_Start_IT+0x5a>
  {
    __HAL_TIM_ENABLE(htim);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	681b      	ldr	r3, [r3, #0]
 8001bf6:	681a      	ldr	r2, [r3, #0]
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	f042 0201 	orr.w	r2, r2, #1
 8001c00:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c02:	2300      	movs	r3, #0
}
 8001c04:	4618      	mov	r0, r3
 8001c06:	3714      	adds	r7, #20
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0e:	4770      	bx	lr
 8001c10:	00010007 	.word	0x00010007

08001c14 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c14:	b580      	push	{r7, lr}
 8001c16:	b082      	sub	sp, #8
 8001c18:	af00      	add	r7, sp, #0
 8001c1a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	681b      	ldr	r3, [r3, #0]
 8001c20:	691b      	ldr	r3, [r3, #16]
 8001c22:	f003 0302 	and.w	r3, r3, #2
 8001c26:	2b02      	cmp	r3, #2
 8001c28:	d122      	bne.n	8001c70 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c2a:	687b      	ldr	r3, [r7, #4]
 8001c2c:	681b      	ldr	r3, [r3, #0]
 8001c2e:	68db      	ldr	r3, [r3, #12]
 8001c30:	f003 0302 	and.w	r3, r3, #2
 8001c34:	2b02      	cmp	r3, #2
 8001c36:	d11b      	bne.n	8001c70 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	681b      	ldr	r3, [r3, #0]
 8001c3c:	f06f 0202 	mvn.w	r2, #2
 8001c40:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c42:	687b      	ldr	r3, [r7, #4]
 8001c44:	2201      	movs	r2, #1
 8001c46:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c48:	687b      	ldr	r3, [r7, #4]
 8001c4a:	681b      	ldr	r3, [r3, #0]
 8001c4c:	699b      	ldr	r3, [r3, #24]
 8001c4e:	f003 0303 	and.w	r3, r3, #3
 8001c52:	2b00      	cmp	r3, #0
 8001c54:	d003      	beq.n	8001c5e <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c56:	6878      	ldr	r0, [r7, #4]
 8001c58:	f000 f965 	bl	8001f26 <HAL_TIM_IC_CaptureCallback>
 8001c5c:	e005      	b.n	8001c6a <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c5e:	6878      	ldr	r0, [r7, #4]
 8001c60:	f000 f957 	bl	8001f12 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001c64:	6878      	ldr	r0, [r7, #4]
 8001c66:	f000 f968 	bl	8001f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001c6a:	687b      	ldr	r3, [r7, #4]
 8001c6c:	2200      	movs	r2, #0
 8001c6e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	681b      	ldr	r3, [r3, #0]
 8001c74:	691b      	ldr	r3, [r3, #16]
 8001c76:	f003 0304 	and.w	r3, r3, #4
 8001c7a:	2b04      	cmp	r3, #4
 8001c7c:	d122      	bne.n	8001cc4 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001c7e:	687b      	ldr	r3, [r7, #4]
 8001c80:	681b      	ldr	r3, [r3, #0]
 8001c82:	68db      	ldr	r3, [r3, #12]
 8001c84:	f003 0304 	and.w	r3, r3, #4
 8001c88:	2b04      	cmp	r3, #4
 8001c8a:	d11b      	bne.n	8001cc4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	681b      	ldr	r3, [r3, #0]
 8001c90:	f06f 0204 	mvn.w	r2, #4
 8001c94:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	2202      	movs	r2, #2
 8001c9a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001c9c:	687b      	ldr	r3, [r7, #4]
 8001c9e:	681b      	ldr	r3, [r3, #0]
 8001ca0:	699b      	ldr	r3, [r3, #24]
 8001ca2:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d003      	beq.n	8001cb2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f000 f93b 	bl	8001f26 <HAL_TIM_IC_CaptureCallback>
 8001cb0:	e005      	b.n	8001cbe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cb2:	6878      	ldr	r0, [r7, #4]
 8001cb4:	f000 f92d 	bl	8001f12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cb8:	6878      	ldr	r0, [r7, #4]
 8001cba:	f000 f93e 	bl	8001f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cbe:	687b      	ldr	r3, [r7, #4]
 8001cc0:	2200      	movs	r2, #0
 8001cc2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	681b      	ldr	r3, [r3, #0]
 8001cc8:	691b      	ldr	r3, [r3, #16]
 8001cca:	f003 0308 	and.w	r3, r3, #8
 8001cce:	2b08      	cmp	r3, #8
 8001cd0:	d122      	bne.n	8001d18 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001cd2:	687b      	ldr	r3, [r7, #4]
 8001cd4:	681b      	ldr	r3, [r3, #0]
 8001cd6:	68db      	ldr	r3, [r3, #12]
 8001cd8:	f003 0308 	and.w	r3, r3, #8
 8001cdc:	2b08      	cmp	r3, #8
 8001cde:	d11b      	bne.n	8001d18 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	681b      	ldr	r3, [r3, #0]
 8001ce4:	f06f 0208 	mvn.w	r2, #8
 8001ce8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001cea:	687b      	ldr	r3, [r7, #4]
 8001cec:	2204      	movs	r2, #4
 8001cee:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001cf0:	687b      	ldr	r3, [r7, #4]
 8001cf2:	681b      	ldr	r3, [r3, #0]
 8001cf4:	69db      	ldr	r3, [r3, #28]
 8001cf6:	f003 0303 	and.w	r3, r3, #3
 8001cfa:	2b00      	cmp	r3, #0
 8001cfc:	d003      	beq.n	8001d06 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001cfe:	6878      	ldr	r0, [r7, #4]
 8001d00:	f000 f911 	bl	8001f26 <HAL_TIM_IC_CaptureCallback>
 8001d04:	e005      	b.n	8001d12 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d06:	6878      	ldr	r0, [r7, #4]
 8001d08:	f000 f903 	bl	8001f12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d0c:	6878      	ldr	r0, [r7, #4]
 8001d0e:	f000 f914 	bl	8001f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d12:	687b      	ldr	r3, [r7, #4]
 8001d14:	2200      	movs	r2, #0
 8001d16:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	681b      	ldr	r3, [r3, #0]
 8001d1c:	691b      	ldr	r3, [r3, #16]
 8001d1e:	f003 0310 	and.w	r3, r3, #16
 8001d22:	2b10      	cmp	r3, #16
 8001d24:	d122      	bne.n	8001d6c <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d26:	687b      	ldr	r3, [r7, #4]
 8001d28:	681b      	ldr	r3, [r3, #0]
 8001d2a:	68db      	ldr	r3, [r3, #12]
 8001d2c:	f003 0310 	and.w	r3, r3, #16
 8001d30:	2b10      	cmp	r3, #16
 8001d32:	d11b      	bne.n	8001d6c <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	681b      	ldr	r3, [r3, #0]
 8001d38:	f06f 0210 	mvn.w	r2, #16
 8001d3c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	2208      	movs	r2, #8
 8001d42:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d44:	687b      	ldr	r3, [r7, #4]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	69db      	ldr	r3, [r3, #28]
 8001d4a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d4e:	2b00      	cmp	r3, #0
 8001d50:	d003      	beq.n	8001d5a <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d52:	6878      	ldr	r0, [r7, #4]
 8001d54:	f000 f8e7 	bl	8001f26 <HAL_TIM_IC_CaptureCallback>
 8001d58:	e005      	b.n	8001d66 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d5a:	6878      	ldr	r0, [r7, #4]
 8001d5c:	f000 f8d9 	bl	8001f12 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d60:	6878      	ldr	r0, [r7, #4]
 8001d62:	f000 f8ea 	bl	8001f3a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d66:	687b      	ldr	r3, [r7, #4]
 8001d68:	2200      	movs	r2, #0
 8001d6a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001d6c:	687b      	ldr	r3, [r7, #4]
 8001d6e:	681b      	ldr	r3, [r3, #0]
 8001d70:	691b      	ldr	r3, [r3, #16]
 8001d72:	f003 0301 	and.w	r3, r3, #1
 8001d76:	2b01      	cmp	r3, #1
 8001d78:	d10e      	bne.n	8001d98 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	68db      	ldr	r3, [r3, #12]
 8001d80:	f003 0301 	and.w	r3, r3, #1
 8001d84:	2b01      	cmp	r3, #1
 8001d86:	d107      	bne.n	8001d98 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	f06f 0201 	mvn.w	r2, #1
 8001d90:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001d92:	6878      	ldr	r0, [r7, #4]
 8001d94:	f7fe fe58 	bl	8000a48 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	691b      	ldr	r3, [r3, #16]
 8001d9e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001da2:	2b80      	cmp	r3, #128	; 0x80
 8001da4:	d10e      	bne.n	8001dc4 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	681b      	ldr	r3, [r3, #0]
 8001daa:	68db      	ldr	r3, [r3, #12]
 8001dac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001db0:	2b80      	cmp	r3, #128	; 0x80
 8001db2:	d107      	bne.n	8001dc4 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	681b      	ldr	r3, [r3, #0]
 8001db8:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001dbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001dbe:	6878      	ldr	r0, [r7, #4]
 8001dc0:	f000 f9ec 	bl	800219c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK2) != RESET)
 8001dc4:	687b      	ldr	r3, [r7, #4]
 8001dc6:	681b      	ldr	r3, [r3, #0]
 8001dc8:	691b      	ldr	r3, [r3, #16]
 8001dca:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001dce:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8001dd2:	d10e      	bne.n	8001df2 <HAL_TIM_IRQHandler+0x1de>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	68db      	ldr	r3, [r3, #12]
 8001dda:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dde:	2b80      	cmp	r3, #128	; 0x80
 8001de0:	d107      	bne.n	8001df2 <HAL_TIM_IRQHandler+0x1de>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8001de2:	687b      	ldr	r3, [r7, #4]
 8001de4:	681b      	ldr	r3, [r3, #0]
 8001de6:	f46f 7280 	mvn.w	r2, #256	; 0x100
 8001dea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f000 f9df 	bl	80021b0 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	691b      	ldr	r3, [r3, #16]
 8001df8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001dfc:	2b40      	cmp	r3, #64	; 0x40
 8001dfe:	d10e      	bne.n	8001e1e <HAL_TIM_IRQHandler+0x20a>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e00:	687b      	ldr	r3, [r7, #4]
 8001e02:	681b      	ldr	r3, [r3, #0]
 8001e04:	68db      	ldr	r3, [r3, #12]
 8001e06:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e0a:	2b40      	cmp	r3, #64	; 0x40
 8001e0c:	d107      	bne.n	8001e1e <HAL_TIM_IRQHandler+0x20a>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e16:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e18:	6878      	ldr	r0, [r7, #4]
 8001e1a:	f000 f898 	bl	8001f4e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	691b      	ldr	r3, [r3, #16]
 8001e24:	f003 0320 	and.w	r3, r3, #32
 8001e28:	2b20      	cmp	r3, #32
 8001e2a:	d10e      	bne.n	8001e4a <HAL_TIM_IRQHandler+0x236>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	f003 0320 	and.w	r3, r3, #32
 8001e36:	2b20      	cmp	r3, #32
 8001e38:	d107      	bne.n	8001e4a <HAL_TIM_IRQHandler+0x236>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	681b      	ldr	r3, [r3, #0]
 8001e3e:	f06f 0220 	mvn.w	r2, #32
 8001e42:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e44:	6878      	ldr	r0, [r7, #4]
 8001e46:	f000 f99f 	bl	8002188 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IDX) != RESET)
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	691b      	ldr	r3, [r3, #16]
 8001e50:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e54:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001e58:	d10f      	bne.n	8001e7a <HAL_TIM_IRQHandler+0x266>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IDX) != RESET)
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	68db      	ldr	r3, [r3, #12]
 8001e60:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e64:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8001e68:	d107      	bne.n	8001e7a <HAL_TIM_IRQHandler+0x266>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IDX);
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	681b      	ldr	r3, [r3, #0]
 8001e6e:	f46f 1280 	mvn.w	r2, #1048576	; 0x100000
 8001e72:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8001e74:	6878      	ldr	r0, [r7, #4]
 8001e76:	f000 f9a5 	bl	80021c4 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_DIR) != RESET)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	691b      	ldr	r3, [r3, #16]
 8001e80:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e84:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001e88:	d10f      	bne.n	8001eaa <HAL_TIM_IRQHandler+0x296>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_DIR) != RESET)
 8001e8a:	687b      	ldr	r3, [r7, #4]
 8001e8c:	681b      	ldr	r3, [r3, #0]
 8001e8e:	68db      	ldr	r3, [r3, #12]
 8001e90:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001e94:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 8001e98:	d107      	bne.n	8001eaa <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_DIR);
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	681b      	ldr	r3, [r3, #0]
 8001e9e:	f46f 1200 	mvn.w	r2, #2097152	; 0x200000
 8001ea2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8001ea4:	6878      	ldr	r0, [r7, #4]
 8001ea6:	f000 f997 	bl	80021d8 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_IERR) != RESET)
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	681b      	ldr	r3, [r3, #0]
 8001eae:	691b      	ldr	r3, [r3, #16]
 8001eb0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001eb4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001eb8:	d10f      	bne.n	8001eda <HAL_TIM_IRQHandler+0x2c6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_IERR) != RESET)
 8001eba:	687b      	ldr	r3, [r7, #4]
 8001ebc:	681b      	ldr	r3, [r3, #0]
 8001ebe:	68db      	ldr	r3, [r3, #12]
 8001ec0:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001ec4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8001ec8:	d107      	bne.n	8001eda <HAL_TIM_IRQHandler+0x2c6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_IERR);
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	681b      	ldr	r3, [r3, #0]
 8001ece:	f46f 0280 	mvn.w	r2, #4194304	; 0x400000
 8001ed2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8001ed4:	6878      	ldr	r0, [r7, #4]
 8001ed6:	f000 f989 	bl	80021ec <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TERR) != RESET)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	691b      	ldr	r3, [r3, #16]
 8001ee0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ee4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001ee8:	d10f      	bne.n	8001f0a <HAL_TIM_IRQHandler+0x2f6>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TERR) != RESET)
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	68db      	ldr	r3, [r3, #12]
 8001ef0:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001ef4:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 8001ef8:	d107      	bne.n	8001f0a <HAL_TIM_IRQHandler+0x2f6>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_TERR);
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	681b      	ldr	r3, [r3, #0]
 8001efe:	f46f 0200 	mvn.w	r2, #8388608	; 0x800000
 8001f02:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8001f04:	6878      	ldr	r0, [r7, #4]
 8001f06:	f000 f97b 	bl	8002200 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001f0a:	bf00      	nop
 8001f0c:	3708      	adds	r7, #8
 8001f0e:	46bd      	mov	sp, r7
 8001f10:	bd80      	pop	{r7, pc}

08001f12 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001f12:	b480      	push	{r7}
 8001f14:	b083      	sub	sp, #12
 8001f16:	af00      	add	r7, sp, #0
 8001f18:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001f1a:	bf00      	nop
 8001f1c:	370c      	adds	r7, #12
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f24:	4770      	bx	lr

08001f26 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001f26:	b480      	push	{r7}
 8001f28:	b083      	sub	sp, #12
 8001f2a:	af00      	add	r7, sp, #0
 8001f2c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001f2e:	bf00      	nop
 8001f30:	370c      	adds	r7, #12
 8001f32:	46bd      	mov	sp, r7
 8001f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f38:	4770      	bx	lr

08001f3a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001f3a:	b480      	push	{r7}
 8001f3c:	b083      	sub	sp, #12
 8001f3e:	af00      	add	r7, sp, #0
 8001f40:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001f42:	bf00      	nop
 8001f44:	370c      	adds	r7, #12
 8001f46:	46bd      	mov	sp, r7
 8001f48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f4c:	4770      	bx	lr

08001f4e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001f4e:	b480      	push	{r7}
 8001f50:	b083      	sub	sp, #12
 8001f52:	af00      	add	r7, sp, #0
 8001f54:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001f56:	bf00      	nop
 8001f58:	370c      	adds	r7, #12
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
	...

08001f64 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001f64:	b480      	push	{r7}
 8001f66:	b085      	sub	sp, #20
 8001f68:	af00      	add	r7, sp, #0
 8001f6a:	6078      	str	r0, [r7, #4]
 8001f6c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	681b      	ldr	r3, [r3, #0]
 8001f72:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	4a3c      	ldr	r2, [pc, #240]	; (8002068 <TIM_Base_SetConfig+0x104>)
 8001f78:	4293      	cmp	r3, r2
 8001f7a:	d00f      	beq.n	8001f9c <TIM_Base_SetConfig+0x38>
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f82:	d00b      	beq.n	8001f9c <TIM_Base_SetConfig+0x38>
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	4a39      	ldr	r2, [pc, #228]	; (800206c <TIM_Base_SetConfig+0x108>)
 8001f88:	4293      	cmp	r3, r2
 8001f8a:	d007      	beq.n	8001f9c <TIM_Base_SetConfig+0x38>
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	4a38      	ldr	r2, [pc, #224]	; (8002070 <TIM_Base_SetConfig+0x10c>)
 8001f90:	4293      	cmp	r3, r2
 8001f92:	d003      	beq.n	8001f9c <TIM_Base_SetConfig+0x38>
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	4a37      	ldr	r2, [pc, #220]	; (8002074 <TIM_Base_SetConfig+0x110>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d108      	bne.n	8001fae <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001f9c:	68fb      	ldr	r3, [r7, #12]
 8001f9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001fa2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001fa4:	683b      	ldr	r3, [r7, #0]
 8001fa6:	685b      	ldr	r3, [r3, #4]
 8001fa8:	68fa      	ldr	r2, [r7, #12]
 8001faa:	4313      	orrs	r3, r2
 8001fac:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001fae:	687b      	ldr	r3, [r7, #4]
 8001fb0:	4a2d      	ldr	r2, [pc, #180]	; (8002068 <TIM_Base_SetConfig+0x104>)
 8001fb2:	4293      	cmp	r3, r2
 8001fb4:	d01b      	beq.n	8001fee <TIM_Base_SetConfig+0x8a>
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001fbc:	d017      	beq.n	8001fee <TIM_Base_SetConfig+0x8a>
 8001fbe:	687b      	ldr	r3, [r7, #4]
 8001fc0:	4a2a      	ldr	r2, [pc, #168]	; (800206c <TIM_Base_SetConfig+0x108>)
 8001fc2:	4293      	cmp	r3, r2
 8001fc4:	d013      	beq.n	8001fee <TIM_Base_SetConfig+0x8a>
 8001fc6:	687b      	ldr	r3, [r7, #4]
 8001fc8:	4a29      	ldr	r2, [pc, #164]	; (8002070 <TIM_Base_SetConfig+0x10c>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d00f      	beq.n	8001fee <TIM_Base_SetConfig+0x8a>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	4a28      	ldr	r2, [pc, #160]	; (8002074 <TIM_Base_SetConfig+0x110>)
 8001fd2:	4293      	cmp	r3, r2
 8001fd4:	d00b      	beq.n	8001fee <TIM_Base_SetConfig+0x8a>
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	4a27      	ldr	r2, [pc, #156]	; (8002078 <TIM_Base_SetConfig+0x114>)
 8001fda:	4293      	cmp	r3, r2
 8001fdc:	d007      	beq.n	8001fee <TIM_Base_SetConfig+0x8a>
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	4a26      	ldr	r2, [pc, #152]	; (800207c <TIM_Base_SetConfig+0x118>)
 8001fe2:	4293      	cmp	r3, r2
 8001fe4:	d003      	beq.n	8001fee <TIM_Base_SetConfig+0x8a>
 8001fe6:	687b      	ldr	r3, [r7, #4]
 8001fe8:	4a25      	ldr	r2, [pc, #148]	; (8002080 <TIM_Base_SetConfig+0x11c>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d108      	bne.n	8002000 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001fee:	68fb      	ldr	r3, [r7, #12]
 8001ff0:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001ff4:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001ff6:	683b      	ldr	r3, [r7, #0]
 8001ff8:	68db      	ldr	r3, [r3, #12]
 8001ffa:	68fa      	ldr	r2, [r7, #12]
 8001ffc:	4313      	orrs	r3, r2
 8001ffe:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8002006:	683b      	ldr	r3, [r7, #0]
 8002008:	695b      	ldr	r3, [r3, #20]
 800200a:	4313      	orrs	r3, r2
 800200c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800200e:	687b      	ldr	r3, [r7, #4]
 8002010:	68fa      	ldr	r2, [r7, #12]
 8002012:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002014:	683b      	ldr	r3, [r7, #0]
 8002016:	689a      	ldr	r2, [r3, #8]
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800201c:	683b      	ldr	r3, [r7, #0]
 800201e:	681a      	ldr	r2, [r3, #0]
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	4a10      	ldr	r2, [pc, #64]	; (8002068 <TIM_Base_SetConfig+0x104>)
 8002028:	4293      	cmp	r3, r2
 800202a:	d00f      	beq.n	800204c <TIM_Base_SetConfig+0xe8>
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	4a11      	ldr	r2, [pc, #68]	; (8002074 <TIM_Base_SetConfig+0x110>)
 8002030:	4293      	cmp	r3, r2
 8002032:	d00b      	beq.n	800204c <TIM_Base_SetConfig+0xe8>
 8002034:	687b      	ldr	r3, [r7, #4]
 8002036:	4a10      	ldr	r2, [pc, #64]	; (8002078 <TIM_Base_SetConfig+0x114>)
 8002038:	4293      	cmp	r3, r2
 800203a:	d007      	beq.n	800204c <TIM_Base_SetConfig+0xe8>
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	4a0f      	ldr	r2, [pc, #60]	; (800207c <TIM_Base_SetConfig+0x118>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d003      	beq.n	800204c <TIM_Base_SetConfig+0xe8>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	4a0e      	ldr	r2, [pc, #56]	; (8002080 <TIM_Base_SetConfig+0x11c>)
 8002048:	4293      	cmp	r3, r2
 800204a:	d103      	bne.n	8002054 <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800204c:	683b      	ldr	r3, [r7, #0]
 800204e:	691a      	ldr	r2, [r3, #16]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	2201      	movs	r2, #1
 8002058:	615a      	str	r2, [r3, #20]
}
 800205a:	bf00      	nop
 800205c:	3714      	adds	r7, #20
 800205e:	46bd      	mov	sp, r7
 8002060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002064:	4770      	bx	lr
 8002066:	bf00      	nop
 8002068:	40012c00 	.word	0x40012c00
 800206c:	40000400 	.word	0x40000400
 8002070:	40000800 	.word	0x40000800
 8002074:	40013400 	.word	0x40013400
 8002078:	40014000 	.word	0x40014000
 800207c:	40014400 	.word	0x40014400
 8002080:	40014800 	.word	0x40014800

08002084 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8002084:	b480      	push	{r7}
 8002086:	b085      	sub	sp, #20
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
 800208c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002094:	2b01      	cmp	r3, #1
 8002096:	d101      	bne.n	800209c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8002098:	2302      	movs	r3, #2
 800209a:	e065      	b.n	8002168 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 800209c:	687b      	ldr	r3, [r7, #4]
 800209e:	2201      	movs	r2, #1
 80020a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80020a4:	687b      	ldr	r3, [r7, #4]
 80020a6:	2202      	movs	r2, #2
 80020a8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	685b      	ldr	r3, [r3, #4]
 80020b2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	681b      	ldr	r3, [r3, #0]
 80020b8:	689b      	ldr	r3, [r3, #8]
 80020ba:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a2c      	ldr	r2, [pc, #176]	; (8002174 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d004      	beq.n	80020d0 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	681b      	ldr	r3, [r3, #0]
 80020ca:	4a2b      	ldr	r2, [pc, #172]	; (8002178 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80020cc:	4293      	cmp	r3, r2
 80020ce:	d108      	bne.n	80020e2 <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80020d0:	68fb      	ldr	r3, [r7, #12]
 80020d2:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 80020d6:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	68fa      	ldr	r2, [r7, #12]
 80020de:	4313      	orrs	r3, r2
 80020e0:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 80020e8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80020ec:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80020ee:	683b      	ldr	r3, [r7, #0]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68fa      	ldr	r2, [r7, #12]
 80020f4:	4313      	orrs	r3, r2
 80020f6:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 80020f8:	687b      	ldr	r3, [r7, #4]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	68fa      	ldr	r2, [r7, #12]
 80020fe:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	4a1b      	ldr	r2, [pc, #108]	; (8002174 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8002106:	4293      	cmp	r3, r2
 8002108:	d018      	beq.n	800213c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800210a:	687b      	ldr	r3, [r7, #4]
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002112:	d013      	beq.n	800213c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	4a18      	ldr	r2, [pc, #96]	; (800217c <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 800211a:	4293      	cmp	r3, r2
 800211c:	d00e      	beq.n	800213c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	681b      	ldr	r3, [r3, #0]
 8002122:	4a17      	ldr	r2, [pc, #92]	; (8002180 <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8002124:	4293      	cmp	r3, r2
 8002126:	d009      	beq.n	800213c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002128:	687b      	ldr	r3, [r7, #4]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	4a12      	ldr	r2, [pc, #72]	; (8002178 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800212e:	4293      	cmp	r3, r2
 8002130:	d004      	beq.n	800213c <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	681b      	ldr	r3, [r3, #0]
 8002136:	4a13      	ldr	r2, [pc, #76]	; (8002184 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8002138:	4293      	cmp	r3, r2
 800213a:	d10c      	bne.n	8002156 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800213c:	68bb      	ldr	r3, [r7, #8]
 800213e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8002142:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8002144:	683b      	ldr	r3, [r7, #0]
 8002146:	689b      	ldr	r3, [r3, #8]
 8002148:	68ba      	ldr	r2, [r7, #8]
 800214a:	4313      	orrs	r3, r2
 800214c:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800214e:	687b      	ldr	r3, [r7, #4]
 8002150:	681b      	ldr	r3, [r3, #0]
 8002152:	68ba      	ldr	r2, [r7, #8]
 8002154:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8002156:	687b      	ldr	r3, [r7, #4]
 8002158:	2201      	movs	r2, #1
 800215a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800215e:	687b      	ldr	r3, [r7, #4]
 8002160:	2200      	movs	r2, #0
 8002162:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8002166:	2300      	movs	r3, #0
}
 8002168:	4618      	mov	r0, r3
 800216a:	3714      	adds	r7, #20
 800216c:	46bd      	mov	sp, r7
 800216e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002172:	4770      	bx	lr
 8002174:	40012c00 	.word	0x40012c00
 8002178:	40013400 	.word	0x40013400
 800217c:	40000400 	.word	0x40000400
 8002180:	40000800 	.word	0x40000800
 8002184:	40014000 	.word	0x40014000

08002188 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002188:	b480      	push	{r7}
 800218a:	b083      	sub	sp, #12
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002190:	bf00      	nop
 8002192:	370c      	adds	r7, #12
 8002194:	46bd      	mov	sp, r7
 8002196:	f85d 7b04 	ldr.w	r7, [sp], #4
 800219a:	4770      	bx	lr

0800219c <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800219c:	b480      	push	{r7}
 800219e:	b083      	sub	sp, #12
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80021a4:	bf00      	nop
 80021a6:	370c      	adds	r7, #12
 80021a8:	46bd      	mov	sp, r7
 80021aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ae:	4770      	bx	lr

080021b0 <HAL_TIMEx_Break2Callback>:
  * @brief  Hall Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80021b0:	b480      	push	{r7}
 80021b2:	b083      	sub	sp, #12
 80021b4:	af00      	add	r7, sp, #0
 80021b6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80021b8:	bf00      	nop
 80021ba:	370c      	adds	r7, #12
 80021bc:	46bd      	mov	sp, r7
 80021be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c2:	4770      	bx	lr

080021c4 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 80021c4:	b480      	push	{r7}
 80021c6:	b083      	sub	sp, #12
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 80021cc:	bf00      	nop
 80021ce:	370c      	adds	r7, #12
 80021d0:	46bd      	mov	sp, r7
 80021d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021d6:	4770      	bx	lr

080021d8 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 80021d8:	b480      	push	{r7}
 80021da:	b083      	sub	sp, #12
 80021dc:	af00      	add	r7, sp, #0
 80021de:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 80021e0:	bf00      	nop
 80021e2:	370c      	adds	r7, #12
 80021e4:	46bd      	mov	sp, r7
 80021e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ea:	4770      	bx	lr

080021ec <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 80021ec:	b480      	push	{r7}
 80021ee:	b083      	sub	sp, #12
 80021f0:	af00      	add	r7, sp, #0
 80021f2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 80021f4:	bf00      	nop
 80021f6:	370c      	adds	r7, #12
 80021f8:	46bd      	mov	sp, r7
 80021fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021fe:	4770      	bx	lr

08002200 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8002200:	b480      	push	{r7}
 8002202:	b083      	sub	sp, #12
 8002204:	af00      	add	r7, sp, #0
 8002206:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 8002208:	bf00      	nop
 800220a:	370c      	adds	r7, #12
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr

08002214 <__errno>:
 8002214:	4b01      	ldr	r3, [pc, #4]	; (800221c <__errno+0x8>)
 8002216:	6818      	ldr	r0, [r3, #0]
 8002218:	4770      	bx	lr
 800221a:	bf00      	nop
 800221c:	2000001c 	.word	0x2000001c

08002220 <__libc_init_array>:
 8002220:	b570      	push	{r4, r5, r6, lr}
 8002222:	4e0d      	ldr	r6, [pc, #52]	; (8002258 <__libc_init_array+0x38>)
 8002224:	4c0d      	ldr	r4, [pc, #52]	; (800225c <__libc_init_array+0x3c>)
 8002226:	1ba4      	subs	r4, r4, r6
 8002228:	10a4      	asrs	r4, r4, #2
 800222a:	2500      	movs	r5, #0
 800222c:	42a5      	cmp	r5, r4
 800222e:	d109      	bne.n	8002244 <__libc_init_array+0x24>
 8002230:	4e0b      	ldr	r6, [pc, #44]	; (8002260 <__libc_init_array+0x40>)
 8002232:	4c0c      	ldr	r4, [pc, #48]	; (8002264 <__libc_init_array+0x44>)
 8002234:	f001 fa10 	bl	8003658 <_init>
 8002238:	1ba4      	subs	r4, r4, r6
 800223a:	10a4      	asrs	r4, r4, #2
 800223c:	2500      	movs	r5, #0
 800223e:	42a5      	cmp	r5, r4
 8002240:	d105      	bne.n	800224e <__libc_init_array+0x2e>
 8002242:	bd70      	pop	{r4, r5, r6, pc}
 8002244:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002248:	4798      	blx	r3
 800224a:	3501      	adds	r5, #1
 800224c:	e7ee      	b.n	800222c <__libc_init_array+0xc>
 800224e:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 8002252:	4798      	blx	r3
 8002254:	3501      	adds	r5, #1
 8002256:	e7f2      	b.n	800223e <__libc_init_array+0x1e>
 8002258:	080038b0 	.word	0x080038b0
 800225c:	080038b0 	.word	0x080038b0
 8002260:	080038b0 	.word	0x080038b0
 8002264:	080038b4 	.word	0x080038b4

08002268 <memset>:
 8002268:	4402      	add	r2, r0
 800226a:	4603      	mov	r3, r0
 800226c:	4293      	cmp	r3, r2
 800226e:	d100      	bne.n	8002272 <memset+0xa>
 8002270:	4770      	bx	lr
 8002272:	f803 1b01 	strb.w	r1, [r3], #1
 8002276:	e7f9      	b.n	800226c <memset+0x4>

08002278 <iprintf>:
 8002278:	b40f      	push	{r0, r1, r2, r3}
 800227a:	4b0a      	ldr	r3, [pc, #40]	; (80022a4 <iprintf+0x2c>)
 800227c:	b513      	push	{r0, r1, r4, lr}
 800227e:	681c      	ldr	r4, [r3, #0]
 8002280:	b124      	cbz	r4, 800228c <iprintf+0x14>
 8002282:	69a3      	ldr	r3, [r4, #24]
 8002284:	b913      	cbnz	r3, 800228c <iprintf+0x14>
 8002286:	4620      	mov	r0, r4
 8002288:	f000 fa22 	bl	80026d0 <__sinit>
 800228c:	ab05      	add	r3, sp, #20
 800228e:	9a04      	ldr	r2, [sp, #16]
 8002290:	68a1      	ldr	r1, [r4, #8]
 8002292:	9301      	str	r3, [sp, #4]
 8002294:	4620      	mov	r0, r4
 8002296:	f000 fbdb 	bl	8002a50 <_vfiprintf_r>
 800229a:	b002      	add	sp, #8
 800229c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80022a0:	b004      	add	sp, #16
 80022a2:	4770      	bx	lr
 80022a4:	2000001c 	.word	0x2000001c

080022a8 <_puts_r>:
 80022a8:	b570      	push	{r4, r5, r6, lr}
 80022aa:	460e      	mov	r6, r1
 80022ac:	4605      	mov	r5, r0
 80022ae:	b118      	cbz	r0, 80022b8 <_puts_r+0x10>
 80022b0:	6983      	ldr	r3, [r0, #24]
 80022b2:	b90b      	cbnz	r3, 80022b8 <_puts_r+0x10>
 80022b4:	f000 fa0c 	bl	80026d0 <__sinit>
 80022b8:	69ab      	ldr	r3, [r5, #24]
 80022ba:	68ac      	ldr	r4, [r5, #8]
 80022bc:	b913      	cbnz	r3, 80022c4 <_puts_r+0x1c>
 80022be:	4628      	mov	r0, r5
 80022c0:	f000 fa06 	bl	80026d0 <__sinit>
 80022c4:	4b23      	ldr	r3, [pc, #140]	; (8002354 <_puts_r+0xac>)
 80022c6:	429c      	cmp	r4, r3
 80022c8:	d117      	bne.n	80022fa <_puts_r+0x52>
 80022ca:	686c      	ldr	r4, [r5, #4]
 80022cc:	89a3      	ldrh	r3, [r4, #12]
 80022ce:	071b      	lsls	r3, r3, #28
 80022d0:	d51d      	bpl.n	800230e <_puts_r+0x66>
 80022d2:	6923      	ldr	r3, [r4, #16]
 80022d4:	b1db      	cbz	r3, 800230e <_puts_r+0x66>
 80022d6:	3e01      	subs	r6, #1
 80022d8:	68a3      	ldr	r3, [r4, #8]
 80022da:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80022de:	3b01      	subs	r3, #1
 80022e0:	60a3      	str	r3, [r4, #8]
 80022e2:	b9e9      	cbnz	r1, 8002320 <_puts_r+0x78>
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	da2e      	bge.n	8002346 <_puts_r+0x9e>
 80022e8:	4622      	mov	r2, r4
 80022ea:	210a      	movs	r1, #10
 80022ec:	4628      	mov	r0, r5
 80022ee:	f000 f83f 	bl	8002370 <__swbuf_r>
 80022f2:	3001      	adds	r0, #1
 80022f4:	d011      	beq.n	800231a <_puts_r+0x72>
 80022f6:	200a      	movs	r0, #10
 80022f8:	e011      	b.n	800231e <_puts_r+0x76>
 80022fa:	4b17      	ldr	r3, [pc, #92]	; (8002358 <_puts_r+0xb0>)
 80022fc:	429c      	cmp	r4, r3
 80022fe:	d101      	bne.n	8002304 <_puts_r+0x5c>
 8002300:	68ac      	ldr	r4, [r5, #8]
 8002302:	e7e3      	b.n	80022cc <_puts_r+0x24>
 8002304:	4b15      	ldr	r3, [pc, #84]	; (800235c <_puts_r+0xb4>)
 8002306:	429c      	cmp	r4, r3
 8002308:	bf08      	it	eq
 800230a:	68ec      	ldreq	r4, [r5, #12]
 800230c:	e7de      	b.n	80022cc <_puts_r+0x24>
 800230e:	4621      	mov	r1, r4
 8002310:	4628      	mov	r0, r5
 8002312:	f000 f87f 	bl	8002414 <__swsetup_r>
 8002316:	2800      	cmp	r0, #0
 8002318:	d0dd      	beq.n	80022d6 <_puts_r+0x2e>
 800231a:	f04f 30ff 	mov.w	r0, #4294967295
 800231e:	bd70      	pop	{r4, r5, r6, pc}
 8002320:	2b00      	cmp	r3, #0
 8002322:	da04      	bge.n	800232e <_puts_r+0x86>
 8002324:	69a2      	ldr	r2, [r4, #24]
 8002326:	429a      	cmp	r2, r3
 8002328:	dc06      	bgt.n	8002338 <_puts_r+0x90>
 800232a:	290a      	cmp	r1, #10
 800232c:	d004      	beq.n	8002338 <_puts_r+0x90>
 800232e:	6823      	ldr	r3, [r4, #0]
 8002330:	1c5a      	adds	r2, r3, #1
 8002332:	6022      	str	r2, [r4, #0]
 8002334:	7019      	strb	r1, [r3, #0]
 8002336:	e7cf      	b.n	80022d8 <_puts_r+0x30>
 8002338:	4622      	mov	r2, r4
 800233a:	4628      	mov	r0, r5
 800233c:	f000 f818 	bl	8002370 <__swbuf_r>
 8002340:	3001      	adds	r0, #1
 8002342:	d1c9      	bne.n	80022d8 <_puts_r+0x30>
 8002344:	e7e9      	b.n	800231a <_puts_r+0x72>
 8002346:	6823      	ldr	r3, [r4, #0]
 8002348:	200a      	movs	r0, #10
 800234a:	1c5a      	adds	r2, r3, #1
 800234c:	6022      	str	r2, [r4, #0]
 800234e:	7018      	strb	r0, [r3, #0]
 8002350:	e7e5      	b.n	800231e <_puts_r+0x76>
 8002352:	bf00      	nop
 8002354:	08003820 	.word	0x08003820
 8002358:	08003840 	.word	0x08003840
 800235c:	08003800 	.word	0x08003800

08002360 <puts>:
 8002360:	4b02      	ldr	r3, [pc, #8]	; (800236c <puts+0xc>)
 8002362:	4601      	mov	r1, r0
 8002364:	6818      	ldr	r0, [r3, #0]
 8002366:	f7ff bf9f 	b.w	80022a8 <_puts_r>
 800236a:	bf00      	nop
 800236c:	2000001c 	.word	0x2000001c

08002370 <__swbuf_r>:
 8002370:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002372:	460e      	mov	r6, r1
 8002374:	4614      	mov	r4, r2
 8002376:	4605      	mov	r5, r0
 8002378:	b118      	cbz	r0, 8002382 <__swbuf_r+0x12>
 800237a:	6983      	ldr	r3, [r0, #24]
 800237c:	b90b      	cbnz	r3, 8002382 <__swbuf_r+0x12>
 800237e:	f000 f9a7 	bl	80026d0 <__sinit>
 8002382:	4b21      	ldr	r3, [pc, #132]	; (8002408 <__swbuf_r+0x98>)
 8002384:	429c      	cmp	r4, r3
 8002386:	d12a      	bne.n	80023de <__swbuf_r+0x6e>
 8002388:	686c      	ldr	r4, [r5, #4]
 800238a:	69a3      	ldr	r3, [r4, #24]
 800238c:	60a3      	str	r3, [r4, #8]
 800238e:	89a3      	ldrh	r3, [r4, #12]
 8002390:	071a      	lsls	r2, r3, #28
 8002392:	d52e      	bpl.n	80023f2 <__swbuf_r+0x82>
 8002394:	6923      	ldr	r3, [r4, #16]
 8002396:	b363      	cbz	r3, 80023f2 <__swbuf_r+0x82>
 8002398:	6923      	ldr	r3, [r4, #16]
 800239a:	6820      	ldr	r0, [r4, #0]
 800239c:	1ac0      	subs	r0, r0, r3
 800239e:	6963      	ldr	r3, [r4, #20]
 80023a0:	b2f6      	uxtb	r6, r6
 80023a2:	4283      	cmp	r3, r0
 80023a4:	4637      	mov	r7, r6
 80023a6:	dc04      	bgt.n	80023b2 <__swbuf_r+0x42>
 80023a8:	4621      	mov	r1, r4
 80023aa:	4628      	mov	r0, r5
 80023ac:	f000 f926 	bl	80025fc <_fflush_r>
 80023b0:	bb28      	cbnz	r0, 80023fe <__swbuf_r+0x8e>
 80023b2:	68a3      	ldr	r3, [r4, #8]
 80023b4:	3b01      	subs	r3, #1
 80023b6:	60a3      	str	r3, [r4, #8]
 80023b8:	6823      	ldr	r3, [r4, #0]
 80023ba:	1c5a      	adds	r2, r3, #1
 80023bc:	6022      	str	r2, [r4, #0]
 80023be:	701e      	strb	r6, [r3, #0]
 80023c0:	6963      	ldr	r3, [r4, #20]
 80023c2:	3001      	adds	r0, #1
 80023c4:	4283      	cmp	r3, r0
 80023c6:	d004      	beq.n	80023d2 <__swbuf_r+0x62>
 80023c8:	89a3      	ldrh	r3, [r4, #12]
 80023ca:	07db      	lsls	r3, r3, #31
 80023cc:	d519      	bpl.n	8002402 <__swbuf_r+0x92>
 80023ce:	2e0a      	cmp	r6, #10
 80023d0:	d117      	bne.n	8002402 <__swbuf_r+0x92>
 80023d2:	4621      	mov	r1, r4
 80023d4:	4628      	mov	r0, r5
 80023d6:	f000 f911 	bl	80025fc <_fflush_r>
 80023da:	b190      	cbz	r0, 8002402 <__swbuf_r+0x92>
 80023dc:	e00f      	b.n	80023fe <__swbuf_r+0x8e>
 80023de:	4b0b      	ldr	r3, [pc, #44]	; (800240c <__swbuf_r+0x9c>)
 80023e0:	429c      	cmp	r4, r3
 80023e2:	d101      	bne.n	80023e8 <__swbuf_r+0x78>
 80023e4:	68ac      	ldr	r4, [r5, #8]
 80023e6:	e7d0      	b.n	800238a <__swbuf_r+0x1a>
 80023e8:	4b09      	ldr	r3, [pc, #36]	; (8002410 <__swbuf_r+0xa0>)
 80023ea:	429c      	cmp	r4, r3
 80023ec:	bf08      	it	eq
 80023ee:	68ec      	ldreq	r4, [r5, #12]
 80023f0:	e7cb      	b.n	800238a <__swbuf_r+0x1a>
 80023f2:	4621      	mov	r1, r4
 80023f4:	4628      	mov	r0, r5
 80023f6:	f000 f80d 	bl	8002414 <__swsetup_r>
 80023fa:	2800      	cmp	r0, #0
 80023fc:	d0cc      	beq.n	8002398 <__swbuf_r+0x28>
 80023fe:	f04f 37ff 	mov.w	r7, #4294967295
 8002402:	4638      	mov	r0, r7
 8002404:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002406:	bf00      	nop
 8002408:	08003820 	.word	0x08003820
 800240c:	08003840 	.word	0x08003840
 8002410:	08003800 	.word	0x08003800

08002414 <__swsetup_r>:
 8002414:	4b32      	ldr	r3, [pc, #200]	; (80024e0 <__swsetup_r+0xcc>)
 8002416:	b570      	push	{r4, r5, r6, lr}
 8002418:	681d      	ldr	r5, [r3, #0]
 800241a:	4606      	mov	r6, r0
 800241c:	460c      	mov	r4, r1
 800241e:	b125      	cbz	r5, 800242a <__swsetup_r+0x16>
 8002420:	69ab      	ldr	r3, [r5, #24]
 8002422:	b913      	cbnz	r3, 800242a <__swsetup_r+0x16>
 8002424:	4628      	mov	r0, r5
 8002426:	f000 f953 	bl	80026d0 <__sinit>
 800242a:	4b2e      	ldr	r3, [pc, #184]	; (80024e4 <__swsetup_r+0xd0>)
 800242c:	429c      	cmp	r4, r3
 800242e:	d10f      	bne.n	8002450 <__swsetup_r+0x3c>
 8002430:	686c      	ldr	r4, [r5, #4]
 8002432:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002436:	b29a      	uxth	r2, r3
 8002438:	0715      	lsls	r5, r2, #28
 800243a:	d42c      	bmi.n	8002496 <__swsetup_r+0x82>
 800243c:	06d0      	lsls	r0, r2, #27
 800243e:	d411      	bmi.n	8002464 <__swsetup_r+0x50>
 8002440:	2209      	movs	r2, #9
 8002442:	6032      	str	r2, [r6, #0]
 8002444:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002448:	81a3      	strh	r3, [r4, #12]
 800244a:	f04f 30ff 	mov.w	r0, #4294967295
 800244e:	e03e      	b.n	80024ce <__swsetup_r+0xba>
 8002450:	4b25      	ldr	r3, [pc, #148]	; (80024e8 <__swsetup_r+0xd4>)
 8002452:	429c      	cmp	r4, r3
 8002454:	d101      	bne.n	800245a <__swsetup_r+0x46>
 8002456:	68ac      	ldr	r4, [r5, #8]
 8002458:	e7eb      	b.n	8002432 <__swsetup_r+0x1e>
 800245a:	4b24      	ldr	r3, [pc, #144]	; (80024ec <__swsetup_r+0xd8>)
 800245c:	429c      	cmp	r4, r3
 800245e:	bf08      	it	eq
 8002460:	68ec      	ldreq	r4, [r5, #12]
 8002462:	e7e6      	b.n	8002432 <__swsetup_r+0x1e>
 8002464:	0751      	lsls	r1, r2, #29
 8002466:	d512      	bpl.n	800248e <__swsetup_r+0x7a>
 8002468:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800246a:	b141      	cbz	r1, 800247e <__swsetup_r+0x6a>
 800246c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8002470:	4299      	cmp	r1, r3
 8002472:	d002      	beq.n	800247a <__swsetup_r+0x66>
 8002474:	4630      	mov	r0, r6
 8002476:	f000 fa19 	bl	80028ac <_free_r>
 800247a:	2300      	movs	r3, #0
 800247c:	6363      	str	r3, [r4, #52]	; 0x34
 800247e:	89a3      	ldrh	r3, [r4, #12]
 8002480:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8002484:	81a3      	strh	r3, [r4, #12]
 8002486:	2300      	movs	r3, #0
 8002488:	6063      	str	r3, [r4, #4]
 800248a:	6923      	ldr	r3, [r4, #16]
 800248c:	6023      	str	r3, [r4, #0]
 800248e:	89a3      	ldrh	r3, [r4, #12]
 8002490:	f043 0308 	orr.w	r3, r3, #8
 8002494:	81a3      	strh	r3, [r4, #12]
 8002496:	6923      	ldr	r3, [r4, #16]
 8002498:	b94b      	cbnz	r3, 80024ae <__swsetup_r+0x9a>
 800249a:	89a3      	ldrh	r3, [r4, #12]
 800249c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80024a0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80024a4:	d003      	beq.n	80024ae <__swsetup_r+0x9a>
 80024a6:	4621      	mov	r1, r4
 80024a8:	4630      	mov	r0, r6
 80024aa:	f000 f9bf 	bl	800282c <__smakebuf_r>
 80024ae:	89a2      	ldrh	r2, [r4, #12]
 80024b0:	f012 0301 	ands.w	r3, r2, #1
 80024b4:	d00c      	beq.n	80024d0 <__swsetup_r+0xbc>
 80024b6:	2300      	movs	r3, #0
 80024b8:	60a3      	str	r3, [r4, #8]
 80024ba:	6963      	ldr	r3, [r4, #20]
 80024bc:	425b      	negs	r3, r3
 80024be:	61a3      	str	r3, [r4, #24]
 80024c0:	6923      	ldr	r3, [r4, #16]
 80024c2:	b953      	cbnz	r3, 80024da <__swsetup_r+0xc6>
 80024c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80024c8:	f013 0080 	ands.w	r0, r3, #128	; 0x80
 80024cc:	d1ba      	bne.n	8002444 <__swsetup_r+0x30>
 80024ce:	bd70      	pop	{r4, r5, r6, pc}
 80024d0:	0792      	lsls	r2, r2, #30
 80024d2:	bf58      	it	pl
 80024d4:	6963      	ldrpl	r3, [r4, #20]
 80024d6:	60a3      	str	r3, [r4, #8]
 80024d8:	e7f2      	b.n	80024c0 <__swsetup_r+0xac>
 80024da:	2000      	movs	r0, #0
 80024dc:	e7f7      	b.n	80024ce <__swsetup_r+0xba>
 80024de:	bf00      	nop
 80024e0:	2000001c 	.word	0x2000001c
 80024e4:	08003820 	.word	0x08003820
 80024e8:	08003840 	.word	0x08003840
 80024ec:	08003800 	.word	0x08003800

080024f0 <__sflush_r>:
 80024f0:	898a      	ldrh	r2, [r1, #12]
 80024f2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80024f6:	4605      	mov	r5, r0
 80024f8:	0710      	lsls	r0, r2, #28
 80024fa:	460c      	mov	r4, r1
 80024fc:	d458      	bmi.n	80025b0 <__sflush_r+0xc0>
 80024fe:	684b      	ldr	r3, [r1, #4]
 8002500:	2b00      	cmp	r3, #0
 8002502:	dc05      	bgt.n	8002510 <__sflush_r+0x20>
 8002504:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8002506:	2b00      	cmp	r3, #0
 8002508:	dc02      	bgt.n	8002510 <__sflush_r+0x20>
 800250a:	2000      	movs	r0, #0
 800250c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8002510:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8002512:	2e00      	cmp	r6, #0
 8002514:	d0f9      	beq.n	800250a <__sflush_r+0x1a>
 8002516:	2300      	movs	r3, #0
 8002518:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800251c:	682f      	ldr	r7, [r5, #0]
 800251e:	6a21      	ldr	r1, [r4, #32]
 8002520:	602b      	str	r3, [r5, #0]
 8002522:	d032      	beq.n	800258a <__sflush_r+0x9a>
 8002524:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8002526:	89a3      	ldrh	r3, [r4, #12]
 8002528:	075a      	lsls	r2, r3, #29
 800252a:	d505      	bpl.n	8002538 <__sflush_r+0x48>
 800252c:	6863      	ldr	r3, [r4, #4]
 800252e:	1ac0      	subs	r0, r0, r3
 8002530:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8002532:	b10b      	cbz	r3, 8002538 <__sflush_r+0x48>
 8002534:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8002536:	1ac0      	subs	r0, r0, r3
 8002538:	2300      	movs	r3, #0
 800253a:	4602      	mov	r2, r0
 800253c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800253e:	6a21      	ldr	r1, [r4, #32]
 8002540:	4628      	mov	r0, r5
 8002542:	47b0      	blx	r6
 8002544:	1c43      	adds	r3, r0, #1
 8002546:	89a3      	ldrh	r3, [r4, #12]
 8002548:	d106      	bne.n	8002558 <__sflush_r+0x68>
 800254a:	6829      	ldr	r1, [r5, #0]
 800254c:	291d      	cmp	r1, #29
 800254e:	d848      	bhi.n	80025e2 <__sflush_r+0xf2>
 8002550:	4a29      	ldr	r2, [pc, #164]	; (80025f8 <__sflush_r+0x108>)
 8002552:	40ca      	lsrs	r2, r1
 8002554:	07d6      	lsls	r6, r2, #31
 8002556:	d544      	bpl.n	80025e2 <__sflush_r+0xf2>
 8002558:	2200      	movs	r2, #0
 800255a:	6062      	str	r2, [r4, #4]
 800255c:	04d9      	lsls	r1, r3, #19
 800255e:	6922      	ldr	r2, [r4, #16]
 8002560:	6022      	str	r2, [r4, #0]
 8002562:	d504      	bpl.n	800256e <__sflush_r+0x7e>
 8002564:	1c42      	adds	r2, r0, #1
 8002566:	d101      	bne.n	800256c <__sflush_r+0x7c>
 8002568:	682b      	ldr	r3, [r5, #0]
 800256a:	b903      	cbnz	r3, 800256e <__sflush_r+0x7e>
 800256c:	6560      	str	r0, [r4, #84]	; 0x54
 800256e:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8002570:	602f      	str	r7, [r5, #0]
 8002572:	2900      	cmp	r1, #0
 8002574:	d0c9      	beq.n	800250a <__sflush_r+0x1a>
 8002576:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800257a:	4299      	cmp	r1, r3
 800257c:	d002      	beq.n	8002584 <__sflush_r+0x94>
 800257e:	4628      	mov	r0, r5
 8002580:	f000 f994 	bl	80028ac <_free_r>
 8002584:	2000      	movs	r0, #0
 8002586:	6360      	str	r0, [r4, #52]	; 0x34
 8002588:	e7c0      	b.n	800250c <__sflush_r+0x1c>
 800258a:	2301      	movs	r3, #1
 800258c:	4628      	mov	r0, r5
 800258e:	47b0      	blx	r6
 8002590:	1c41      	adds	r1, r0, #1
 8002592:	d1c8      	bne.n	8002526 <__sflush_r+0x36>
 8002594:	682b      	ldr	r3, [r5, #0]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d0c5      	beq.n	8002526 <__sflush_r+0x36>
 800259a:	2b1d      	cmp	r3, #29
 800259c:	d001      	beq.n	80025a2 <__sflush_r+0xb2>
 800259e:	2b16      	cmp	r3, #22
 80025a0:	d101      	bne.n	80025a6 <__sflush_r+0xb6>
 80025a2:	602f      	str	r7, [r5, #0]
 80025a4:	e7b1      	b.n	800250a <__sflush_r+0x1a>
 80025a6:	89a3      	ldrh	r3, [r4, #12]
 80025a8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025ac:	81a3      	strh	r3, [r4, #12]
 80025ae:	e7ad      	b.n	800250c <__sflush_r+0x1c>
 80025b0:	690f      	ldr	r7, [r1, #16]
 80025b2:	2f00      	cmp	r7, #0
 80025b4:	d0a9      	beq.n	800250a <__sflush_r+0x1a>
 80025b6:	0793      	lsls	r3, r2, #30
 80025b8:	680e      	ldr	r6, [r1, #0]
 80025ba:	bf08      	it	eq
 80025bc:	694b      	ldreq	r3, [r1, #20]
 80025be:	600f      	str	r7, [r1, #0]
 80025c0:	bf18      	it	ne
 80025c2:	2300      	movne	r3, #0
 80025c4:	eba6 0807 	sub.w	r8, r6, r7
 80025c8:	608b      	str	r3, [r1, #8]
 80025ca:	f1b8 0f00 	cmp.w	r8, #0
 80025ce:	dd9c      	ble.n	800250a <__sflush_r+0x1a>
 80025d0:	4643      	mov	r3, r8
 80025d2:	463a      	mov	r2, r7
 80025d4:	6a21      	ldr	r1, [r4, #32]
 80025d6:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 80025d8:	4628      	mov	r0, r5
 80025da:	47b0      	blx	r6
 80025dc:	2800      	cmp	r0, #0
 80025de:	dc06      	bgt.n	80025ee <__sflush_r+0xfe>
 80025e0:	89a3      	ldrh	r3, [r4, #12]
 80025e2:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80025e6:	81a3      	strh	r3, [r4, #12]
 80025e8:	f04f 30ff 	mov.w	r0, #4294967295
 80025ec:	e78e      	b.n	800250c <__sflush_r+0x1c>
 80025ee:	4407      	add	r7, r0
 80025f0:	eba8 0800 	sub.w	r8, r8, r0
 80025f4:	e7e9      	b.n	80025ca <__sflush_r+0xda>
 80025f6:	bf00      	nop
 80025f8:	20400001 	.word	0x20400001

080025fc <_fflush_r>:
 80025fc:	b538      	push	{r3, r4, r5, lr}
 80025fe:	690b      	ldr	r3, [r1, #16]
 8002600:	4605      	mov	r5, r0
 8002602:	460c      	mov	r4, r1
 8002604:	b1db      	cbz	r3, 800263e <_fflush_r+0x42>
 8002606:	b118      	cbz	r0, 8002610 <_fflush_r+0x14>
 8002608:	6983      	ldr	r3, [r0, #24]
 800260a:	b90b      	cbnz	r3, 8002610 <_fflush_r+0x14>
 800260c:	f000 f860 	bl	80026d0 <__sinit>
 8002610:	4b0c      	ldr	r3, [pc, #48]	; (8002644 <_fflush_r+0x48>)
 8002612:	429c      	cmp	r4, r3
 8002614:	d109      	bne.n	800262a <_fflush_r+0x2e>
 8002616:	686c      	ldr	r4, [r5, #4]
 8002618:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800261c:	b17b      	cbz	r3, 800263e <_fflush_r+0x42>
 800261e:	4621      	mov	r1, r4
 8002620:	4628      	mov	r0, r5
 8002622:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8002626:	f7ff bf63 	b.w	80024f0 <__sflush_r>
 800262a:	4b07      	ldr	r3, [pc, #28]	; (8002648 <_fflush_r+0x4c>)
 800262c:	429c      	cmp	r4, r3
 800262e:	d101      	bne.n	8002634 <_fflush_r+0x38>
 8002630:	68ac      	ldr	r4, [r5, #8]
 8002632:	e7f1      	b.n	8002618 <_fflush_r+0x1c>
 8002634:	4b05      	ldr	r3, [pc, #20]	; (800264c <_fflush_r+0x50>)
 8002636:	429c      	cmp	r4, r3
 8002638:	bf08      	it	eq
 800263a:	68ec      	ldreq	r4, [r5, #12]
 800263c:	e7ec      	b.n	8002618 <_fflush_r+0x1c>
 800263e:	2000      	movs	r0, #0
 8002640:	bd38      	pop	{r3, r4, r5, pc}
 8002642:	bf00      	nop
 8002644:	08003820 	.word	0x08003820
 8002648:	08003840 	.word	0x08003840
 800264c:	08003800 	.word	0x08003800

08002650 <std>:
 8002650:	2300      	movs	r3, #0
 8002652:	b510      	push	{r4, lr}
 8002654:	4604      	mov	r4, r0
 8002656:	e9c0 3300 	strd	r3, r3, [r0]
 800265a:	6083      	str	r3, [r0, #8]
 800265c:	8181      	strh	r1, [r0, #12]
 800265e:	6643      	str	r3, [r0, #100]	; 0x64
 8002660:	81c2      	strh	r2, [r0, #14]
 8002662:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8002666:	6183      	str	r3, [r0, #24]
 8002668:	4619      	mov	r1, r3
 800266a:	2208      	movs	r2, #8
 800266c:	305c      	adds	r0, #92	; 0x5c
 800266e:	f7ff fdfb 	bl	8002268 <memset>
 8002672:	4b05      	ldr	r3, [pc, #20]	; (8002688 <std+0x38>)
 8002674:	6263      	str	r3, [r4, #36]	; 0x24
 8002676:	4b05      	ldr	r3, [pc, #20]	; (800268c <std+0x3c>)
 8002678:	62a3      	str	r3, [r4, #40]	; 0x28
 800267a:	4b05      	ldr	r3, [pc, #20]	; (8002690 <std+0x40>)
 800267c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800267e:	4b05      	ldr	r3, [pc, #20]	; (8002694 <std+0x44>)
 8002680:	6224      	str	r4, [r4, #32]
 8002682:	6323      	str	r3, [r4, #48]	; 0x30
 8002684:	bd10      	pop	{r4, pc}
 8002686:	bf00      	nop
 8002688:	08002fad 	.word	0x08002fad
 800268c:	08002fcf 	.word	0x08002fcf
 8002690:	08003007 	.word	0x08003007
 8002694:	0800302b 	.word	0x0800302b

08002698 <_cleanup_r>:
 8002698:	4901      	ldr	r1, [pc, #4]	; (80026a0 <_cleanup_r+0x8>)
 800269a:	f000 b885 	b.w	80027a8 <_fwalk_reent>
 800269e:	bf00      	nop
 80026a0:	080025fd 	.word	0x080025fd

080026a4 <__sfmoreglue>:
 80026a4:	b570      	push	{r4, r5, r6, lr}
 80026a6:	1e4a      	subs	r2, r1, #1
 80026a8:	2568      	movs	r5, #104	; 0x68
 80026aa:	4355      	muls	r5, r2
 80026ac:	460e      	mov	r6, r1
 80026ae:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80026b2:	f000 f949 	bl	8002948 <_malloc_r>
 80026b6:	4604      	mov	r4, r0
 80026b8:	b140      	cbz	r0, 80026cc <__sfmoreglue+0x28>
 80026ba:	2100      	movs	r1, #0
 80026bc:	e9c0 1600 	strd	r1, r6, [r0]
 80026c0:	300c      	adds	r0, #12
 80026c2:	60a0      	str	r0, [r4, #8]
 80026c4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80026c8:	f7ff fdce 	bl	8002268 <memset>
 80026cc:	4620      	mov	r0, r4
 80026ce:	bd70      	pop	{r4, r5, r6, pc}

080026d0 <__sinit>:
 80026d0:	6983      	ldr	r3, [r0, #24]
 80026d2:	b510      	push	{r4, lr}
 80026d4:	4604      	mov	r4, r0
 80026d6:	bb33      	cbnz	r3, 8002726 <__sinit+0x56>
 80026d8:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
 80026dc:	6503      	str	r3, [r0, #80]	; 0x50
 80026de:	4b12      	ldr	r3, [pc, #72]	; (8002728 <__sinit+0x58>)
 80026e0:	4a12      	ldr	r2, [pc, #72]	; (800272c <__sinit+0x5c>)
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	6282      	str	r2, [r0, #40]	; 0x28
 80026e6:	4298      	cmp	r0, r3
 80026e8:	bf04      	itt	eq
 80026ea:	2301      	moveq	r3, #1
 80026ec:	6183      	streq	r3, [r0, #24]
 80026ee:	f000 f81f 	bl	8002730 <__sfp>
 80026f2:	6060      	str	r0, [r4, #4]
 80026f4:	4620      	mov	r0, r4
 80026f6:	f000 f81b 	bl	8002730 <__sfp>
 80026fa:	60a0      	str	r0, [r4, #8]
 80026fc:	4620      	mov	r0, r4
 80026fe:	f000 f817 	bl	8002730 <__sfp>
 8002702:	2200      	movs	r2, #0
 8002704:	60e0      	str	r0, [r4, #12]
 8002706:	2104      	movs	r1, #4
 8002708:	6860      	ldr	r0, [r4, #4]
 800270a:	f7ff ffa1 	bl	8002650 <std>
 800270e:	2201      	movs	r2, #1
 8002710:	2109      	movs	r1, #9
 8002712:	68a0      	ldr	r0, [r4, #8]
 8002714:	f7ff ff9c 	bl	8002650 <std>
 8002718:	2202      	movs	r2, #2
 800271a:	2112      	movs	r1, #18
 800271c:	68e0      	ldr	r0, [r4, #12]
 800271e:	f7ff ff97 	bl	8002650 <std>
 8002722:	2301      	movs	r3, #1
 8002724:	61a3      	str	r3, [r4, #24]
 8002726:	bd10      	pop	{r4, pc}
 8002728:	080037fc 	.word	0x080037fc
 800272c:	08002699 	.word	0x08002699

08002730 <__sfp>:
 8002730:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002732:	4b1b      	ldr	r3, [pc, #108]	; (80027a0 <__sfp+0x70>)
 8002734:	681e      	ldr	r6, [r3, #0]
 8002736:	69b3      	ldr	r3, [r6, #24]
 8002738:	4607      	mov	r7, r0
 800273a:	b913      	cbnz	r3, 8002742 <__sfp+0x12>
 800273c:	4630      	mov	r0, r6
 800273e:	f7ff ffc7 	bl	80026d0 <__sinit>
 8002742:	3648      	adds	r6, #72	; 0x48
 8002744:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8002748:	3b01      	subs	r3, #1
 800274a:	d503      	bpl.n	8002754 <__sfp+0x24>
 800274c:	6833      	ldr	r3, [r6, #0]
 800274e:	b133      	cbz	r3, 800275e <__sfp+0x2e>
 8002750:	6836      	ldr	r6, [r6, #0]
 8002752:	e7f7      	b.n	8002744 <__sfp+0x14>
 8002754:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8002758:	b16d      	cbz	r5, 8002776 <__sfp+0x46>
 800275a:	3468      	adds	r4, #104	; 0x68
 800275c:	e7f4      	b.n	8002748 <__sfp+0x18>
 800275e:	2104      	movs	r1, #4
 8002760:	4638      	mov	r0, r7
 8002762:	f7ff ff9f 	bl	80026a4 <__sfmoreglue>
 8002766:	6030      	str	r0, [r6, #0]
 8002768:	2800      	cmp	r0, #0
 800276a:	d1f1      	bne.n	8002750 <__sfp+0x20>
 800276c:	230c      	movs	r3, #12
 800276e:	603b      	str	r3, [r7, #0]
 8002770:	4604      	mov	r4, r0
 8002772:	4620      	mov	r0, r4
 8002774:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8002776:	4b0b      	ldr	r3, [pc, #44]	; (80027a4 <__sfp+0x74>)
 8002778:	6665      	str	r5, [r4, #100]	; 0x64
 800277a:	e9c4 5500 	strd	r5, r5, [r4]
 800277e:	60a5      	str	r5, [r4, #8]
 8002780:	e9c4 3503 	strd	r3, r5, [r4, #12]
 8002784:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8002788:	2208      	movs	r2, #8
 800278a:	4629      	mov	r1, r5
 800278c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8002790:	f7ff fd6a 	bl	8002268 <memset>
 8002794:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8002798:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800279c:	e7e9      	b.n	8002772 <__sfp+0x42>
 800279e:	bf00      	nop
 80027a0:	080037fc 	.word	0x080037fc
 80027a4:	ffff0001 	.word	0xffff0001

080027a8 <_fwalk_reent>:
 80027a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80027ac:	4680      	mov	r8, r0
 80027ae:	4689      	mov	r9, r1
 80027b0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80027b4:	2600      	movs	r6, #0
 80027b6:	b914      	cbnz	r4, 80027be <_fwalk_reent+0x16>
 80027b8:	4630      	mov	r0, r6
 80027ba:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80027be:	e9d4 7501 	ldrd	r7, r5, [r4, #4]
 80027c2:	3f01      	subs	r7, #1
 80027c4:	d501      	bpl.n	80027ca <_fwalk_reent+0x22>
 80027c6:	6824      	ldr	r4, [r4, #0]
 80027c8:	e7f5      	b.n	80027b6 <_fwalk_reent+0xe>
 80027ca:	89ab      	ldrh	r3, [r5, #12]
 80027cc:	2b01      	cmp	r3, #1
 80027ce:	d907      	bls.n	80027e0 <_fwalk_reent+0x38>
 80027d0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80027d4:	3301      	adds	r3, #1
 80027d6:	d003      	beq.n	80027e0 <_fwalk_reent+0x38>
 80027d8:	4629      	mov	r1, r5
 80027da:	4640      	mov	r0, r8
 80027dc:	47c8      	blx	r9
 80027de:	4306      	orrs	r6, r0
 80027e0:	3568      	adds	r5, #104	; 0x68
 80027e2:	e7ee      	b.n	80027c2 <_fwalk_reent+0x1a>

080027e4 <__swhatbuf_r>:
 80027e4:	b570      	push	{r4, r5, r6, lr}
 80027e6:	460e      	mov	r6, r1
 80027e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80027ec:	2900      	cmp	r1, #0
 80027ee:	b096      	sub	sp, #88	; 0x58
 80027f0:	4614      	mov	r4, r2
 80027f2:	461d      	mov	r5, r3
 80027f4:	da07      	bge.n	8002806 <__swhatbuf_r+0x22>
 80027f6:	2300      	movs	r3, #0
 80027f8:	602b      	str	r3, [r5, #0]
 80027fa:	89b3      	ldrh	r3, [r6, #12]
 80027fc:	061a      	lsls	r2, r3, #24
 80027fe:	d410      	bmi.n	8002822 <__swhatbuf_r+0x3e>
 8002800:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8002804:	e00e      	b.n	8002824 <__swhatbuf_r+0x40>
 8002806:	466a      	mov	r2, sp
 8002808:	f000 fc36 	bl	8003078 <_fstat_r>
 800280c:	2800      	cmp	r0, #0
 800280e:	dbf2      	blt.n	80027f6 <__swhatbuf_r+0x12>
 8002810:	9a01      	ldr	r2, [sp, #4]
 8002812:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8002816:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800281a:	425a      	negs	r2, r3
 800281c:	415a      	adcs	r2, r3
 800281e:	602a      	str	r2, [r5, #0]
 8002820:	e7ee      	b.n	8002800 <__swhatbuf_r+0x1c>
 8002822:	2340      	movs	r3, #64	; 0x40
 8002824:	2000      	movs	r0, #0
 8002826:	6023      	str	r3, [r4, #0]
 8002828:	b016      	add	sp, #88	; 0x58
 800282a:	bd70      	pop	{r4, r5, r6, pc}

0800282c <__smakebuf_r>:
 800282c:	898b      	ldrh	r3, [r1, #12]
 800282e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8002830:	079d      	lsls	r5, r3, #30
 8002832:	4606      	mov	r6, r0
 8002834:	460c      	mov	r4, r1
 8002836:	d507      	bpl.n	8002848 <__smakebuf_r+0x1c>
 8002838:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800283c:	6023      	str	r3, [r4, #0]
 800283e:	6123      	str	r3, [r4, #16]
 8002840:	2301      	movs	r3, #1
 8002842:	6163      	str	r3, [r4, #20]
 8002844:	b002      	add	sp, #8
 8002846:	bd70      	pop	{r4, r5, r6, pc}
 8002848:	ab01      	add	r3, sp, #4
 800284a:	466a      	mov	r2, sp
 800284c:	f7ff ffca 	bl	80027e4 <__swhatbuf_r>
 8002850:	9900      	ldr	r1, [sp, #0]
 8002852:	4605      	mov	r5, r0
 8002854:	4630      	mov	r0, r6
 8002856:	f000 f877 	bl	8002948 <_malloc_r>
 800285a:	b948      	cbnz	r0, 8002870 <__smakebuf_r+0x44>
 800285c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8002860:	059a      	lsls	r2, r3, #22
 8002862:	d4ef      	bmi.n	8002844 <__smakebuf_r+0x18>
 8002864:	f023 0303 	bic.w	r3, r3, #3
 8002868:	f043 0302 	orr.w	r3, r3, #2
 800286c:	81a3      	strh	r3, [r4, #12]
 800286e:	e7e3      	b.n	8002838 <__smakebuf_r+0xc>
 8002870:	4b0d      	ldr	r3, [pc, #52]	; (80028a8 <__smakebuf_r+0x7c>)
 8002872:	62b3      	str	r3, [r6, #40]	; 0x28
 8002874:	89a3      	ldrh	r3, [r4, #12]
 8002876:	6020      	str	r0, [r4, #0]
 8002878:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800287c:	81a3      	strh	r3, [r4, #12]
 800287e:	9b00      	ldr	r3, [sp, #0]
 8002880:	6163      	str	r3, [r4, #20]
 8002882:	9b01      	ldr	r3, [sp, #4]
 8002884:	6120      	str	r0, [r4, #16]
 8002886:	b15b      	cbz	r3, 80028a0 <__smakebuf_r+0x74>
 8002888:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800288c:	4630      	mov	r0, r6
 800288e:	f000 fc05 	bl	800309c <_isatty_r>
 8002892:	b128      	cbz	r0, 80028a0 <__smakebuf_r+0x74>
 8002894:	89a3      	ldrh	r3, [r4, #12]
 8002896:	f023 0303 	bic.w	r3, r3, #3
 800289a:	f043 0301 	orr.w	r3, r3, #1
 800289e:	81a3      	strh	r3, [r4, #12]
 80028a0:	89a3      	ldrh	r3, [r4, #12]
 80028a2:	431d      	orrs	r5, r3
 80028a4:	81a5      	strh	r5, [r4, #12]
 80028a6:	e7cd      	b.n	8002844 <__smakebuf_r+0x18>
 80028a8:	08002699 	.word	0x08002699

080028ac <_free_r>:
 80028ac:	b538      	push	{r3, r4, r5, lr}
 80028ae:	4605      	mov	r5, r0
 80028b0:	2900      	cmp	r1, #0
 80028b2:	d045      	beq.n	8002940 <_free_r+0x94>
 80028b4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80028b8:	1f0c      	subs	r4, r1, #4
 80028ba:	2b00      	cmp	r3, #0
 80028bc:	bfb8      	it	lt
 80028be:	18e4      	addlt	r4, r4, r3
 80028c0:	f000 fc0e 	bl	80030e0 <__malloc_lock>
 80028c4:	4a1f      	ldr	r2, [pc, #124]	; (8002944 <_free_r+0x98>)
 80028c6:	6813      	ldr	r3, [r2, #0]
 80028c8:	4610      	mov	r0, r2
 80028ca:	b933      	cbnz	r3, 80028da <_free_r+0x2e>
 80028cc:	6063      	str	r3, [r4, #4]
 80028ce:	6014      	str	r4, [r2, #0]
 80028d0:	4628      	mov	r0, r5
 80028d2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80028d6:	f000 bc04 	b.w	80030e2 <__malloc_unlock>
 80028da:	42a3      	cmp	r3, r4
 80028dc:	d90c      	bls.n	80028f8 <_free_r+0x4c>
 80028de:	6821      	ldr	r1, [r4, #0]
 80028e0:	1862      	adds	r2, r4, r1
 80028e2:	4293      	cmp	r3, r2
 80028e4:	bf04      	itt	eq
 80028e6:	681a      	ldreq	r2, [r3, #0]
 80028e8:	685b      	ldreq	r3, [r3, #4]
 80028ea:	6063      	str	r3, [r4, #4]
 80028ec:	bf04      	itt	eq
 80028ee:	1852      	addeq	r2, r2, r1
 80028f0:	6022      	streq	r2, [r4, #0]
 80028f2:	6004      	str	r4, [r0, #0]
 80028f4:	e7ec      	b.n	80028d0 <_free_r+0x24>
 80028f6:	4613      	mov	r3, r2
 80028f8:	685a      	ldr	r2, [r3, #4]
 80028fa:	b10a      	cbz	r2, 8002900 <_free_r+0x54>
 80028fc:	42a2      	cmp	r2, r4
 80028fe:	d9fa      	bls.n	80028f6 <_free_r+0x4a>
 8002900:	6819      	ldr	r1, [r3, #0]
 8002902:	1858      	adds	r0, r3, r1
 8002904:	42a0      	cmp	r0, r4
 8002906:	d10b      	bne.n	8002920 <_free_r+0x74>
 8002908:	6820      	ldr	r0, [r4, #0]
 800290a:	4401      	add	r1, r0
 800290c:	1858      	adds	r0, r3, r1
 800290e:	4282      	cmp	r2, r0
 8002910:	6019      	str	r1, [r3, #0]
 8002912:	d1dd      	bne.n	80028d0 <_free_r+0x24>
 8002914:	6810      	ldr	r0, [r2, #0]
 8002916:	6852      	ldr	r2, [r2, #4]
 8002918:	605a      	str	r2, [r3, #4]
 800291a:	4401      	add	r1, r0
 800291c:	6019      	str	r1, [r3, #0]
 800291e:	e7d7      	b.n	80028d0 <_free_r+0x24>
 8002920:	d902      	bls.n	8002928 <_free_r+0x7c>
 8002922:	230c      	movs	r3, #12
 8002924:	602b      	str	r3, [r5, #0]
 8002926:	e7d3      	b.n	80028d0 <_free_r+0x24>
 8002928:	6820      	ldr	r0, [r4, #0]
 800292a:	1821      	adds	r1, r4, r0
 800292c:	428a      	cmp	r2, r1
 800292e:	bf04      	itt	eq
 8002930:	6811      	ldreq	r1, [r2, #0]
 8002932:	6852      	ldreq	r2, [r2, #4]
 8002934:	6062      	str	r2, [r4, #4]
 8002936:	bf04      	itt	eq
 8002938:	1809      	addeq	r1, r1, r0
 800293a:	6021      	streq	r1, [r4, #0]
 800293c:	605c      	str	r4, [r3, #4]
 800293e:	e7c7      	b.n	80028d0 <_free_r+0x24>
 8002940:	bd38      	pop	{r3, r4, r5, pc}
 8002942:	bf00      	nop
 8002944:	200000bc 	.word	0x200000bc

08002948 <_malloc_r>:
 8002948:	b570      	push	{r4, r5, r6, lr}
 800294a:	1ccd      	adds	r5, r1, #3
 800294c:	f025 0503 	bic.w	r5, r5, #3
 8002950:	3508      	adds	r5, #8
 8002952:	2d0c      	cmp	r5, #12
 8002954:	bf38      	it	cc
 8002956:	250c      	movcc	r5, #12
 8002958:	2d00      	cmp	r5, #0
 800295a:	4606      	mov	r6, r0
 800295c:	db01      	blt.n	8002962 <_malloc_r+0x1a>
 800295e:	42a9      	cmp	r1, r5
 8002960:	d903      	bls.n	800296a <_malloc_r+0x22>
 8002962:	230c      	movs	r3, #12
 8002964:	6033      	str	r3, [r6, #0]
 8002966:	2000      	movs	r0, #0
 8002968:	bd70      	pop	{r4, r5, r6, pc}
 800296a:	f000 fbb9 	bl	80030e0 <__malloc_lock>
 800296e:	4a21      	ldr	r2, [pc, #132]	; (80029f4 <_malloc_r+0xac>)
 8002970:	6814      	ldr	r4, [r2, #0]
 8002972:	4621      	mov	r1, r4
 8002974:	b991      	cbnz	r1, 800299c <_malloc_r+0x54>
 8002976:	4c20      	ldr	r4, [pc, #128]	; (80029f8 <_malloc_r+0xb0>)
 8002978:	6823      	ldr	r3, [r4, #0]
 800297a:	b91b      	cbnz	r3, 8002984 <_malloc_r+0x3c>
 800297c:	4630      	mov	r0, r6
 800297e:	f000 fb05 	bl	8002f8c <_sbrk_r>
 8002982:	6020      	str	r0, [r4, #0]
 8002984:	4629      	mov	r1, r5
 8002986:	4630      	mov	r0, r6
 8002988:	f000 fb00 	bl	8002f8c <_sbrk_r>
 800298c:	1c43      	adds	r3, r0, #1
 800298e:	d124      	bne.n	80029da <_malloc_r+0x92>
 8002990:	230c      	movs	r3, #12
 8002992:	6033      	str	r3, [r6, #0]
 8002994:	4630      	mov	r0, r6
 8002996:	f000 fba4 	bl	80030e2 <__malloc_unlock>
 800299a:	e7e4      	b.n	8002966 <_malloc_r+0x1e>
 800299c:	680b      	ldr	r3, [r1, #0]
 800299e:	1b5b      	subs	r3, r3, r5
 80029a0:	d418      	bmi.n	80029d4 <_malloc_r+0x8c>
 80029a2:	2b0b      	cmp	r3, #11
 80029a4:	d90f      	bls.n	80029c6 <_malloc_r+0x7e>
 80029a6:	600b      	str	r3, [r1, #0]
 80029a8:	50cd      	str	r5, [r1, r3]
 80029aa:	18cc      	adds	r4, r1, r3
 80029ac:	4630      	mov	r0, r6
 80029ae:	f000 fb98 	bl	80030e2 <__malloc_unlock>
 80029b2:	f104 000b 	add.w	r0, r4, #11
 80029b6:	1d23      	adds	r3, r4, #4
 80029b8:	f020 0007 	bic.w	r0, r0, #7
 80029bc:	1ac3      	subs	r3, r0, r3
 80029be:	d0d3      	beq.n	8002968 <_malloc_r+0x20>
 80029c0:	425a      	negs	r2, r3
 80029c2:	50e2      	str	r2, [r4, r3]
 80029c4:	e7d0      	b.n	8002968 <_malloc_r+0x20>
 80029c6:	428c      	cmp	r4, r1
 80029c8:	684b      	ldr	r3, [r1, #4]
 80029ca:	bf16      	itet	ne
 80029cc:	6063      	strne	r3, [r4, #4]
 80029ce:	6013      	streq	r3, [r2, #0]
 80029d0:	460c      	movne	r4, r1
 80029d2:	e7eb      	b.n	80029ac <_malloc_r+0x64>
 80029d4:	460c      	mov	r4, r1
 80029d6:	6849      	ldr	r1, [r1, #4]
 80029d8:	e7cc      	b.n	8002974 <_malloc_r+0x2c>
 80029da:	1cc4      	adds	r4, r0, #3
 80029dc:	f024 0403 	bic.w	r4, r4, #3
 80029e0:	42a0      	cmp	r0, r4
 80029e2:	d005      	beq.n	80029f0 <_malloc_r+0xa8>
 80029e4:	1a21      	subs	r1, r4, r0
 80029e6:	4630      	mov	r0, r6
 80029e8:	f000 fad0 	bl	8002f8c <_sbrk_r>
 80029ec:	3001      	adds	r0, #1
 80029ee:	d0cf      	beq.n	8002990 <_malloc_r+0x48>
 80029f0:	6025      	str	r5, [r4, #0]
 80029f2:	e7db      	b.n	80029ac <_malloc_r+0x64>
 80029f4:	200000bc 	.word	0x200000bc
 80029f8:	200000c0 	.word	0x200000c0

080029fc <__sfputc_r>:
 80029fc:	6893      	ldr	r3, [r2, #8]
 80029fe:	3b01      	subs	r3, #1
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	b410      	push	{r4}
 8002a04:	6093      	str	r3, [r2, #8]
 8002a06:	da08      	bge.n	8002a1a <__sfputc_r+0x1e>
 8002a08:	6994      	ldr	r4, [r2, #24]
 8002a0a:	42a3      	cmp	r3, r4
 8002a0c:	db01      	blt.n	8002a12 <__sfputc_r+0x16>
 8002a0e:	290a      	cmp	r1, #10
 8002a10:	d103      	bne.n	8002a1a <__sfputc_r+0x1e>
 8002a12:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a16:	f7ff bcab 	b.w	8002370 <__swbuf_r>
 8002a1a:	6813      	ldr	r3, [r2, #0]
 8002a1c:	1c58      	adds	r0, r3, #1
 8002a1e:	6010      	str	r0, [r2, #0]
 8002a20:	7019      	strb	r1, [r3, #0]
 8002a22:	4608      	mov	r0, r1
 8002a24:	f85d 4b04 	ldr.w	r4, [sp], #4
 8002a28:	4770      	bx	lr

08002a2a <__sfputs_r>:
 8002a2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002a2c:	4606      	mov	r6, r0
 8002a2e:	460f      	mov	r7, r1
 8002a30:	4614      	mov	r4, r2
 8002a32:	18d5      	adds	r5, r2, r3
 8002a34:	42ac      	cmp	r4, r5
 8002a36:	d101      	bne.n	8002a3c <__sfputs_r+0x12>
 8002a38:	2000      	movs	r0, #0
 8002a3a:	e007      	b.n	8002a4c <__sfputs_r+0x22>
 8002a3c:	463a      	mov	r2, r7
 8002a3e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002a42:	4630      	mov	r0, r6
 8002a44:	f7ff ffda 	bl	80029fc <__sfputc_r>
 8002a48:	1c43      	adds	r3, r0, #1
 8002a4a:	d1f3      	bne.n	8002a34 <__sfputs_r+0xa>
 8002a4c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08002a50 <_vfiprintf_r>:
 8002a50:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a54:	460c      	mov	r4, r1
 8002a56:	b09d      	sub	sp, #116	; 0x74
 8002a58:	4617      	mov	r7, r2
 8002a5a:	461d      	mov	r5, r3
 8002a5c:	4606      	mov	r6, r0
 8002a5e:	b118      	cbz	r0, 8002a68 <_vfiprintf_r+0x18>
 8002a60:	6983      	ldr	r3, [r0, #24]
 8002a62:	b90b      	cbnz	r3, 8002a68 <_vfiprintf_r+0x18>
 8002a64:	f7ff fe34 	bl	80026d0 <__sinit>
 8002a68:	4b7c      	ldr	r3, [pc, #496]	; (8002c5c <_vfiprintf_r+0x20c>)
 8002a6a:	429c      	cmp	r4, r3
 8002a6c:	d158      	bne.n	8002b20 <_vfiprintf_r+0xd0>
 8002a6e:	6874      	ldr	r4, [r6, #4]
 8002a70:	89a3      	ldrh	r3, [r4, #12]
 8002a72:	0718      	lsls	r0, r3, #28
 8002a74:	d55e      	bpl.n	8002b34 <_vfiprintf_r+0xe4>
 8002a76:	6923      	ldr	r3, [r4, #16]
 8002a78:	2b00      	cmp	r3, #0
 8002a7a:	d05b      	beq.n	8002b34 <_vfiprintf_r+0xe4>
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	9309      	str	r3, [sp, #36]	; 0x24
 8002a80:	2320      	movs	r3, #32
 8002a82:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8002a86:	2330      	movs	r3, #48	; 0x30
 8002a88:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8002a8c:	9503      	str	r5, [sp, #12]
 8002a8e:	f04f 0b01 	mov.w	fp, #1
 8002a92:	46b8      	mov	r8, r7
 8002a94:	4645      	mov	r5, r8
 8002a96:	f815 3b01 	ldrb.w	r3, [r5], #1
 8002a9a:	b10b      	cbz	r3, 8002aa0 <_vfiprintf_r+0x50>
 8002a9c:	2b25      	cmp	r3, #37	; 0x25
 8002a9e:	d154      	bne.n	8002b4a <_vfiprintf_r+0xfa>
 8002aa0:	ebb8 0a07 	subs.w	sl, r8, r7
 8002aa4:	d00b      	beq.n	8002abe <_vfiprintf_r+0x6e>
 8002aa6:	4653      	mov	r3, sl
 8002aa8:	463a      	mov	r2, r7
 8002aaa:	4621      	mov	r1, r4
 8002aac:	4630      	mov	r0, r6
 8002aae:	f7ff ffbc 	bl	8002a2a <__sfputs_r>
 8002ab2:	3001      	adds	r0, #1
 8002ab4:	f000 80c2 	beq.w	8002c3c <_vfiprintf_r+0x1ec>
 8002ab8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002aba:	4453      	add	r3, sl
 8002abc:	9309      	str	r3, [sp, #36]	; 0x24
 8002abe:	f898 3000 	ldrb.w	r3, [r8]
 8002ac2:	2b00      	cmp	r3, #0
 8002ac4:	f000 80ba 	beq.w	8002c3c <_vfiprintf_r+0x1ec>
 8002ac8:	2300      	movs	r3, #0
 8002aca:	f04f 32ff 	mov.w	r2, #4294967295
 8002ace:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002ad2:	9304      	str	r3, [sp, #16]
 8002ad4:	9307      	str	r3, [sp, #28]
 8002ad6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8002ada:	931a      	str	r3, [sp, #104]	; 0x68
 8002adc:	46a8      	mov	r8, r5
 8002ade:	2205      	movs	r2, #5
 8002ae0:	f818 1b01 	ldrb.w	r1, [r8], #1
 8002ae4:	485e      	ldr	r0, [pc, #376]	; (8002c60 <_vfiprintf_r+0x210>)
 8002ae6:	f7fd fb9b 	bl	8000220 <memchr>
 8002aea:	9b04      	ldr	r3, [sp, #16]
 8002aec:	bb78      	cbnz	r0, 8002b4e <_vfiprintf_r+0xfe>
 8002aee:	06d9      	lsls	r1, r3, #27
 8002af0:	bf44      	itt	mi
 8002af2:	2220      	movmi	r2, #32
 8002af4:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002af8:	071a      	lsls	r2, r3, #28
 8002afa:	bf44      	itt	mi
 8002afc:	222b      	movmi	r2, #43	; 0x2b
 8002afe:	f88d 2053 	strbmi.w	r2, [sp, #83]	; 0x53
 8002b02:	782a      	ldrb	r2, [r5, #0]
 8002b04:	2a2a      	cmp	r2, #42	; 0x2a
 8002b06:	d02a      	beq.n	8002b5e <_vfiprintf_r+0x10e>
 8002b08:	9a07      	ldr	r2, [sp, #28]
 8002b0a:	46a8      	mov	r8, r5
 8002b0c:	2000      	movs	r0, #0
 8002b0e:	250a      	movs	r5, #10
 8002b10:	4641      	mov	r1, r8
 8002b12:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002b16:	3b30      	subs	r3, #48	; 0x30
 8002b18:	2b09      	cmp	r3, #9
 8002b1a:	d969      	bls.n	8002bf0 <_vfiprintf_r+0x1a0>
 8002b1c:	b360      	cbz	r0, 8002b78 <_vfiprintf_r+0x128>
 8002b1e:	e024      	b.n	8002b6a <_vfiprintf_r+0x11a>
 8002b20:	4b50      	ldr	r3, [pc, #320]	; (8002c64 <_vfiprintf_r+0x214>)
 8002b22:	429c      	cmp	r4, r3
 8002b24:	d101      	bne.n	8002b2a <_vfiprintf_r+0xda>
 8002b26:	68b4      	ldr	r4, [r6, #8]
 8002b28:	e7a2      	b.n	8002a70 <_vfiprintf_r+0x20>
 8002b2a:	4b4f      	ldr	r3, [pc, #316]	; (8002c68 <_vfiprintf_r+0x218>)
 8002b2c:	429c      	cmp	r4, r3
 8002b2e:	bf08      	it	eq
 8002b30:	68f4      	ldreq	r4, [r6, #12]
 8002b32:	e79d      	b.n	8002a70 <_vfiprintf_r+0x20>
 8002b34:	4621      	mov	r1, r4
 8002b36:	4630      	mov	r0, r6
 8002b38:	f7ff fc6c 	bl	8002414 <__swsetup_r>
 8002b3c:	2800      	cmp	r0, #0
 8002b3e:	d09d      	beq.n	8002a7c <_vfiprintf_r+0x2c>
 8002b40:	f04f 30ff 	mov.w	r0, #4294967295
 8002b44:	b01d      	add	sp, #116	; 0x74
 8002b46:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b4a:	46a8      	mov	r8, r5
 8002b4c:	e7a2      	b.n	8002a94 <_vfiprintf_r+0x44>
 8002b4e:	4a44      	ldr	r2, [pc, #272]	; (8002c60 <_vfiprintf_r+0x210>)
 8002b50:	1a80      	subs	r0, r0, r2
 8002b52:	fa0b f000 	lsl.w	r0, fp, r0
 8002b56:	4318      	orrs	r0, r3
 8002b58:	9004      	str	r0, [sp, #16]
 8002b5a:	4645      	mov	r5, r8
 8002b5c:	e7be      	b.n	8002adc <_vfiprintf_r+0x8c>
 8002b5e:	9a03      	ldr	r2, [sp, #12]
 8002b60:	1d11      	adds	r1, r2, #4
 8002b62:	6812      	ldr	r2, [r2, #0]
 8002b64:	9103      	str	r1, [sp, #12]
 8002b66:	2a00      	cmp	r2, #0
 8002b68:	db01      	blt.n	8002b6e <_vfiprintf_r+0x11e>
 8002b6a:	9207      	str	r2, [sp, #28]
 8002b6c:	e004      	b.n	8002b78 <_vfiprintf_r+0x128>
 8002b6e:	4252      	negs	r2, r2
 8002b70:	f043 0302 	orr.w	r3, r3, #2
 8002b74:	9207      	str	r2, [sp, #28]
 8002b76:	9304      	str	r3, [sp, #16]
 8002b78:	f898 3000 	ldrb.w	r3, [r8]
 8002b7c:	2b2e      	cmp	r3, #46	; 0x2e
 8002b7e:	d10e      	bne.n	8002b9e <_vfiprintf_r+0x14e>
 8002b80:	f898 3001 	ldrb.w	r3, [r8, #1]
 8002b84:	2b2a      	cmp	r3, #42	; 0x2a
 8002b86:	d138      	bne.n	8002bfa <_vfiprintf_r+0x1aa>
 8002b88:	9b03      	ldr	r3, [sp, #12]
 8002b8a:	1d1a      	adds	r2, r3, #4
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	9203      	str	r2, [sp, #12]
 8002b90:	2b00      	cmp	r3, #0
 8002b92:	bfb8      	it	lt
 8002b94:	f04f 33ff 	movlt.w	r3, #4294967295
 8002b98:	f108 0802 	add.w	r8, r8, #2
 8002b9c:	9305      	str	r3, [sp, #20]
 8002b9e:	4d33      	ldr	r5, [pc, #204]	; (8002c6c <_vfiprintf_r+0x21c>)
 8002ba0:	f898 1000 	ldrb.w	r1, [r8]
 8002ba4:	2203      	movs	r2, #3
 8002ba6:	4628      	mov	r0, r5
 8002ba8:	f7fd fb3a 	bl	8000220 <memchr>
 8002bac:	b140      	cbz	r0, 8002bc0 <_vfiprintf_r+0x170>
 8002bae:	2340      	movs	r3, #64	; 0x40
 8002bb0:	1b40      	subs	r0, r0, r5
 8002bb2:	fa03 f000 	lsl.w	r0, r3, r0
 8002bb6:	9b04      	ldr	r3, [sp, #16]
 8002bb8:	4303      	orrs	r3, r0
 8002bba:	f108 0801 	add.w	r8, r8, #1
 8002bbe:	9304      	str	r3, [sp, #16]
 8002bc0:	f898 1000 	ldrb.w	r1, [r8]
 8002bc4:	482a      	ldr	r0, [pc, #168]	; (8002c70 <_vfiprintf_r+0x220>)
 8002bc6:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8002bca:	2206      	movs	r2, #6
 8002bcc:	f108 0701 	add.w	r7, r8, #1
 8002bd0:	f7fd fb26 	bl	8000220 <memchr>
 8002bd4:	2800      	cmp	r0, #0
 8002bd6:	d037      	beq.n	8002c48 <_vfiprintf_r+0x1f8>
 8002bd8:	4b26      	ldr	r3, [pc, #152]	; (8002c74 <_vfiprintf_r+0x224>)
 8002bda:	bb1b      	cbnz	r3, 8002c24 <_vfiprintf_r+0x1d4>
 8002bdc:	9b03      	ldr	r3, [sp, #12]
 8002bde:	3307      	adds	r3, #7
 8002be0:	f023 0307 	bic.w	r3, r3, #7
 8002be4:	3308      	adds	r3, #8
 8002be6:	9303      	str	r3, [sp, #12]
 8002be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8002bea:	444b      	add	r3, r9
 8002bec:	9309      	str	r3, [sp, #36]	; 0x24
 8002bee:	e750      	b.n	8002a92 <_vfiprintf_r+0x42>
 8002bf0:	fb05 3202 	mla	r2, r5, r2, r3
 8002bf4:	2001      	movs	r0, #1
 8002bf6:	4688      	mov	r8, r1
 8002bf8:	e78a      	b.n	8002b10 <_vfiprintf_r+0xc0>
 8002bfa:	2300      	movs	r3, #0
 8002bfc:	f108 0801 	add.w	r8, r8, #1
 8002c00:	9305      	str	r3, [sp, #20]
 8002c02:	4619      	mov	r1, r3
 8002c04:	250a      	movs	r5, #10
 8002c06:	4640      	mov	r0, r8
 8002c08:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002c0c:	3a30      	subs	r2, #48	; 0x30
 8002c0e:	2a09      	cmp	r2, #9
 8002c10:	d903      	bls.n	8002c1a <_vfiprintf_r+0x1ca>
 8002c12:	2b00      	cmp	r3, #0
 8002c14:	d0c3      	beq.n	8002b9e <_vfiprintf_r+0x14e>
 8002c16:	9105      	str	r1, [sp, #20]
 8002c18:	e7c1      	b.n	8002b9e <_vfiprintf_r+0x14e>
 8002c1a:	fb05 2101 	mla	r1, r5, r1, r2
 8002c1e:	2301      	movs	r3, #1
 8002c20:	4680      	mov	r8, r0
 8002c22:	e7f0      	b.n	8002c06 <_vfiprintf_r+0x1b6>
 8002c24:	ab03      	add	r3, sp, #12
 8002c26:	9300      	str	r3, [sp, #0]
 8002c28:	4622      	mov	r2, r4
 8002c2a:	4b13      	ldr	r3, [pc, #76]	; (8002c78 <_vfiprintf_r+0x228>)
 8002c2c:	a904      	add	r1, sp, #16
 8002c2e:	4630      	mov	r0, r6
 8002c30:	f3af 8000 	nop.w
 8002c34:	f1b0 3fff 	cmp.w	r0, #4294967295
 8002c38:	4681      	mov	r9, r0
 8002c3a:	d1d5      	bne.n	8002be8 <_vfiprintf_r+0x198>
 8002c3c:	89a3      	ldrh	r3, [r4, #12]
 8002c3e:	065b      	lsls	r3, r3, #25
 8002c40:	f53f af7e 	bmi.w	8002b40 <_vfiprintf_r+0xf0>
 8002c44:	9809      	ldr	r0, [sp, #36]	; 0x24
 8002c46:	e77d      	b.n	8002b44 <_vfiprintf_r+0xf4>
 8002c48:	ab03      	add	r3, sp, #12
 8002c4a:	9300      	str	r3, [sp, #0]
 8002c4c:	4622      	mov	r2, r4
 8002c4e:	4b0a      	ldr	r3, [pc, #40]	; (8002c78 <_vfiprintf_r+0x228>)
 8002c50:	a904      	add	r1, sp, #16
 8002c52:	4630      	mov	r0, r6
 8002c54:	f000 f888 	bl	8002d68 <_printf_i>
 8002c58:	e7ec      	b.n	8002c34 <_vfiprintf_r+0x1e4>
 8002c5a:	bf00      	nop
 8002c5c:	08003820 	.word	0x08003820
 8002c60:	08003860 	.word	0x08003860
 8002c64:	08003840 	.word	0x08003840
 8002c68:	08003800 	.word	0x08003800
 8002c6c:	08003866 	.word	0x08003866
 8002c70:	0800386a 	.word	0x0800386a
 8002c74:	00000000 	.word	0x00000000
 8002c78:	08002a2b 	.word	0x08002a2b

08002c7c <_printf_common>:
 8002c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002c80:	4691      	mov	r9, r2
 8002c82:	461f      	mov	r7, r3
 8002c84:	688a      	ldr	r2, [r1, #8]
 8002c86:	690b      	ldr	r3, [r1, #16]
 8002c88:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8002c8c:	4293      	cmp	r3, r2
 8002c8e:	bfb8      	it	lt
 8002c90:	4613      	movlt	r3, r2
 8002c92:	f8c9 3000 	str.w	r3, [r9]
 8002c96:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8002c9a:	4606      	mov	r6, r0
 8002c9c:	460c      	mov	r4, r1
 8002c9e:	b112      	cbz	r2, 8002ca6 <_printf_common+0x2a>
 8002ca0:	3301      	adds	r3, #1
 8002ca2:	f8c9 3000 	str.w	r3, [r9]
 8002ca6:	6823      	ldr	r3, [r4, #0]
 8002ca8:	0699      	lsls	r1, r3, #26
 8002caa:	bf42      	ittt	mi
 8002cac:	f8d9 3000 	ldrmi.w	r3, [r9]
 8002cb0:	3302      	addmi	r3, #2
 8002cb2:	f8c9 3000 	strmi.w	r3, [r9]
 8002cb6:	6825      	ldr	r5, [r4, #0]
 8002cb8:	f015 0506 	ands.w	r5, r5, #6
 8002cbc:	d107      	bne.n	8002cce <_printf_common+0x52>
 8002cbe:	f104 0a19 	add.w	sl, r4, #25
 8002cc2:	68e3      	ldr	r3, [r4, #12]
 8002cc4:	f8d9 2000 	ldr.w	r2, [r9]
 8002cc8:	1a9b      	subs	r3, r3, r2
 8002cca:	42ab      	cmp	r3, r5
 8002ccc:	dc28      	bgt.n	8002d20 <_printf_common+0xa4>
 8002cce:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
 8002cd2:	6822      	ldr	r2, [r4, #0]
 8002cd4:	3300      	adds	r3, #0
 8002cd6:	bf18      	it	ne
 8002cd8:	2301      	movne	r3, #1
 8002cda:	0692      	lsls	r2, r2, #26
 8002cdc:	d42d      	bmi.n	8002d3a <_printf_common+0xbe>
 8002cde:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8002ce2:	4639      	mov	r1, r7
 8002ce4:	4630      	mov	r0, r6
 8002ce6:	47c0      	blx	r8
 8002ce8:	3001      	adds	r0, #1
 8002cea:	d020      	beq.n	8002d2e <_printf_common+0xb2>
 8002cec:	6823      	ldr	r3, [r4, #0]
 8002cee:	68e5      	ldr	r5, [r4, #12]
 8002cf0:	f8d9 2000 	ldr.w	r2, [r9]
 8002cf4:	f003 0306 	and.w	r3, r3, #6
 8002cf8:	2b04      	cmp	r3, #4
 8002cfa:	bf08      	it	eq
 8002cfc:	1aad      	subeq	r5, r5, r2
 8002cfe:	68a3      	ldr	r3, [r4, #8]
 8002d00:	6922      	ldr	r2, [r4, #16]
 8002d02:	bf0c      	ite	eq
 8002d04:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002d08:	2500      	movne	r5, #0
 8002d0a:	4293      	cmp	r3, r2
 8002d0c:	bfc4      	itt	gt
 8002d0e:	1a9b      	subgt	r3, r3, r2
 8002d10:	18ed      	addgt	r5, r5, r3
 8002d12:	f04f 0900 	mov.w	r9, #0
 8002d16:	341a      	adds	r4, #26
 8002d18:	454d      	cmp	r5, r9
 8002d1a:	d11a      	bne.n	8002d52 <_printf_common+0xd6>
 8002d1c:	2000      	movs	r0, #0
 8002d1e:	e008      	b.n	8002d32 <_printf_common+0xb6>
 8002d20:	2301      	movs	r3, #1
 8002d22:	4652      	mov	r2, sl
 8002d24:	4639      	mov	r1, r7
 8002d26:	4630      	mov	r0, r6
 8002d28:	47c0      	blx	r8
 8002d2a:	3001      	adds	r0, #1
 8002d2c:	d103      	bne.n	8002d36 <_printf_common+0xba>
 8002d2e:	f04f 30ff 	mov.w	r0, #4294967295
 8002d32:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002d36:	3501      	adds	r5, #1
 8002d38:	e7c3      	b.n	8002cc2 <_printf_common+0x46>
 8002d3a:	18e1      	adds	r1, r4, r3
 8002d3c:	1c5a      	adds	r2, r3, #1
 8002d3e:	2030      	movs	r0, #48	; 0x30
 8002d40:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8002d44:	4422      	add	r2, r4
 8002d46:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8002d4a:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8002d4e:	3302      	adds	r3, #2
 8002d50:	e7c5      	b.n	8002cde <_printf_common+0x62>
 8002d52:	2301      	movs	r3, #1
 8002d54:	4622      	mov	r2, r4
 8002d56:	4639      	mov	r1, r7
 8002d58:	4630      	mov	r0, r6
 8002d5a:	47c0      	blx	r8
 8002d5c:	3001      	adds	r0, #1
 8002d5e:	d0e6      	beq.n	8002d2e <_printf_common+0xb2>
 8002d60:	f109 0901 	add.w	r9, r9, #1
 8002d64:	e7d8      	b.n	8002d18 <_printf_common+0x9c>
	...

08002d68 <_printf_i>:
 8002d68:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8002d6c:	f101 0c43 	add.w	ip, r1, #67	; 0x43
 8002d70:	460c      	mov	r4, r1
 8002d72:	7e09      	ldrb	r1, [r1, #24]
 8002d74:	b085      	sub	sp, #20
 8002d76:	296e      	cmp	r1, #110	; 0x6e
 8002d78:	4617      	mov	r7, r2
 8002d7a:	4606      	mov	r6, r0
 8002d7c:	4698      	mov	r8, r3
 8002d7e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8002d80:	f000 80b3 	beq.w	8002eea <_printf_i+0x182>
 8002d84:	d822      	bhi.n	8002dcc <_printf_i+0x64>
 8002d86:	2963      	cmp	r1, #99	; 0x63
 8002d88:	d036      	beq.n	8002df8 <_printf_i+0x90>
 8002d8a:	d80a      	bhi.n	8002da2 <_printf_i+0x3a>
 8002d8c:	2900      	cmp	r1, #0
 8002d8e:	f000 80b9 	beq.w	8002f04 <_printf_i+0x19c>
 8002d92:	2958      	cmp	r1, #88	; 0x58
 8002d94:	f000 8083 	beq.w	8002e9e <_printf_i+0x136>
 8002d98:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002d9c:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
 8002da0:	e032      	b.n	8002e08 <_printf_i+0xa0>
 8002da2:	2964      	cmp	r1, #100	; 0x64
 8002da4:	d001      	beq.n	8002daa <_printf_i+0x42>
 8002da6:	2969      	cmp	r1, #105	; 0x69
 8002da8:	d1f6      	bne.n	8002d98 <_printf_i+0x30>
 8002daa:	6820      	ldr	r0, [r4, #0]
 8002dac:	6813      	ldr	r3, [r2, #0]
 8002dae:	0605      	lsls	r5, r0, #24
 8002db0:	f103 0104 	add.w	r1, r3, #4
 8002db4:	d52a      	bpl.n	8002e0c <_printf_i+0xa4>
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	6011      	str	r1, [r2, #0]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	da03      	bge.n	8002dc6 <_printf_i+0x5e>
 8002dbe:	222d      	movs	r2, #45	; 0x2d
 8002dc0:	425b      	negs	r3, r3
 8002dc2:	f884 2043 	strb.w	r2, [r4, #67]	; 0x43
 8002dc6:	486f      	ldr	r0, [pc, #444]	; (8002f84 <_printf_i+0x21c>)
 8002dc8:	220a      	movs	r2, #10
 8002dca:	e039      	b.n	8002e40 <_printf_i+0xd8>
 8002dcc:	2973      	cmp	r1, #115	; 0x73
 8002dce:	f000 809d 	beq.w	8002f0c <_printf_i+0x1a4>
 8002dd2:	d808      	bhi.n	8002de6 <_printf_i+0x7e>
 8002dd4:	296f      	cmp	r1, #111	; 0x6f
 8002dd6:	d020      	beq.n	8002e1a <_printf_i+0xb2>
 8002dd8:	2970      	cmp	r1, #112	; 0x70
 8002dda:	d1dd      	bne.n	8002d98 <_printf_i+0x30>
 8002ddc:	6823      	ldr	r3, [r4, #0]
 8002dde:	f043 0320 	orr.w	r3, r3, #32
 8002de2:	6023      	str	r3, [r4, #0]
 8002de4:	e003      	b.n	8002dee <_printf_i+0x86>
 8002de6:	2975      	cmp	r1, #117	; 0x75
 8002de8:	d017      	beq.n	8002e1a <_printf_i+0xb2>
 8002dea:	2978      	cmp	r1, #120	; 0x78
 8002dec:	d1d4      	bne.n	8002d98 <_printf_i+0x30>
 8002dee:	2378      	movs	r3, #120	; 0x78
 8002df0:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8002df4:	4864      	ldr	r0, [pc, #400]	; (8002f88 <_printf_i+0x220>)
 8002df6:	e055      	b.n	8002ea4 <_printf_i+0x13c>
 8002df8:	6813      	ldr	r3, [r2, #0]
 8002dfa:	1d19      	adds	r1, r3, #4
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	6011      	str	r1, [r2, #0]
 8002e00:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002e04:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002e08:	2301      	movs	r3, #1
 8002e0a:	e08c      	b.n	8002f26 <_printf_i+0x1be>
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	6011      	str	r1, [r2, #0]
 8002e10:	f010 0f40 	tst.w	r0, #64	; 0x40
 8002e14:	bf18      	it	ne
 8002e16:	b21b      	sxthne	r3, r3
 8002e18:	e7cf      	b.n	8002dba <_printf_i+0x52>
 8002e1a:	6813      	ldr	r3, [r2, #0]
 8002e1c:	6825      	ldr	r5, [r4, #0]
 8002e1e:	1d18      	adds	r0, r3, #4
 8002e20:	6010      	str	r0, [r2, #0]
 8002e22:	0628      	lsls	r0, r5, #24
 8002e24:	d501      	bpl.n	8002e2a <_printf_i+0xc2>
 8002e26:	681b      	ldr	r3, [r3, #0]
 8002e28:	e002      	b.n	8002e30 <_printf_i+0xc8>
 8002e2a:	0668      	lsls	r0, r5, #25
 8002e2c:	d5fb      	bpl.n	8002e26 <_printf_i+0xbe>
 8002e2e:	881b      	ldrh	r3, [r3, #0]
 8002e30:	4854      	ldr	r0, [pc, #336]	; (8002f84 <_printf_i+0x21c>)
 8002e32:	296f      	cmp	r1, #111	; 0x6f
 8002e34:	bf14      	ite	ne
 8002e36:	220a      	movne	r2, #10
 8002e38:	2208      	moveq	r2, #8
 8002e3a:	2100      	movs	r1, #0
 8002e3c:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8002e40:	6865      	ldr	r5, [r4, #4]
 8002e42:	60a5      	str	r5, [r4, #8]
 8002e44:	2d00      	cmp	r5, #0
 8002e46:	f2c0 8095 	blt.w	8002f74 <_printf_i+0x20c>
 8002e4a:	6821      	ldr	r1, [r4, #0]
 8002e4c:	f021 0104 	bic.w	r1, r1, #4
 8002e50:	6021      	str	r1, [r4, #0]
 8002e52:	2b00      	cmp	r3, #0
 8002e54:	d13d      	bne.n	8002ed2 <_printf_i+0x16a>
 8002e56:	2d00      	cmp	r5, #0
 8002e58:	f040 808e 	bne.w	8002f78 <_printf_i+0x210>
 8002e5c:	4665      	mov	r5, ip
 8002e5e:	2a08      	cmp	r2, #8
 8002e60:	d10b      	bne.n	8002e7a <_printf_i+0x112>
 8002e62:	6823      	ldr	r3, [r4, #0]
 8002e64:	07db      	lsls	r3, r3, #31
 8002e66:	d508      	bpl.n	8002e7a <_printf_i+0x112>
 8002e68:	6923      	ldr	r3, [r4, #16]
 8002e6a:	6862      	ldr	r2, [r4, #4]
 8002e6c:	429a      	cmp	r2, r3
 8002e6e:	bfde      	ittt	le
 8002e70:	2330      	movle	r3, #48	; 0x30
 8002e72:	f805 3c01 	strble.w	r3, [r5, #-1]
 8002e76:	f105 35ff 	addle.w	r5, r5, #4294967295
 8002e7a:	ebac 0305 	sub.w	r3, ip, r5
 8002e7e:	6123      	str	r3, [r4, #16]
 8002e80:	f8cd 8000 	str.w	r8, [sp]
 8002e84:	463b      	mov	r3, r7
 8002e86:	aa03      	add	r2, sp, #12
 8002e88:	4621      	mov	r1, r4
 8002e8a:	4630      	mov	r0, r6
 8002e8c:	f7ff fef6 	bl	8002c7c <_printf_common>
 8002e90:	3001      	adds	r0, #1
 8002e92:	d14d      	bne.n	8002f30 <_printf_i+0x1c8>
 8002e94:	f04f 30ff 	mov.w	r0, #4294967295
 8002e98:	b005      	add	sp, #20
 8002e9a:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8002e9e:	4839      	ldr	r0, [pc, #228]	; (8002f84 <_printf_i+0x21c>)
 8002ea0:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
 8002ea4:	6813      	ldr	r3, [r2, #0]
 8002ea6:	6821      	ldr	r1, [r4, #0]
 8002ea8:	1d1d      	adds	r5, r3, #4
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	6015      	str	r5, [r2, #0]
 8002eae:	060a      	lsls	r2, r1, #24
 8002eb0:	d50b      	bpl.n	8002eca <_printf_i+0x162>
 8002eb2:	07ca      	lsls	r2, r1, #31
 8002eb4:	bf44      	itt	mi
 8002eb6:	f041 0120 	orrmi.w	r1, r1, #32
 8002eba:	6021      	strmi	r1, [r4, #0]
 8002ebc:	b91b      	cbnz	r3, 8002ec6 <_printf_i+0x15e>
 8002ebe:	6822      	ldr	r2, [r4, #0]
 8002ec0:	f022 0220 	bic.w	r2, r2, #32
 8002ec4:	6022      	str	r2, [r4, #0]
 8002ec6:	2210      	movs	r2, #16
 8002ec8:	e7b7      	b.n	8002e3a <_printf_i+0xd2>
 8002eca:	064d      	lsls	r5, r1, #25
 8002ecc:	bf48      	it	mi
 8002ece:	b29b      	uxthmi	r3, r3
 8002ed0:	e7ef      	b.n	8002eb2 <_printf_i+0x14a>
 8002ed2:	4665      	mov	r5, ip
 8002ed4:	fbb3 f1f2 	udiv	r1, r3, r2
 8002ed8:	fb02 3311 	mls	r3, r2, r1, r3
 8002edc:	5cc3      	ldrb	r3, [r0, r3]
 8002ede:	f805 3d01 	strb.w	r3, [r5, #-1]!
 8002ee2:	460b      	mov	r3, r1
 8002ee4:	2900      	cmp	r1, #0
 8002ee6:	d1f5      	bne.n	8002ed4 <_printf_i+0x16c>
 8002ee8:	e7b9      	b.n	8002e5e <_printf_i+0xf6>
 8002eea:	6813      	ldr	r3, [r2, #0]
 8002eec:	6825      	ldr	r5, [r4, #0]
 8002eee:	6961      	ldr	r1, [r4, #20]
 8002ef0:	1d18      	adds	r0, r3, #4
 8002ef2:	6010      	str	r0, [r2, #0]
 8002ef4:	0628      	lsls	r0, r5, #24
 8002ef6:	681b      	ldr	r3, [r3, #0]
 8002ef8:	d501      	bpl.n	8002efe <_printf_i+0x196>
 8002efa:	6019      	str	r1, [r3, #0]
 8002efc:	e002      	b.n	8002f04 <_printf_i+0x19c>
 8002efe:	066a      	lsls	r2, r5, #25
 8002f00:	d5fb      	bpl.n	8002efa <_printf_i+0x192>
 8002f02:	8019      	strh	r1, [r3, #0]
 8002f04:	2300      	movs	r3, #0
 8002f06:	6123      	str	r3, [r4, #16]
 8002f08:	4665      	mov	r5, ip
 8002f0a:	e7b9      	b.n	8002e80 <_printf_i+0x118>
 8002f0c:	6813      	ldr	r3, [r2, #0]
 8002f0e:	1d19      	adds	r1, r3, #4
 8002f10:	6011      	str	r1, [r2, #0]
 8002f12:	681d      	ldr	r5, [r3, #0]
 8002f14:	6862      	ldr	r2, [r4, #4]
 8002f16:	2100      	movs	r1, #0
 8002f18:	4628      	mov	r0, r5
 8002f1a:	f7fd f981 	bl	8000220 <memchr>
 8002f1e:	b108      	cbz	r0, 8002f24 <_printf_i+0x1bc>
 8002f20:	1b40      	subs	r0, r0, r5
 8002f22:	6060      	str	r0, [r4, #4]
 8002f24:	6863      	ldr	r3, [r4, #4]
 8002f26:	6123      	str	r3, [r4, #16]
 8002f28:	2300      	movs	r3, #0
 8002f2a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8002f2e:	e7a7      	b.n	8002e80 <_printf_i+0x118>
 8002f30:	6923      	ldr	r3, [r4, #16]
 8002f32:	462a      	mov	r2, r5
 8002f34:	4639      	mov	r1, r7
 8002f36:	4630      	mov	r0, r6
 8002f38:	47c0      	blx	r8
 8002f3a:	3001      	adds	r0, #1
 8002f3c:	d0aa      	beq.n	8002e94 <_printf_i+0x12c>
 8002f3e:	6823      	ldr	r3, [r4, #0]
 8002f40:	079b      	lsls	r3, r3, #30
 8002f42:	d413      	bmi.n	8002f6c <_printf_i+0x204>
 8002f44:	68e0      	ldr	r0, [r4, #12]
 8002f46:	9b03      	ldr	r3, [sp, #12]
 8002f48:	4298      	cmp	r0, r3
 8002f4a:	bfb8      	it	lt
 8002f4c:	4618      	movlt	r0, r3
 8002f4e:	e7a3      	b.n	8002e98 <_printf_i+0x130>
 8002f50:	2301      	movs	r3, #1
 8002f52:	464a      	mov	r2, r9
 8002f54:	4639      	mov	r1, r7
 8002f56:	4630      	mov	r0, r6
 8002f58:	47c0      	blx	r8
 8002f5a:	3001      	adds	r0, #1
 8002f5c:	d09a      	beq.n	8002e94 <_printf_i+0x12c>
 8002f5e:	3501      	adds	r5, #1
 8002f60:	68e3      	ldr	r3, [r4, #12]
 8002f62:	9a03      	ldr	r2, [sp, #12]
 8002f64:	1a9b      	subs	r3, r3, r2
 8002f66:	42ab      	cmp	r3, r5
 8002f68:	dcf2      	bgt.n	8002f50 <_printf_i+0x1e8>
 8002f6a:	e7eb      	b.n	8002f44 <_printf_i+0x1dc>
 8002f6c:	2500      	movs	r5, #0
 8002f6e:	f104 0919 	add.w	r9, r4, #25
 8002f72:	e7f5      	b.n	8002f60 <_printf_i+0x1f8>
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d1ac      	bne.n	8002ed2 <_printf_i+0x16a>
 8002f78:	7803      	ldrb	r3, [r0, #0]
 8002f7a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8002f7e:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8002f82:	e76c      	b.n	8002e5e <_printf_i+0xf6>
 8002f84:	08003871 	.word	0x08003871
 8002f88:	08003882 	.word	0x08003882

08002f8c <_sbrk_r>:
 8002f8c:	b538      	push	{r3, r4, r5, lr}
 8002f8e:	4c06      	ldr	r4, [pc, #24]	; (8002fa8 <_sbrk_r+0x1c>)
 8002f90:	2300      	movs	r3, #0
 8002f92:	4605      	mov	r5, r0
 8002f94:	4608      	mov	r0, r1
 8002f96:	6023      	str	r3, [r4, #0]
 8002f98:	f7fd fe18 	bl	8000bcc <_sbrk>
 8002f9c:	1c43      	adds	r3, r0, #1
 8002f9e:	d102      	bne.n	8002fa6 <_sbrk_r+0x1a>
 8002fa0:	6823      	ldr	r3, [r4, #0]
 8002fa2:	b103      	cbz	r3, 8002fa6 <_sbrk_r+0x1a>
 8002fa4:	602b      	str	r3, [r5, #0]
 8002fa6:	bd38      	pop	{r3, r4, r5, pc}
 8002fa8:	200001c4 	.word	0x200001c4

08002fac <__sread>:
 8002fac:	b510      	push	{r4, lr}
 8002fae:	460c      	mov	r4, r1
 8002fb0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fb4:	f000 f896 	bl	80030e4 <_read_r>
 8002fb8:	2800      	cmp	r0, #0
 8002fba:	bfab      	itete	ge
 8002fbc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8002fbe:	89a3      	ldrhlt	r3, [r4, #12]
 8002fc0:	181b      	addge	r3, r3, r0
 8002fc2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8002fc6:	bfac      	ite	ge
 8002fc8:	6563      	strge	r3, [r4, #84]	; 0x54
 8002fca:	81a3      	strhlt	r3, [r4, #12]
 8002fcc:	bd10      	pop	{r4, pc}

08002fce <__swrite>:
 8002fce:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8002fd2:	461f      	mov	r7, r3
 8002fd4:	898b      	ldrh	r3, [r1, #12]
 8002fd6:	05db      	lsls	r3, r3, #23
 8002fd8:	4605      	mov	r5, r0
 8002fda:	460c      	mov	r4, r1
 8002fdc:	4616      	mov	r6, r2
 8002fde:	d505      	bpl.n	8002fec <__swrite+0x1e>
 8002fe0:	2302      	movs	r3, #2
 8002fe2:	2200      	movs	r2, #0
 8002fe4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8002fe8:	f000 f868 	bl	80030bc <_lseek_r>
 8002fec:	89a3      	ldrh	r3, [r4, #12]
 8002fee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8002ff2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8002ff6:	81a3      	strh	r3, [r4, #12]
 8002ff8:	4632      	mov	r2, r6
 8002ffa:	463b      	mov	r3, r7
 8002ffc:	4628      	mov	r0, r5
 8002ffe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003002:	f000 b817 	b.w	8003034 <_write_r>

08003006 <__sseek>:
 8003006:	b510      	push	{r4, lr}
 8003008:	460c      	mov	r4, r1
 800300a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800300e:	f000 f855 	bl	80030bc <_lseek_r>
 8003012:	1c43      	adds	r3, r0, #1
 8003014:	89a3      	ldrh	r3, [r4, #12]
 8003016:	bf15      	itete	ne
 8003018:	6560      	strne	r0, [r4, #84]	; 0x54
 800301a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800301e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003022:	81a3      	strheq	r3, [r4, #12]
 8003024:	bf18      	it	ne
 8003026:	81a3      	strhne	r3, [r4, #12]
 8003028:	bd10      	pop	{r4, pc}

0800302a <__sclose>:
 800302a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800302e:	f000 b813 	b.w	8003058 <_close_r>
	...

08003034 <_write_r>:
 8003034:	b538      	push	{r3, r4, r5, lr}
 8003036:	4c07      	ldr	r4, [pc, #28]	; (8003054 <_write_r+0x20>)
 8003038:	4605      	mov	r5, r0
 800303a:	4608      	mov	r0, r1
 800303c:	4611      	mov	r1, r2
 800303e:	2200      	movs	r2, #0
 8003040:	6022      	str	r2, [r4, #0]
 8003042:	461a      	mov	r2, r3
 8003044:	f000 f911 	bl	800326a <_write>
 8003048:	1c43      	adds	r3, r0, #1
 800304a:	d102      	bne.n	8003052 <_write_r+0x1e>
 800304c:	6823      	ldr	r3, [r4, #0]
 800304e:	b103      	cbz	r3, 8003052 <_write_r+0x1e>
 8003050:	602b      	str	r3, [r5, #0]
 8003052:	bd38      	pop	{r3, r4, r5, pc}
 8003054:	200001c4 	.word	0x200001c4

08003058 <_close_r>:
 8003058:	b538      	push	{r3, r4, r5, lr}
 800305a:	4c06      	ldr	r4, [pc, #24]	; (8003074 <_close_r+0x1c>)
 800305c:	2300      	movs	r3, #0
 800305e:	4605      	mov	r5, r0
 8003060:	4608      	mov	r0, r1
 8003062:	6023      	str	r3, [r4, #0]
 8003064:	f000 f930 	bl	80032c8 <_close>
 8003068:	1c43      	adds	r3, r0, #1
 800306a:	d102      	bne.n	8003072 <_close_r+0x1a>
 800306c:	6823      	ldr	r3, [r4, #0]
 800306e:	b103      	cbz	r3, 8003072 <_close_r+0x1a>
 8003070:	602b      	str	r3, [r5, #0]
 8003072:	bd38      	pop	{r3, r4, r5, pc}
 8003074:	200001c4 	.word	0x200001c4

08003078 <_fstat_r>:
 8003078:	b538      	push	{r3, r4, r5, lr}
 800307a:	4c07      	ldr	r4, [pc, #28]	; (8003098 <_fstat_r+0x20>)
 800307c:	2300      	movs	r3, #0
 800307e:	4605      	mov	r5, r0
 8003080:	4608      	mov	r0, r1
 8003082:	4611      	mov	r1, r2
 8003084:	6023      	str	r3, [r4, #0]
 8003086:	f000 f966 	bl	8003356 <_fstat>
 800308a:	1c43      	adds	r3, r0, #1
 800308c:	d102      	bne.n	8003094 <_fstat_r+0x1c>
 800308e:	6823      	ldr	r3, [r4, #0]
 8003090:	b103      	cbz	r3, 8003094 <_fstat_r+0x1c>
 8003092:	602b      	str	r3, [r5, #0]
 8003094:	bd38      	pop	{r3, r4, r5, pc}
 8003096:	bf00      	nop
 8003098:	200001c4 	.word	0x200001c4

0800309c <_isatty_r>:
 800309c:	b538      	push	{r3, r4, r5, lr}
 800309e:	4c06      	ldr	r4, [pc, #24]	; (80030b8 <_isatty_r+0x1c>)
 80030a0:	2300      	movs	r3, #0
 80030a2:	4605      	mov	r5, r0
 80030a4:	4608      	mov	r0, r1
 80030a6:	6023      	str	r3, [r4, #0]
 80030a8:	f000 faba 	bl	8003620 <_isatty>
 80030ac:	1c43      	adds	r3, r0, #1
 80030ae:	d102      	bne.n	80030b6 <_isatty_r+0x1a>
 80030b0:	6823      	ldr	r3, [r4, #0]
 80030b2:	b103      	cbz	r3, 80030b6 <_isatty_r+0x1a>
 80030b4:	602b      	str	r3, [r5, #0]
 80030b6:	bd38      	pop	{r3, r4, r5, pc}
 80030b8:	200001c4 	.word	0x200001c4

080030bc <_lseek_r>:
 80030bc:	b538      	push	{r3, r4, r5, lr}
 80030be:	4c07      	ldr	r4, [pc, #28]	; (80030dc <_lseek_r+0x20>)
 80030c0:	4605      	mov	r5, r0
 80030c2:	4608      	mov	r0, r1
 80030c4:	4611      	mov	r1, r2
 80030c6:	2200      	movs	r2, #0
 80030c8:	6022      	str	r2, [r4, #0]
 80030ca:	461a      	mov	r2, r3
 80030cc:	f000 f8bb 	bl	8003246 <_lseek>
 80030d0:	1c43      	adds	r3, r0, #1
 80030d2:	d102      	bne.n	80030da <_lseek_r+0x1e>
 80030d4:	6823      	ldr	r3, [r4, #0]
 80030d6:	b103      	cbz	r3, 80030da <_lseek_r+0x1e>
 80030d8:	602b      	str	r3, [r5, #0]
 80030da:	bd38      	pop	{r3, r4, r5, pc}
 80030dc:	200001c4 	.word	0x200001c4

080030e0 <__malloc_lock>:
 80030e0:	4770      	bx	lr

080030e2 <__malloc_unlock>:
 80030e2:	4770      	bx	lr

080030e4 <_read_r>:
 80030e4:	b538      	push	{r3, r4, r5, lr}
 80030e6:	4c07      	ldr	r4, [pc, #28]	; (8003104 <_read_r+0x20>)
 80030e8:	4605      	mov	r5, r0
 80030ea:	4608      	mov	r0, r1
 80030ec:	4611      	mov	r1, r2
 80030ee:	2200      	movs	r2, #0
 80030f0:	6022      	str	r2, [r4, #0]
 80030f2:	461a      	mov	r2, r3
 80030f4:	f000 f850 	bl	8003198 <_read>
 80030f8:	1c43      	adds	r3, r0, #1
 80030fa:	d102      	bne.n	8003102 <_read_r+0x1e>
 80030fc:	6823      	ldr	r3, [r4, #0]
 80030fe:	b103      	cbz	r3, 8003102 <_read_r+0x1e>
 8003100:	602b      	str	r3, [r5, #0]
 8003102:	bd38      	pop	{r3, r4, r5, pc}
 8003104:	200001c4 	.word	0x200001c4

08003108 <findslot>:
 8003108:	4b0a      	ldr	r3, [pc, #40]	; (8003134 <findslot+0x2c>)
 800310a:	b510      	push	{r4, lr}
 800310c:	4604      	mov	r4, r0
 800310e:	6818      	ldr	r0, [r3, #0]
 8003110:	b118      	cbz	r0, 800311a <findslot+0x12>
 8003112:	6983      	ldr	r3, [r0, #24]
 8003114:	b90b      	cbnz	r3, 800311a <findslot+0x12>
 8003116:	f7ff fadb 	bl	80026d0 <__sinit>
 800311a:	2c13      	cmp	r4, #19
 800311c:	d807      	bhi.n	800312e <findslot+0x26>
 800311e:	4806      	ldr	r0, [pc, #24]	; (8003138 <findslot+0x30>)
 8003120:	f850 3034 	ldr.w	r3, [r0, r4, lsl #3]
 8003124:	3301      	adds	r3, #1
 8003126:	d002      	beq.n	800312e <findslot+0x26>
 8003128:	eb00 00c4 	add.w	r0, r0, r4, lsl #3
 800312c:	bd10      	pop	{r4, pc}
 800312e:	2000      	movs	r0, #0
 8003130:	e7fc      	b.n	800312c <findslot+0x24>
 8003132:	bf00      	nop
 8003134:	2000001c 	.word	0x2000001c
 8003138:	200000d0 	.word	0x200000d0

0800313c <checkerror>:
 800313c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800313e:	1c43      	adds	r3, r0, #1
 8003140:	4605      	mov	r5, r0
 8003142:	d109      	bne.n	8003158 <checkerror+0x1c>
 8003144:	f7ff f866 	bl	8002214 <__errno>
 8003148:	2413      	movs	r4, #19
 800314a:	4606      	mov	r6, r0
 800314c:	2700      	movs	r7, #0
 800314e:	4620      	mov	r0, r4
 8003150:	4639      	mov	r1, r7
 8003152:	beab      	bkpt	0x00ab
 8003154:	4604      	mov	r4, r0
 8003156:	6034      	str	r4, [r6, #0]
 8003158:	4628      	mov	r0, r5
 800315a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800315c <error>:
 800315c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800315e:	4605      	mov	r5, r0
 8003160:	f7ff f858 	bl	8002214 <__errno>
 8003164:	2413      	movs	r4, #19
 8003166:	4606      	mov	r6, r0
 8003168:	2700      	movs	r7, #0
 800316a:	4620      	mov	r0, r4
 800316c:	4639      	mov	r1, r7
 800316e:	beab      	bkpt	0x00ab
 8003170:	4604      	mov	r4, r0
 8003172:	6034      	str	r4, [r6, #0]
 8003174:	4628      	mov	r0, r5
 8003176:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08003178 <_swiread>:
 8003178:	b530      	push	{r4, r5, lr}
 800317a:	b085      	sub	sp, #20
 800317c:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8003180:	9203      	str	r2, [sp, #12]
 8003182:	2406      	movs	r4, #6
 8003184:	ad01      	add	r5, sp, #4
 8003186:	4620      	mov	r0, r4
 8003188:	4629      	mov	r1, r5
 800318a:	beab      	bkpt	0x00ab
 800318c:	4604      	mov	r4, r0
 800318e:	4620      	mov	r0, r4
 8003190:	f7ff ffd4 	bl	800313c <checkerror>
 8003194:	b005      	add	sp, #20
 8003196:	bd30      	pop	{r4, r5, pc}

08003198 <_read>:
 8003198:	b570      	push	{r4, r5, r6, lr}
 800319a:	460e      	mov	r6, r1
 800319c:	4615      	mov	r5, r2
 800319e:	f7ff ffb3 	bl	8003108 <findslot>
 80031a2:	4604      	mov	r4, r0
 80031a4:	b930      	cbnz	r0, 80031b4 <_read+0x1c>
 80031a6:	f7ff f835 	bl	8002214 <__errno>
 80031aa:	2309      	movs	r3, #9
 80031ac:	6003      	str	r3, [r0, #0]
 80031ae:	f04f 30ff 	mov.w	r0, #4294967295
 80031b2:	bd70      	pop	{r4, r5, r6, pc}
 80031b4:	462a      	mov	r2, r5
 80031b6:	4631      	mov	r1, r6
 80031b8:	6800      	ldr	r0, [r0, #0]
 80031ba:	f7ff ffdd 	bl	8003178 <_swiread>
 80031be:	1c43      	adds	r3, r0, #1
 80031c0:	bf1f      	itttt	ne
 80031c2:	6863      	ldrne	r3, [r4, #4]
 80031c4:	1a28      	subne	r0, r5, r0
 80031c6:	181b      	addne	r3, r3, r0
 80031c8:	6063      	strne	r3, [r4, #4]
 80031ca:	e7f2      	b.n	80031b2 <_read+0x1a>

080031cc <_swilseek>:
 80031cc:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80031ce:	460c      	mov	r4, r1
 80031d0:	4616      	mov	r6, r2
 80031d2:	f7ff ff99 	bl	8003108 <findslot>
 80031d6:	4605      	mov	r5, r0
 80031d8:	b940      	cbnz	r0, 80031ec <_swilseek+0x20>
 80031da:	f7ff f81b 	bl	8002214 <__errno>
 80031de:	2309      	movs	r3, #9
 80031e0:	6003      	str	r3, [r0, #0]
 80031e2:	f04f 34ff 	mov.w	r4, #4294967295
 80031e6:	4620      	mov	r0, r4
 80031e8:	b003      	add	sp, #12
 80031ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80031ec:	2e02      	cmp	r6, #2
 80031ee:	d903      	bls.n	80031f8 <_swilseek+0x2c>
 80031f0:	f7ff f810 	bl	8002214 <__errno>
 80031f4:	2316      	movs	r3, #22
 80031f6:	e7f3      	b.n	80031e0 <_swilseek+0x14>
 80031f8:	2e01      	cmp	r6, #1
 80031fa:	d112      	bne.n	8003222 <_swilseek+0x56>
 80031fc:	6843      	ldr	r3, [r0, #4]
 80031fe:	18e4      	adds	r4, r4, r3
 8003200:	d4f6      	bmi.n	80031f0 <_swilseek+0x24>
 8003202:	682b      	ldr	r3, [r5, #0]
 8003204:	260a      	movs	r6, #10
 8003206:	e9cd 3400 	strd	r3, r4, [sp]
 800320a:	466f      	mov	r7, sp
 800320c:	4630      	mov	r0, r6
 800320e:	4639      	mov	r1, r7
 8003210:	beab      	bkpt	0x00ab
 8003212:	4606      	mov	r6, r0
 8003214:	4630      	mov	r0, r6
 8003216:	f7ff ff91 	bl	800313c <checkerror>
 800321a:	2800      	cmp	r0, #0
 800321c:	dbe1      	blt.n	80031e2 <_swilseek+0x16>
 800321e:	606c      	str	r4, [r5, #4]
 8003220:	e7e1      	b.n	80031e6 <_swilseek+0x1a>
 8003222:	2e02      	cmp	r6, #2
 8003224:	d1ed      	bne.n	8003202 <_swilseek+0x36>
 8003226:	af02      	add	r7, sp, #8
 8003228:	6803      	ldr	r3, [r0, #0]
 800322a:	f847 3d08 	str.w	r3, [r7, #-8]!
 800322e:	260c      	movs	r6, #12
 8003230:	4630      	mov	r0, r6
 8003232:	4639      	mov	r1, r7
 8003234:	beab      	bkpt	0x00ab
 8003236:	4606      	mov	r6, r0
 8003238:	4630      	mov	r0, r6
 800323a:	f7ff ff7f 	bl	800313c <checkerror>
 800323e:	1c43      	adds	r3, r0, #1
 8003240:	d0cf      	beq.n	80031e2 <_swilseek+0x16>
 8003242:	4404      	add	r4, r0
 8003244:	e7dd      	b.n	8003202 <_swilseek+0x36>

08003246 <_lseek>:
 8003246:	f7ff bfc1 	b.w	80031cc <_swilseek>

0800324a <_swiwrite>:
 800324a:	b530      	push	{r4, r5, lr}
 800324c:	b085      	sub	sp, #20
 800324e:	e9cd 0101 	strd	r0, r1, [sp, #4]
 8003252:	9203      	str	r2, [sp, #12]
 8003254:	2405      	movs	r4, #5
 8003256:	ad01      	add	r5, sp, #4
 8003258:	4620      	mov	r0, r4
 800325a:	4629      	mov	r1, r5
 800325c:	beab      	bkpt	0x00ab
 800325e:	4604      	mov	r4, r0
 8003260:	4620      	mov	r0, r4
 8003262:	f7ff ff6b 	bl	800313c <checkerror>
 8003266:	b005      	add	sp, #20
 8003268:	bd30      	pop	{r4, r5, pc}

0800326a <_write>:
 800326a:	b570      	push	{r4, r5, r6, lr}
 800326c:	460e      	mov	r6, r1
 800326e:	4615      	mov	r5, r2
 8003270:	f7ff ff4a 	bl	8003108 <findslot>
 8003274:	4604      	mov	r4, r0
 8003276:	b930      	cbnz	r0, 8003286 <_write+0x1c>
 8003278:	f7fe ffcc 	bl	8002214 <__errno>
 800327c:	2309      	movs	r3, #9
 800327e:	6003      	str	r3, [r0, #0]
 8003280:	f04f 30ff 	mov.w	r0, #4294967295
 8003284:	bd70      	pop	{r4, r5, r6, pc}
 8003286:	462a      	mov	r2, r5
 8003288:	4631      	mov	r1, r6
 800328a:	6800      	ldr	r0, [r0, #0]
 800328c:	f7ff ffdd 	bl	800324a <_swiwrite>
 8003290:	1e02      	subs	r2, r0, #0
 8003292:	dbf5      	blt.n	8003280 <_write+0x16>
 8003294:	6863      	ldr	r3, [r4, #4]
 8003296:	1aa8      	subs	r0, r5, r2
 8003298:	4403      	add	r3, r0
 800329a:	42aa      	cmp	r2, r5
 800329c:	6063      	str	r3, [r4, #4]
 800329e:	d1f1      	bne.n	8003284 <_write+0x1a>
 80032a0:	2000      	movs	r0, #0
 80032a2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 80032a6:	f7ff bf59 	b.w	800315c <error>

080032aa <_swiclose>:
 80032aa:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80032ac:	ad02      	add	r5, sp, #8
 80032ae:	2402      	movs	r4, #2
 80032b0:	f845 0d04 	str.w	r0, [r5, #-4]!
 80032b4:	4620      	mov	r0, r4
 80032b6:	4629      	mov	r1, r5
 80032b8:	beab      	bkpt	0x00ab
 80032ba:	4604      	mov	r4, r0
 80032bc:	4620      	mov	r0, r4
 80032be:	f7ff ff3d 	bl	800313c <checkerror>
 80032c2:	b003      	add	sp, #12
 80032c4:	bd30      	pop	{r4, r5, pc}
	...

080032c8 <_close>:
 80032c8:	b538      	push	{r3, r4, r5, lr}
 80032ca:	4605      	mov	r5, r0
 80032cc:	f7ff ff1c 	bl	8003108 <findslot>
 80032d0:	4604      	mov	r4, r0
 80032d2:	b930      	cbnz	r0, 80032e2 <_close+0x1a>
 80032d4:	f7fe ff9e 	bl	8002214 <__errno>
 80032d8:	2309      	movs	r3, #9
 80032da:	6003      	str	r3, [r0, #0]
 80032dc:	f04f 30ff 	mov.w	r0, #4294967295
 80032e0:	bd38      	pop	{r3, r4, r5, pc}
 80032e2:	3d01      	subs	r5, #1
 80032e4:	2d01      	cmp	r5, #1
 80032e6:	d809      	bhi.n	80032fc <_close+0x34>
 80032e8:	4b09      	ldr	r3, [pc, #36]	; (8003310 <_close+0x48>)
 80032ea:	689a      	ldr	r2, [r3, #8]
 80032ec:	691b      	ldr	r3, [r3, #16]
 80032ee:	429a      	cmp	r2, r3
 80032f0:	d104      	bne.n	80032fc <_close+0x34>
 80032f2:	f04f 33ff 	mov.w	r3, #4294967295
 80032f6:	6003      	str	r3, [r0, #0]
 80032f8:	2000      	movs	r0, #0
 80032fa:	e7f1      	b.n	80032e0 <_close+0x18>
 80032fc:	6820      	ldr	r0, [r4, #0]
 80032fe:	f7ff ffd4 	bl	80032aa <_swiclose>
 8003302:	2800      	cmp	r0, #0
 8003304:	d1ec      	bne.n	80032e0 <_close+0x18>
 8003306:	f04f 33ff 	mov.w	r3, #4294967295
 800330a:	6023      	str	r3, [r4, #0]
 800330c:	e7e8      	b.n	80032e0 <_close+0x18>
 800330e:	bf00      	nop
 8003310:	200000d0 	.word	0x200000d0

08003314 <_swistat>:
 8003314:	b570      	push	{r4, r5, r6, lr}
 8003316:	460c      	mov	r4, r1
 8003318:	f7ff fef6 	bl	8003108 <findslot>
 800331c:	4606      	mov	r6, r0
 800331e:	b930      	cbnz	r0, 800332e <_swistat+0x1a>
 8003320:	f7fe ff78 	bl	8002214 <__errno>
 8003324:	2309      	movs	r3, #9
 8003326:	6003      	str	r3, [r0, #0]
 8003328:	f04f 30ff 	mov.w	r0, #4294967295
 800332c:	bd70      	pop	{r4, r5, r6, pc}
 800332e:	6863      	ldr	r3, [r4, #4]
 8003330:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8003334:	6063      	str	r3, [r4, #4]
 8003336:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800333a:	6463      	str	r3, [r4, #68]	; 0x44
 800333c:	250c      	movs	r5, #12
 800333e:	4628      	mov	r0, r5
 8003340:	4631      	mov	r1, r6
 8003342:	beab      	bkpt	0x00ab
 8003344:	4605      	mov	r5, r0
 8003346:	4628      	mov	r0, r5
 8003348:	f7ff fef8 	bl	800313c <checkerror>
 800334c:	1c43      	adds	r3, r0, #1
 800334e:	bf1c      	itt	ne
 8003350:	6120      	strne	r0, [r4, #16]
 8003352:	2000      	movne	r0, #0
 8003354:	e7ea      	b.n	800332c <_swistat+0x18>

08003356 <_fstat>:
 8003356:	460b      	mov	r3, r1
 8003358:	b510      	push	{r4, lr}
 800335a:	2100      	movs	r1, #0
 800335c:	4604      	mov	r4, r0
 800335e:	2258      	movs	r2, #88	; 0x58
 8003360:	4618      	mov	r0, r3
 8003362:	f7fe ff81 	bl	8002268 <memset>
 8003366:	4601      	mov	r1, r0
 8003368:	4620      	mov	r0, r4
 800336a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800336e:	f7ff bfd1 	b.w	8003314 <_swistat>

08003372 <_stat>:
 8003372:	b538      	push	{r3, r4, r5, lr}
 8003374:	460d      	mov	r5, r1
 8003376:	4604      	mov	r4, r0
 8003378:	2258      	movs	r2, #88	; 0x58
 800337a:	2100      	movs	r1, #0
 800337c:	4628      	mov	r0, r5
 800337e:	f7fe ff73 	bl	8002268 <memset>
 8003382:	4620      	mov	r0, r4
 8003384:	2100      	movs	r1, #0
 8003386:	f000 f811 	bl	80033ac <_swiopen>
 800338a:	1c43      	adds	r3, r0, #1
 800338c:	4604      	mov	r4, r0
 800338e:	d00b      	beq.n	80033a8 <_stat+0x36>
 8003390:	686b      	ldr	r3, [r5, #4]
 8003392:	f443 4301 	orr.w	r3, r3, #33024	; 0x8100
 8003396:	606b      	str	r3, [r5, #4]
 8003398:	4629      	mov	r1, r5
 800339a:	f7ff ffbb 	bl	8003314 <_swistat>
 800339e:	4605      	mov	r5, r0
 80033a0:	4620      	mov	r0, r4
 80033a2:	f7ff ff91 	bl	80032c8 <_close>
 80033a6:	462c      	mov	r4, r5
 80033a8:	4620      	mov	r0, r4
 80033aa:	bd38      	pop	{r3, r4, r5, pc}

080033ac <_swiopen>:
 80033ac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80033b0:	4b2b      	ldr	r3, [pc, #172]	; (8003460 <_swiopen+0xb4>)
 80033b2:	b096      	sub	sp, #88	; 0x58
 80033b4:	4682      	mov	sl, r0
 80033b6:	460e      	mov	r6, r1
 80033b8:	2500      	movs	r5, #0
 80033ba:	4698      	mov	r8, r3
 80033bc:	f853 4035 	ldr.w	r4, [r3, r5, lsl #3]
 80033c0:	1c61      	adds	r1, r4, #1
 80033c2:	ea4f 07c5 	mov.w	r7, r5, lsl #3
 80033c6:	d036      	beq.n	8003436 <_swiopen+0x8a>
 80033c8:	3501      	adds	r5, #1
 80033ca:	2d14      	cmp	r5, #20
 80033cc:	d1f6      	bne.n	80033bc <_swiopen+0x10>
 80033ce:	f7fe ff21 	bl	8002214 <__errno>
 80033d2:	2318      	movs	r3, #24
 80033d4:	6003      	str	r3, [r0, #0]
 80033d6:	f04f 34ff 	mov.w	r4, #4294967295
 80033da:	e03c      	b.n	8003456 <_swiopen+0xaa>
 80033dc:	f3c6 4400 	ubfx	r4, r6, #16, #1
 80033e0:	f240 6301 	movw	r3, #1537	; 0x601
 80033e4:	07b2      	lsls	r2, r6, #30
 80033e6:	bf48      	it	mi
 80033e8:	f044 0402 	orrmi.w	r4, r4, #2
 80033ec:	421e      	tst	r6, r3
 80033ee:	bf18      	it	ne
 80033f0:	f044 0404 	orrne.w	r4, r4, #4
 80033f4:	0733      	lsls	r3, r6, #28
 80033f6:	bf48      	it	mi
 80033f8:	f024 0404 	bicmi.w	r4, r4, #4
 80033fc:	4650      	mov	r0, sl
 80033fe:	bf48      	it	mi
 8003400:	f044 0408 	orrmi.w	r4, r4, #8
 8003404:	f8cd a000 	str.w	sl, [sp]
 8003408:	f7fc ff5a 	bl	80002c0 <strlen>
 800340c:	e9cd 4001 	strd	r4, r0, [sp, #4]
 8003410:	2401      	movs	r4, #1
 8003412:	4620      	mov	r0, r4
 8003414:	4649      	mov	r1, r9
 8003416:	beab      	bkpt	0x00ab
 8003418:	4604      	mov	r4, r0
 800341a:	2c00      	cmp	r4, #0
 800341c:	db06      	blt.n	800342c <_swiopen+0x80>
 800341e:	4447      	add	r7, r8
 8003420:	2300      	movs	r3, #0
 8003422:	f848 4035 	str.w	r4, [r8, r5, lsl #3]
 8003426:	607b      	str	r3, [r7, #4]
 8003428:	462c      	mov	r4, r5
 800342a:	e014      	b.n	8003456 <_swiopen+0xaa>
 800342c:	4620      	mov	r0, r4
 800342e:	f7ff fe95 	bl	800315c <error>
 8003432:	4604      	mov	r4, r0
 8003434:	e00f      	b.n	8003456 <_swiopen+0xaa>
 8003436:	f406 6320 	and.w	r3, r6, #2560	; 0xa00
 800343a:	f5b3 6f20 	cmp.w	r3, #2560	; 0xa00
 800343e:	46e9      	mov	r9, sp
 8003440:	d1cc      	bne.n	80033dc <_swiopen+0x30>
 8003442:	4649      	mov	r1, r9
 8003444:	4650      	mov	r0, sl
 8003446:	f7ff ff94 	bl	8003372 <_stat>
 800344a:	3001      	adds	r0, #1
 800344c:	d0c6      	beq.n	80033dc <_swiopen+0x30>
 800344e:	f7fe fee1 	bl	8002214 <__errno>
 8003452:	2311      	movs	r3, #17
 8003454:	6003      	str	r3, [r0, #0]
 8003456:	4620      	mov	r0, r4
 8003458:	b016      	add	sp, #88	; 0x58
 800345a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800345e:	bf00      	nop
 8003460:	200000d0 	.word	0x200000d0

08003464 <_get_semihosting_exts>:
 8003464:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8003468:	4607      	mov	r7, r0
 800346a:	4688      	mov	r8, r1
 800346c:	4829      	ldr	r0, [pc, #164]	; (8003514 <_get_semihosting_exts+0xb0>)
 800346e:	2100      	movs	r1, #0
 8003470:	4615      	mov	r5, r2
 8003472:	f7ff ff9b 	bl	80033ac <_swiopen>
 8003476:	462a      	mov	r2, r5
 8003478:	4604      	mov	r4, r0
 800347a:	2100      	movs	r1, #0
 800347c:	4638      	mov	r0, r7
 800347e:	f7fe fef3 	bl	8002268 <memset>
 8003482:	1c63      	adds	r3, r4, #1
 8003484:	d015      	beq.n	80034b2 <_get_semihosting_exts+0x4e>
 8003486:	4620      	mov	r0, r4
 8003488:	f7ff fe3e 	bl	8003108 <findslot>
 800348c:	260c      	movs	r6, #12
 800348e:	4681      	mov	r9, r0
 8003490:	4630      	mov	r0, r6
 8003492:	4649      	mov	r1, r9
 8003494:	beab      	bkpt	0x00ab
 8003496:	4606      	mov	r6, r0
 8003498:	4630      	mov	r0, r6
 800349a:	f7ff fe4f 	bl	800313c <checkerror>
 800349e:	2803      	cmp	r0, #3
 80034a0:	dd02      	ble.n	80034a8 <_get_semihosting_exts+0x44>
 80034a2:	3803      	subs	r0, #3
 80034a4:	42a8      	cmp	r0, r5
 80034a6:	dc08      	bgt.n	80034ba <_get_semihosting_exts+0x56>
 80034a8:	4620      	mov	r0, r4
 80034aa:	f7ff ff0d 	bl	80032c8 <_close>
 80034ae:	f04f 34ff 	mov.w	r4, #4294967295
 80034b2:	4620      	mov	r0, r4
 80034b4:	b003      	add	sp, #12
 80034b6:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80034ba:	2204      	movs	r2, #4
 80034bc:	eb0d 0102 	add.w	r1, sp, r2
 80034c0:	4620      	mov	r0, r4
 80034c2:	f7ff fe69 	bl	8003198 <_read>
 80034c6:	2803      	cmp	r0, #3
 80034c8:	ddee      	ble.n	80034a8 <_get_semihosting_exts+0x44>
 80034ca:	f89d 3004 	ldrb.w	r3, [sp, #4]
 80034ce:	2b53      	cmp	r3, #83	; 0x53
 80034d0:	d1ea      	bne.n	80034a8 <_get_semihosting_exts+0x44>
 80034d2:	f89d 3005 	ldrb.w	r3, [sp, #5]
 80034d6:	2b48      	cmp	r3, #72	; 0x48
 80034d8:	d1e6      	bne.n	80034a8 <_get_semihosting_exts+0x44>
 80034da:	f89d 3006 	ldrb.w	r3, [sp, #6]
 80034de:	2b46      	cmp	r3, #70	; 0x46
 80034e0:	d1e2      	bne.n	80034a8 <_get_semihosting_exts+0x44>
 80034e2:	f89d 3007 	ldrb.w	r3, [sp, #7]
 80034e6:	2b42      	cmp	r3, #66	; 0x42
 80034e8:	d1de      	bne.n	80034a8 <_get_semihosting_exts+0x44>
 80034ea:	2201      	movs	r2, #1
 80034ec:	4641      	mov	r1, r8
 80034ee:	4620      	mov	r0, r4
 80034f0:	f7ff fe6c 	bl	80031cc <_swilseek>
 80034f4:	2800      	cmp	r0, #0
 80034f6:	dbd7      	blt.n	80034a8 <_get_semihosting_exts+0x44>
 80034f8:	462a      	mov	r2, r5
 80034fa:	4639      	mov	r1, r7
 80034fc:	4620      	mov	r0, r4
 80034fe:	f7ff fe4b 	bl	8003198 <_read>
 8003502:	4605      	mov	r5, r0
 8003504:	4620      	mov	r0, r4
 8003506:	f7ff fedf 	bl	80032c8 <_close>
 800350a:	4628      	mov	r0, r5
 800350c:	f7ff fe16 	bl	800313c <checkerror>
 8003510:	4604      	mov	r4, r0
 8003512:	e7ce      	b.n	80034b2 <_get_semihosting_exts+0x4e>
 8003514:	08003893 	.word	0x08003893

08003518 <initialise_semihosting_exts>:
 8003518:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800351a:	4d0a      	ldr	r5, [pc, #40]	; (8003544 <initialise_semihosting_exts+0x2c>)
 800351c:	4c0a      	ldr	r4, [pc, #40]	; (8003548 <initialise_semihosting_exts+0x30>)
 800351e:	2100      	movs	r1, #0
 8003520:	2201      	movs	r2, #1
 8003522:	a801      	add	r0, sp, #4
 8003524:	6029      	str	r1, [r5, #0]
 8003526:	6022      	str	r2, [r4, #0]
 8003528:	f7ff ff9c 	bl	8003464 <_get_semihosting_exts>
 800352c:	2800      	cmp	r0, #0
 800352e:	dd07      	ble.n	8003540 <initialise_semihosting_exts+0x28>
 8003530:	f89d 3004 	ldrb.w	r3, [sp, #4]
 8003534:	f003 0201 	and.w	r2, r3, #1
 8003538:	f003 0302 	and.w	r3, r3, #2
 800353c:	602a      	str	r2, [r5, #0]
 800353e:	6023      	str	r3, [r4, #0]
 8003540:	b003      	add	sp, #12
 8003542:	bd30      	pop	{r4, r5, pc}
 8003544:	20000080 	.word	0x20000080
 8003548:	20000084 	.word	0x20000084

0800354c <_has_ext_stdout_stderr>:
 800354c:	b510      	push	{r4, lr}
 800354e:	4c04      	ldr	r4, [pc, #16]	; (8003560 <_has_ext_stdout_stderr+0x14>)
 8003550:	6822      	ldr	r2, [r4, #0]
 8003552:	2a00      	cmp	r2, #0
 8003554:	da01      	bge.n	800355a <_has_ext_stdout_stderr+0xe>
 8003556:	f7ff ffdf 	bl	8003518 <initialise_semihosting_exts>
 800355a:	6820      	ldr	r0, [r4, #0]
 800355c:	bd10      	pop	{r4, pc}
 800355e:	bf00      	nop
 8003560:	20000084 	.word	0x20000084

08003564 <initialise_monitor_handles>:
 8003564:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003568:	b085      	sub	sp, #20
 800356a:	f8df 90b0 	ldr.w	r9, [pc, #176]	; 800361c <initialise_monitor_handles+0xb8>
 800356e:	f8cd 9004 	str.w	r9, [sp, #4]
 8003572:	2303      	movs	r3, #3
 8003574:	2400      	movs	r4, #0
 8003576:	9303      	str	r3, [sp, #12]
 8003578:	f10d 0804 	add.w	r8, sp, #4
 800357c:	9402      	str	r4, [sp, #8]
 800357e:	2501      	movs	r5, #1
 8003580:	4628      	mov	r0, r5
 8003582:	4641      	mov	r1, r8
 8003584:	beab      	bkpt	0x00ab
 8003586:	4605      	mov	r5, r0
 8003588:	4e20      	ldr	r6, [pc, #128]	; (800360c <initialise_monitor_handles+0xa8>)
 800358a:	4a21      	ldr	r2, [pc, #132]	; (8003610 <initialise_monitor_handles+0xac>)
 800358c:	6035      	str	r5, [r6, #0]
 800358e:	4623      	mov	r3, r4
 8003590:	f04f 31ff 	mov.w	r1, #4294967295
 8003594:	4614      	mov	r4, r2
 8003596:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
 800359a:	3301      	adds	r3, #1
 800359c:	2b14      	cmp	r3, #20
 800359e:	d1fa      	bne.n	8003596 <initialise_monitor_handles+0x32>
 80035a0:	f7ff ffd4 	bl	800354c <_has_ext_stdout_stderr>
 80035a4:	4d1b      	ldr	r5, [pc, #108]	; (8003614 <initialise_monitor_handles+0xb0>)
 80035a6:	b1d0      	cbz	r0, 80035de <initialise_monitor_handles+0x7a>
 80035a8:	f04f 0a03 	mov.w	sl, #3
 80035ac:	2304      	movs	r3, #4
 80035ae:	f8cd 9004 	str.w	r9, [sp, #4]
 80035b2:	2701      	movs	r7, #1
 80035b4:	f8cd a00c 	str.w	sl, [sp, #12]
 80035b8:	9302      	str	r3, [sp, #8]
 80035ba:	4638      	mov	r0, r7
 80035bc:	4641      	mov	r1, r8
 80035be:	beab      	bkpt	0x00ab
 80035c0:	4683      	mov	fp, r0
 80035c2:	4b15      	ldr	r3, [pc, #84]	; (8003618 <initialise_monitor_handles+0xb4>)
 80035c4:	f8cd 9004 	str.w	r9, [sp, #4]
 80035c8:	f8c3 b000 	str.w	fp, [r3]
 80035cc:	2308      	movs	r3, #8
 80035ce:	f8cd a00c 	str.w	sl, [sp, #12]
 80035d2:	9302      	str	r3, [sp, #8]
 80035d4:	4638      	mov	r0, r7
 80035d6:	4641      	mov	r1, r8
 80035d8:	beab      	bkpt	0x00ab
 80035da:	4607      	mov	r7, r0
 80035dc:	602f      	str	r7, [r5, #0]
 80035de:	682b      	ldr	r3, [r5, #0]
 80035e0:	3301      	adds	r3, #1
 80035e2:	bf02      	ittt	eq
 80035e4:	4b0c      	ldreq	r3, [pc, #48]	; (8003618 <initialise_monitor_handles+0xb4>)
 80035e6:	681b      	ldreq	r3, [r3, #0]
 80035e8:	602b      	streq	r3, [r5, #0]
 80035ea:	6833      	ldr	r3, [r6, #0]
 80035ec:	6023      	str	r3, [r4, #0]
 80035ee:	2600      	movs	r6, #0
 80035f0:	6066      	str	r6, [r4, #4]
 80035f2:	f7ff ffab 	bl	800354c <_has_ext_stdout_stderr>
 80035f6:	b130      	cbz	r0, 8003606 <initialise_monitor_handles+0xa2>
 80035f8:	4b07      	ldr	r3, [pc, #28]	; (8003618 <initialise_monitor_handles+0xb4>)
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	e9c4 3602 	strd	r3, r6, [r4, #8]
 8003600:	682b      	ldr	r3, [r5, #0]
 8003602:	e9c4 3604 	strd	r3, r6, [r4, #16]
 8003606:	b005      	add	sp, #20
 8003608:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800360c:	200000c8 	.word	0x200000c8
 8003610:	200000d0 	.word	0x200000d0
 8003614:	200000c4 	.word	0x200000c4
 8003618:	200000cc 	.word	0x200000cc
 800361c:	080038a9 	.word	0x080038a9

08003620 <_isatty>:
 8003620:	b570      	push	{r4, r5, r6, lr}
 8003622:	f7ff fd71 	bl	8003108 <findslot>
 8003626:	2509      	movs	r5, #9
 8003628:	4604      	mov	r4, r0
 800362a:	b920      	cbnz	r0, 8003636 <_isatty+0x16>
 800362c:	f7fe fdf2 	bl	8002214 <__errno>
 8003630:	6005      	str	r5, [r0, #0]
 8003632:	4620      	mov	r0, r4
 8003634:	bd70      	pop	{r4, r5, r6, pc}
 8003636:	4628      	mov	r0, r5
 8003638:	4621      	mov	r1, r4
 800363a:	beab      	bkpt	0x00ab
 800363c:	4604      	mov	r4, r0
 800363e:	2c01      	cmp	r4, #1
 8003640:	d0f7      	beq.n	8003632 <_isatty+0x12>
 8003642:	f7fe fde7 	bl	8002214 <__errno>
 8003646:	2400      	movs	r4, #0
 8003648:	4606      	mov	r6, r0
 800364a:	2513      	movs	r5, #19
 800364c:	4628      	mov	r0, r5
 800364e:	4621      	mov	r1, r4
 8003650:	beab      	bkpt	0x00ab
 8003652:	4605      	mov	r5, r0
 8003654:	6035      	str	r5, [r6, #0]
 8003656:	e7ec      	b.n	8003632 <_isatty+0x12>

08003658 <_init>:
 8003658:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800365a:	bf00      	nop
 800365c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800365e:	bc08      	pop	{r3}
 8003660:	469e      	mov	lr, r3
 8003662:	4770      	bx	lr

08003664 <_fini>:
 8003664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003666:	bf00      	nop
 8003668:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800366a:	bc08      	pop	{r3}
 800366c:	469e      	mov	lr, r3
 800366e:	4770      	bx	lr
