{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1617070320709 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1617070320711 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 29 21:12:00 2021 " "Processing started: Mon Mar 29 21:12:00 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1617070320711 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070320711 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off mp4 -c mp4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070320711 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1617070321161 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1617070321161 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/pipeline_reg/mem_wb.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/pipeline_reg/mem_wb.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "mp4/hdl/pipeline_reg/mem_wb.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/mem_wb.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340084 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/pipeline_reg/if_id.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/pipeline_reg/if_id.sv" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "mp4/hdl/pipeline_reg/if_id.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/if_id.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/pipeline_reg/id_ex.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/pipeline_reg/id_ex.sv" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "mp4/hdl/pipeline_reg/id_ex.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/id_ex.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/pipeline_reg/ex_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/pipeline_reg/ex_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "mp4/hdl/pipeline_reg/ex_mem.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/ex_mem.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/given_cache/line_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/given_cache/line_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 line_adapter " "Found entity 1: line_adapter" {  } { { "mp4/hdl/given_cache/line_adapter.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/given_cache/line_adapter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/given_cache/data_array.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/given_cache/data_array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 data_array " "Found entity 1: data_array" {  } { { "mp4/hdl/given_cache/data_array.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/given_cache/data_array.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/given_cache/cache_datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/given_cache/cache_datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_datapath " "Found entity 1: cache_datapath" {  } { { "mp4/hdl/given_cache/cache_datapath.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/given_cache/cache_datapath.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340115 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/given_cache/cache_control.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/given_cache/cache_control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache_control " "Found entity 1: cache_control" {  } { { "mp4/hdl/given_cache/cache_control.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/given_cache/cache_control.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340121 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340121 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/given_cache/cache.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/given_cache/cache.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cache " "Found entity 1: cache" {  } { { "mp4/hdl/given_cache/cache.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/given_cache/cache.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/given_cache/array.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/given_cache/array.sv" { { "Info" "ISGN_ENTITY_NAME" "1 array " "Found entity 1: array" {  } { { "mp4/hdl/given_cache/array.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/given_cache/array.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/cpu/register.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/cpu/register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Found entity 1: register" {  } { { "mp4/hdl/cpu/register.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340136 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/cpu/regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/cpu/regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "mp4/hdl/cpu/regfile.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/regfile.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/cpu/pc_reg.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/cpu/pc_reg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pc_register " "Found entity 1: pc_register" {  } { { "mp4/hdl/cpu/pc_reg.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/pc_reg.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/cpu/ir.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/cpu/ir.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ir " "Found entity 1: ir" {  } { { "mp4/hdl/cpu/ir.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/ir.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/cpu/datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/cpu/datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "mp4/hdl/cpu/datapath.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/cpu/ctrl_register.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/cpu/ctrl_register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ctrl_register " "Found entity 1: ctrl_register" {  } { { "mp4/hdl/cpu/ctrl_register.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/ctrl_register.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/cpu/cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/cpu/cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "mp4/hdl/cpu/cpu.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/cpu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340169 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340169 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/cpu/cmp.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/cpu/cmp.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cmp " "Found entity 1: cmp" {  } { { "mp4/hdl/cpu/cmp.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/cmp.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/cpu/alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/cpu/alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "mp4/hdl/cpu/alu.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/alu.sv" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/rv32i_types.sv 1 0 " "Found 1 design units, including 0 entities, in source file mp4/hdl/rv32i_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rv32i_types (SystemVerilog) " "Found design unit 1: rv32i_types (SystemVerilog)" {  } { { "mp4/hdl/rv32i_types.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/rv32i_types.sv" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340186 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/rv32i_mux_types.sv 6 0 " "Found 6 design units, including 0 entities, in source file mp4/hdl/rv32i_mux_types.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pcmux (SystemVerilog) " "Found design unit 1: pcmux (SystemVerilog)" {  } { { "mp4/hdl/rv32i_mux_types.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv" 2 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340191 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 marmux (SystemVerilog) " "Found design unit 2: marmux (SystemVerilog)" {  } { { "mp4/hdl/rv32i_mux_types.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340191 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 cmpmux (SystemVerilog) " "Found design unit 3: cmpmux (SystemVerilog)" {  } { { "mp4/hdl/rv32i_mux_types.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340191 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 alumux (SystemVerilog) " "Found design unit 4: alumux (SystemVerilog)" {  } { { "mp4/hdl/rv32i_mux_types.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340191 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 regfilemux (SystemVerilog) " "Found design unit 5: regfilemux (SystemVerilog)" {  } { { "mp4/hdl/rv32i_mux_types.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv" 40 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340191 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 rdmux (SystemVerilog) " "Found design unit 6: rdmux (SystemVerilog)" {  } { { "mp4/hdl/rv32i_mux_types.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/rv32i_mux_types.sv" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/mp4.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/mp4.sv" { { "Info" "ISGN_ENTITY_NAME" "1 mp4 " "Found entity 1: mp4" {  } { { "mp4/hdl/mp4.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/mp4.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mp4/hdl/control_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file mp4/hdl/control_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 control_rom " "Found entity 1: control_rom" {  } { { "mp4/hdl/control_rom.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/control_rom.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1617070340202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070340202 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "mp4 " "Elaborating entity \"mp4\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1617070340423 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:cpu " "Elaborating entity \"cpu\" for hierarchy \"cpu:cpu\"" {  } { { "mp4/hdl/mp4.sv" "cpu" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/mp4.sv" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340429 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath cpu:cpu\|datapath:datapath " "Elaborating entity \"datapath\" for hierarchy \"cpu:cpu\|datapath:datapath\"" {  } { { "mp4/hdl/cpu/cpu.sv" "datapath" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/cpu.sv" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340432 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arith_funct3 datapath.sv(306) " "Verilog HDL or VHDL warning at datapath.sv(306): object \"arith_funct3\" assigned a value but never read" {  } { { "mp4/hdl/cpu/datapath.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 306 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617070340435 "|mp4|cpu:cpu|datapath:datapath"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "datapath.sv(329) " "Verilog HDL Case Statement warning at datapath.sv(329): incomplete case statement has no default case item" {  } { { "mp4/hdl/cpu/datapath.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 329 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1617070340441 "|mp4|cpu:cpu|datapath:datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc_register cpu:cpu\|datapath:datapath\|pc_register:PC " "Elaborating entity \"pc_register\" for hierarchy \"cpu:cpu\|datapath:datapath\|pc_register:PC\"" {  } { { "mp4/hdl/cpu/datapath.sv" "PC" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:cpu\|datapath:datapath\|regfile:regfile " "Elaborating entity \"regfile\" for hierarchy \"cpu:cpu\|datapath:datapath\|regfile:regfile\"" {  } { { "mp4/hdl/cpu/datapath.sv" "regfile" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 151 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_rom cpu:cpu\|datapath:datapath\|control_rom:CONTROL_ROM " "Elaborating entity \"control_rom\" for hierarchy \"cpu:cpu\|datapath:datapath\|control_rom:CONTROL_ROM\"" {  } { { "mp4/hdl/cpu/datapath.sv" "CONTROL_ROM" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340509 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "store_funct3 control_rom.sv(13) " "Verilog HDL or VHDL warning at control_rom.sv(13): object \"store_funct3\" assigned a value but never read" {  } { { "mp4/hdl/control_rom.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/control_rom.sv" 13 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617070340511 "|mp4|cpu:cpu|datapath:datapath|control_rom:CONTROL_ROM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "arith_funct3 control_rom.sv(15) " "Verilog HDL or VHDL warning at control_rom.sv(15): object \"arith_funct3\" assigned a value but never read" {  } { { "mp4/hdl/control_rom.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/control_rom.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1617070340511 "|mp4|cpu:cpu|datapath:datapath|control_rom:CONTROL_ROM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:cpu\|datapath:datapath\|alu:alu_inst " "Elaborating entity \"alu\" for hierarchy \"cpu:cpu\|datapath:datapath\|alu:alu_inst\"" {  } { { "mp4/hdl/cpu/datapath.sv" "alu_inst" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmp cpu:cpu\|datapath:datapath\|cmp:cmp " "Elaborating entity \"cmp\" for hierarchy \"cpu:cpu\|datapath:datapath\|cmp:cmp\"" {  } { { "mp4/hdl/cpu/datapath.sv" "cmp" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340516 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id cpu:cpu\|datapath:datapath\|if_id:if_id " "Elaborating entity \"if_id\" for hierarchy \"cpu:cpu\|datapath:datapath\|if_id:if_id\"" {  } { { "mp4/hdl/cpu/datapath.sv" "if_id" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 197 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340519 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|datapath:datapath\|if_id:if_id\|register:if_id_pc_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|datapath:datapath\|if_id:if_id\|register:if_id_pc_reg\"" {  } { { "mp4/hdl/pipeline_reg/if_id.sv" "if_id_pc_reg" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/if_id.sv" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340523 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ir cpu:cpu\|datapath:datapath\|if_id:if_id\|ir:IR " "Elaborating entity \"ir\" for hierarchy \"cpu:cpu\|datapath:datapath\|if_id:if_id\|ir:IR\"" {  } { { "mp4/hdl/pipeline_reg/if_id.sv" "IR" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/if_id.sv" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340526 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex cpu:cpu\|datapath:datapath\|id_ex:id_ex " "Elaborating entity \"id_ex\" for hierarchy \"cpu:cpu\|datapath:datapath\|id_ex:id_ex\"" {  } { { "mp4/hdl/cpu/datapath.sv" "id_ex" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340529 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ctrl_register cpu:cpu\|datapath:datapath\|id_ex:id_ex\|ctrl_register:id_ex_ctrl_reg " "Elaborating entity \"ctrl_register\" for hierarchy \"cpu:cpu\|datapath:datapath\|id_ex:id_ex\|ctrl_register:id_ex_ctrl_reg\"" {  } { { "mp4/hdl/pipeline_reg/id_ex.sv" "id_ex_ctrl_reg" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/id_ex.sv" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|datapath:datapath\|id_ex:id_ex\|register:id_ex_rs1_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|datapath:datapath\|id_ex:id_ex\|register:id_ex_rs1_reg\"" {  } { { "mp4/hdl/pipeline_reg/id_ex.sv" "id_ex_rs1_reg" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/id_ex.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem cpu:cpu\|datapath:datapath\|ex_mem:ex_mem " "Elaborating entity \"ex_mem\" for hierarchy \"cpu:cpu\|datapath:datapath\|ex_mem:ex_mem\"" {  } { { "mp4/hdl/cpu/datapath.sv" "ex_mem" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register cpu:cpu\|datapath:datapath\|ex_mem:ex_mem\|register:ex_mem_br_reg " "Elaborating entity \"register\" for hierarchy \"cpu:cpu\|datapath:datapath\|ex_mem:ex_mem\|register:ex_mem_br_reg\"" {  } { { "mp4/hdl/pipeline_reg/ex_mem.sv" "ex_mem_br_reg" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/pipeline_reg/ex_mem.sv" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340553 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb cpu:cpu\|datapath:datapath\|mem_wb:mem_wb " "Elaborating entity \"mem_wb\" for hierarchy \"cpu:cpu\|datapath:datapath\|mem_wb:mem_wb\"" {  } { { "mp4/hdl/cpu/datapath.sv" "mem_wb" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/cpu/datapath.sv" 279 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070340555 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "imem_address\[0\] GND " "Pin \"imem_address\[0\]\" is stuck at GND" {  } { { "mp4/hdl/mp4.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/mp4.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617070345138 "|mp4|imem_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_address\[1\] GND " "Pin \"imem_address\[1\]\" is stuck at GND" {  } { { "mp4/hdl/mp4.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/mp4.sv" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617070345138 "|mp4|imem_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_address\[0\] GND " "Pin \"dmem_address\[0\]\" is stuck at GND" {  } { { "mp4/hdl/mp4.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/mp4.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617070345138 "|mp4|dmem_address[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "dmem_address\[1\] GND " "Pin \"dmem_address\[1\]\" is stuck at GND" {  } { { "mp4/hdl/mp4.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/mp4.sv" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617070345138 "|mp4|dmem_address[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "imem_read VCC " "Pin \"imem_read\" is stuck at VCC" {  } { { "mp4/hdl/mp4.sv" "" { Text "/home/alberty3/ece411/Fried-Rice/mp4/hdl/mp4.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1617070345138 "|mp4|imem_read"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1617070345138 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1617070345359 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1617070349243 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1617070349243 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2969 " "Implemented 2969 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "68 " "Implemented 68 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1617070349570 ""} { "Info" "ICUT_CUT_TM_OPINS" "103 " "Implemented 103 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1617070349570 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2798 " "Implemented 2798 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1617070349570 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1617070349570 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1194 " "Peak virtual memory: 1194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1617070349606 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 29 21:12:29 2021 " "Processing ended: Mon Mar 29 21:12:29 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1617070349606 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1617070349606 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1617070349606 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1617070349606 ""}
