// ==============================================================
// Generated by Vitis HLS v2023.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module Gsm_LPC_Analysis_gsm_abs (
        ap_ready,
        a,
        ap_return
);


output   ap_ready;
input  [15:0] a;
output  [15:0] ap_return;

wire   [0:0] icmp_ln67_fu_36_p2;
wire   [15:0] sub_ln67_fu_42_p2;
wire   [0:0] tmp_fu_28_p3;
wire   [15:0] select_ln67_fu_48_p3;
wire    ap_ce_reg;

assign ap_ready = 1'b1;

assign icmp_ln67_fu_36_p2 = ((a == 16'd32768) ? 1'b1 : 1'b0);

assign select_ln67_fu_48_p3 = ((icmp_ln67_fu_36_p2[0:0] == 1'b1) ? 16'd32767 : sub_ln67_fu_42_p2);

assign sub_ln67_fu_42_p2 = (16'd0 - a);

assign tmp_fu_28_p3 = a[32'd15];

assign ap_return = ((tmp_fu_28_p3[0:0] == 1'b1) ? select_ln67_fu_48_p3 : a);

endmodule //Gsm_LPC_Analysis_gsm_abs
