Timing Analyzer report for alu_2bit
Tue Mar 05 22:56:51 2024
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 1100mV 85C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 1100mV 85C Model Setup Summary
  9. Slow 1100mV 85C Model Hold Summary
 10. Slow 1100mV 85C Model Recovery Summary
 11. Slow 1100mV 85C Model Removal Summary
 12. Slow 1100mV 85C Model Minimum Pulse Width Summary
 13. Slow 1100mV 85C Model Metastability Summary
 14. Slow 1100mV 0C Model Fmax Summary
 15. Slow 1100mV 0C Model Setup Summary
 16. Slow 1100mV 0C Model Hold Summary
 17. Slow 1100mV 0C Model Recovery Summary
 18. Slow 1100mV 0C Model Removal Summary
 19. Slow 1100mV 0C Model Minimum Pulse Width Summary
 20. Slow 1100mV 0C Model Metastability Summary
 21. Fast 1100mV 85C Model Setup Summary
 22. Fast 1100mV 85C Model Hold Summary
 23. Fast 1100mV 85C Model Recovery Summary
 24. Fast 1100mV 85C Model Removal Summary
 25. Fast 1100mV 85C Model Minimum Pulse Width Summary
 26. Fast 1100mV 85C Model Metastability Summary
 27. Fast 1100mV 0C Model Setup Summary
 28. Fast 1100mV 0C Model Hold Summary
 29. Fast 1100mV 0C Model Recovery Summary
 30. Fast 1100mV 0C Model Removal Summary
 31. Fast 1100mV 0C Model Minimum Pulse Width Summary
 32. Fast 1100mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 1100mv 0c Model)
 37. Signal Integrity Metrics (Slow 1100mv 85c Model)
 38. Signal Integrity Metrics (Fast 1100mv 0c Model)
 39. Signal Integrity Metrics (Fast 1100mv 85c Model)
 40. Clock Transfers
 41. Report TCCS
 42. Report RSKM
 43. Unconstrained Paths Summary
 44. Clock Status Summary
 45. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; alu_2bit                                            ;
; Device Family         ; Cyclone V                                           ;
; Device Name           ; 5CSEMA5F31C6                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.02        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   1.7%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; SDC File List                                       ;
+-----------------+--------+--------------------------+
; SDC File Path   ; Status ; Read at                  ;
+-----------------+--------+--------------------------+
; constraints.sdc ; OK     ; Tue Mar 05 22:56:46 2024 ;
+-----------------+--------+--------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                   ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                                                                                                           ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+
; clk        ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { a[1] b[0] b[1] a[0] op[3] op[2] op[1] start op[0] a[2] a[3] b[2] b[3] result[0] result[1] result[2] result[3] } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------------------------------------------------------------------------------------------------+


--------------------------------------
; Slow 1100mV 85C Model Fmax Summary ;
--------------------------------------
No paths to report.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


---------------------------------------
; Slow 1100mV 85C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Slow 1100mV 85C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Slow 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1100mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 2.122 ; 0.000                             ;
+-------+-------+-----------------------------------+


-----------------------------------------------
; Slow 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


-------------------------------------
; Slow 1100mV 0C Model Fmax Summary ;
-------------------------------------
No paths to report.


--------------------------------------
; Slow 1100mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Slow 1100mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Slow 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1100mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 1.993 ; 0.000                            ;
+-------+-------+----------------------------------+


----------------------------------------------
; Slow 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


---------------------------------------
; Fast 1100mV 85C Model Setup Summary ;
---------------------------------------
No paths to report.


--------------------------------------
; Fast 1100mV 85C Model Hold Summary ;
--------------------------------------
No paths to report.


------------------------------------------
; Fast 1100mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 1100mV 85C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 3.225 ; 0.000                             ;
+-------+-------+-----------------------------------+


-----------------------------------------------
; Fast 1100mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


--------------------------------------
; Fast 1100mV 0C Model Setup Summary ;
--------------------------------------
No paths to report.


-------------------------------------
; Fast 1100mV 0C Model Hold Summary ;
-------------------------------------
No paths to report.


-----------------------------------------
; Fast 1100mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1100mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1100mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+----------------------------------+
; Clock ; Slack ; End Point TNS                    ;
+-------+-------+----------------------------------+
; clk   ; 3.288 ; 0.000                            ;
+-------+-------+----------------------------------+


----------------------------------------------
; Fast 1100mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                        ;
+------------------+-------+------+----------+---------+---------------------+
; Clock            ; Setup ; Hold ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+------+----------+---------+---------------------+
; Worst-case Slack ; N/A   ; N/A  ; N/A      ; N/A     ; 1.993               ;
;  clk             ; N/A   ; N/A  ; N/A      ; N/A     ; 1.993               ;
; Design-wide TNS  ; 0.0   ; 0.0  ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; N/A   ; N/A  ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin       ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; result[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; result[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-----------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------+
; Input Transition Times                                   ;
+-------+--------------+-----------------+-----------------+
; Pin   ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------+--------------+-----------------+-----------------+
; a[2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[2]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[3]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; op[2] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; op[3] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; op[0] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; op[1] ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; start ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[0]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; a[1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; b[1]  ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; result[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.07e-07 V                   ; 2.36 V              ; -0.0231 V           ; 0.14 V                               ; 0.089 V                              ; 4.52e-10 s                  ; 4.35e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.07e-07 V                  ; 2.36 V             ; -0.0231 V          ; 0.14 V                              ; 0.089 V                             ; 4.52e-10 s                 ; 4.35e-10 s                 ; No                        ; Yes                       ;
; result[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.6e-07 V                    ; 2.41 V              ; -0.0463 V           ; 0.201 V                              ; 0.131 V                              ; 4.61e-10 s                  ; 4.53e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.6e-07 V                   ; 2.41 V             ; -0.0463 V          ; 0.201 V                             ; 0.131 V                             ; 4.61e-10 s                 ; 4.53e-10 s                 ; No                        ; Yes                       ;
; result[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
; result[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.52e-07 V                   ; 2.42 V              ; -0.0557 V           ; 0.175 V                              ; 0.114 V                              ; 4.5e-10 s                   ; 4.35e-10 s                  ; No                         ; No                         ; 2.32 V                      ; 3.52e-07 V                  ; 2.42 V             ; -0.0557 V          ; 0.175 V                             ; 0.114 V                             ; 4.5e-10 s                  ; 4.35e-10 s                 ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; result[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.49e-05 V                   ; 2.34 V              ; -0.0118 V           ; 0.182 V                              ; 0.051 V                              ; 4.81e-10 s                  ; 4.83e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.49e-05 V                  ; 2.34 V             ; -0.0118 V          ; 0.182 V                             ; 0.051 V                             ; 4.81e-10 s                 ; 4.83e-10 s                 ; Yes                       ; Yes                       ;
; result[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.96e-05 V                   ; 2.38 V              ; -0.0306 V           ; 0.23 V                               ; 0.206 V                              ; 4.83e-10 s                  ; 5.01e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.96e-05 V                  ; 2.38 V             ; -0.0306 V          ; 0.23 V                              ; 0.206 V                             ; 4.83e-10 s                 ; 5.01e-10 s                 ; No                        ; Yes                       ;
; result[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
; result[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.88e-05 V                   ; 2.39 V              ; -0.037 V            ; 0.188 V                              ; 0.158 V                              ; 4.67e-10 s                  ; 4.67e-10 s                  ; No                         ; Yes                        ; 2.32 V                      ; 3.88e-05 V                  ; 2.39 V             ; -0.037 V           ; 0.188 V                             ; 0.158 V                             ; 4.67e-10 s                 ; 4.67e-10 s                 ; No                        ; Yes                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; result[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 3.54e-06 V                   ; 2.81 V              ; -0.0578 V           ; 0.303 V                              ; 0.28 V                               ; 2.93e-10 s                  ; 3.01e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 3.54e-06 V                  ; 2.81 V             ; -0.0578 V          ; 0.303 V                             ; 0.28 V                              ; 2.93e-10 s                 ; 3.01e-10 s                 ; No                        ; No                        ;
; result[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.25e-06 V                   ; 2.9 V               ; -0.107 V            ; 0.378 V                              ; 0.16 V                               ; 2.87e-10 s                  ; 4.28e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 4.25e-06 V                  ; 2.9 V              ; -0.107 V           ; 0.378 V                             ; 0.16 V                              ; 2.87e-10 s                 ; 4.28e-10 s                 ; No                        ; No                        ;
; result[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
; result[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 4.14e-06 V                   ; 2.91 V              ; -0.121 V            ; 0.326 V                              ; 0.297 V                              ; 2.74e-10 s                  ; 2.8e-10 s                   ; No                         ; No                         ; 2.75 V                      ; 4.14e-06 V                  ; 2.91 V             ; -0.121 V           ; 0.326 V                             ; 0.297 V                             ; 2.74e-10 s                 ; 2.8e-10 s                  ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1100mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin       ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; result[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000213 V                   ; 2.79 V              ; -0.0324 V           ; 0.139 V                              ; 0.119 V                              ; 4.42e-10 s                  ; 4.33e-10 s                  ; No                         ; Yes                        ; 2.75 V                      ; 0.000213 V                  ; 2.79 V             ; -0.0324 V          ; 0.139 V                             ; 0.119 V                             ; 4.42e-10 s                 ; 4.33e-10 s                 ; No                        ; Yes                       ;
; result[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000247 V                   ; 2.85 V              ; -0.0711 V           ; 0.204 V                              ; 0.181 V                              ; 4.55e-10 s                  ; 4.49e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000247 V                  ; 2.85 V             ; -0.0711 V          ; 0.204 V                             ; 0.181 V                             ; 4.55e-10 s                 ; 4.49e-10 s                 ; No                        ; No                        ;
; result[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
; result[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.75 V                       ; 0.000242 V                   ; 2.86 V              ; -0.0814 V           ; 0.36 V                               ; 0.156 V                              ; 3e-10 s                     ; 4.34e-10 s                  ; No                         ; No                         ; 2.75 V                      ; 0.000242 V                  ; 2.86 V             ; -0.0814 V          ; 0.36 V                              ; 0.156 V                             ; 3e-10 s                    ; 4.34e-10 s                 ; No                        ; No                        ;
+-----------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


-------------------
; Clock Transfers ;
-------------------
Nothing to report.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 0     ; 0    ;
; Unconstrained Output Port Paths ; 0     ; 0    ;
+---------------------------------+-------+------+


+----------------------------------------+
; Clock Status Summary                   ;
+-----------+-------+------+-------------+
; Target    ; Clock ; Type ; Status      ;
+-----------+-------+------+-------------+
; a[0]      ; clk   ; Base ; Constrained ;
; a[1]      ; clk   ; Base ; Constrained ;
; a[2]      ; clk   ; Base ; Constrained ;
; a[3]      ; clk   ; Base ; Constrained ;
; b[0]      ; clk   ; Base ; Constrained ;
; b[1]      ; clk   ; Base ; Constrained ;
; b[2]      ; clk   ; Base ; Constrained ;
; b[3]      ; clk   ; Base ; Constrained ;
; op[0]     ; clk   ; Base ; Constrained ;
; op[1]     ; clk   ; Base ; Constrained ;
; op[2]     ; clk   ; Base ; Constrained ;
; op[3]     ; clk   ; Base ; Constrained ;
; result[0] ; clk   ; Base ; Constrained ;
; result[1] ; clk   ; Base ; Constrained ;
; result[2] ; clk   ; Base ; Constrained ;
; result[3] ; clk   ; Base ; Constrained ;
; start     ; clk   ; Base ; Constrained ;
+-----------+-------+------+-------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Tue Mar 05 22:56:44 2024
Info: Command: quartus_sta alu_2bit -c alu_2bit
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'constraints.sdc'
Warning (332174): Ignored filter at constraints.sdc(7): op could not be matched with a port File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc Line: 7
Warning (332049): Ignored set_input_delay at constraints.sdc(7): Argument <targets> is an empty collection File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc Line: 7
    Info (332050): set_input_delay -clock clk -max 2 [get_ports op] File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc Line: 7
Warning (332174): Ignored filter at constraints.sdc(11): result could not be matched with a port File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc Line: 11
Warning (332049): Ignored set_output_delay at constraints.sdc(11): Argument <targets> is an empty collection File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc Line: 11
    Info (332050): set_output_delay -clock clk -max 2 [get_ports result] File: C:/Users/Admin/OneDrive/Desktop/nvalverdea_digital_design_lab_2024/laboratorio2/Problema2/2bits/constraints.sdc Line: 11
Warning (332191): Clock target result[2] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[1] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[0] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[0] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[1] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[2] of clock clk is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Mux1~0  from: dataa  to: combout
    Info (332098): Cell: Mux1~0  from: datac  to: combout
    Info (332098): Cell: Mux1~0  from: datad  to: combout
    Info (332098): Cell: Mux1~0  from: datae  to: combout
    Info (332098): Cell: Mux1~0  from: dataf  to: combout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5  from: datac  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5  from: datad  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1  from: sharein  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  from: dataa  to: cout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  from: datab  to: cout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  from: datad  to: cout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1  from: cin  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1  from: sharein  to: sumout
    Info (332098): Cell: result~11  from: dataa  to: combout
    Info (332098): Cell: result~11  from: datab  to: combout
    Info (332098): Cell: result~11  from: datae  to: combout
    Info (332098): Cell: result~2  from: dataa  to: combout
    Info (332098): Cell: result~2  from: datab  to: combout
    Info (332098): Cell: result~2  from: datac  to: combout
    Info (332098): Cell: result~2  from: datae  to: combout
    Info (332098): Cell: result~2  from: dataf  to: combout
    Info (332098): Cell: result~3  from: datab  to: combout
    Info (332098): Cell: result~5  from: datab  to: combout
    Info (332098): Cell: result~5  from: dataf  to: combout
    Info (332098): Cell: result~8  from: dataa  to: combout
    Info (332098): Cell: result~8  from: datab  to: combout
    Info (332098): Cell: result~8  from: datac  to: combout
    Info (332098): Cell: result~8  from: datad  to: combout
    Info (332098): Cell: result~8  from: datae  to: combout
    Info (332098): Cell: result~8  from: dataf  to: combout
Warning (332070): Port "a[0]" relative to the rising edge of clock "clk" does not specify a min-fall input delay
Warning (332070): Port "a[0]" relative to the rising edge of clock "clk" does not specify a min-rise input delay
Warning (332070): Port "a[1]" relative to the rising edge of clock "clk" does not specify a min-fall input delay
Warning (332070): Port "a[1]" relative to the rising edge of clock "clk" does not specify a min-rise input delay
Warning (332070): Port "a[2]" relative to the rising edge of clock "clk" does not specify a min-fall input delay
Warning (332070): Port "a[2]" relative to the rising edge of clock "clk" does not specify a min-rise input delay
Warning (332070): Port "a[3]" relative to the rising edge of clock "clk" does not specify a min-fall input delay
Warning (332070): Port "a[3]" relative to the rising edge of clock "clk" does not specify a min-rise input delay
Warning (332070): Port "b[0]" relative to the rising edge of clock "clk" does not specify a min-fall input delay
Warning (332070): Port "b[0]" relative to the rising edge of clock "clk" does not specify a min-rise input delay
Warning (332070): Port "b[1]" relative to the rising edge of clock "clk" does not specify a min-fall input delay
Warning (332070): Port "b[1]" relative to the rising edge of clock "clk" does not specify a min-rise input delay
Warning (332070): Port "b[2]" relative to the rising edge of clock "clk" does not specify a min-fall input delay
Warning (332070): Port "b[2]" relative to the rising edge of clock "clk" does not specify a min-rise input delay
Warning (332070): Port "b[3]" relative to the rising edge of clock "clk" does not specify a min-fall input delay
Warning (332070): Port "b[3]" relative to the rising edge of clock "clk" does not specify a min-rise input delay
Warning (332070): Port "start" relative to the rising edge of clock "clk" does not specify a min-fall input delay
Warning (332070): Port "start" relative to the rising edge of clock "clk" does not specify a min-rise input delay
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1100mV 85C Model
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 2.122
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.122               0.000 clk 
Info: Analyzing Slow 1100mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target result[2] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[1] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[0] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[0] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[1] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[2] of clock clk is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Mux1~0  from: dataa  to: combout
    Info (332098): Cell: Mux1~0  from: datac  to: combout
    Info (332098): Cell: Mux1~0  from: datad  to: combout
    Info (332098): Cell: Mux1~0  from: datae  to: combout
    Info (332098): Cell: Mux1~0  from: dataf  to: combout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5  from: datac  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5  from: datad  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1  from: sharein  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  from: dataa  to: cout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  from: datab  to: cout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  from: datad  to: cout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1  from: cin  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1  from: sharein  to: sumout
    Info (332098): Cell: result~11  from: dataa  to: combout
    Info (332098): Cell: result~11  from: datab  to: combout
    Info (332098): Cell: result~11  from: datae  to: combout
    Info (332098): Cell: result~2  from: dataa  to: combout
    Info (332098): Cell: result~2  from: datab  to: combout
    Info (332098): Cell: result~2  from: datac  to: combout
    Info (332098): Cell: result~2  from: datae  to: combout
    Info (332098): Cell: result~2  from: dataf  to: combout
    Info (332098): Cell: result~3  from: datab  to: combout
    Info (332098): Cell: result~5  from: datab  to: combout
    Info (332098): Cell: result~5  from: dataf  to: combout
    Info (332098): Cell: result~8  from: dataa  to: combout
    Info (332098): Cell: result~8  from: datab  to: combout
    Info (332098): Cell: result~8  from: datac  to: combout
    Info (332098): Cell: result~8  from: datad  to: combout
    Info (332098): Cell: result~8  from: datae  to: combout
    Info (332098): Cell: result~8  from: dataf  to: combout
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No fmax paths to report
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 1.993
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.993               0.000 clk 
Info: Analyzing Fast 1100mV 85C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Warning (332191): Clock target result[2] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[1] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[0] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[0] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[1] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[2] of clock clk is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Mux1~0  from: dataa  to: combout
    Info (332098): Cell: Mux1~0  from: datac  to: combout
    Info (332098): Cell: Mux1~0  from: datad  to: combout
    Info (332098): Cell: Mux1~0  from: datae  to: combout
    Info (332098): Cell: Mux1~0  from: dataf  to: combout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5  from: datac  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5  from: datad  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1  from: sharein  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  from: dataa  to: cout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  from: datab  to: cout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  from: datad  to: cout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1  from: cin  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1  from: sharein  to: sumout
    Info (332098): Cell: result~11  from: dataa  to: combout
    Info (332098): Cell: result~11  from: datab  to: combout
    Info (332098): Cell: result~11  from: datae  to: combout
    Info (332098): Cell: result~2  from: dataa  to: combout
    Info (332098): Cell: result~2  from: datab  to: combout
    Info (332098): Cell: result~2  from: datac  to: combout
    Info (332098): Cell: result~2  from: datae  to: combout
    Info (332098): Cell: result~2  from: dataf  to: combout
    Info (332098): Cell: result~3  from: datab  to: combout
    Info (332098): Cell: result~5  from: datab  to: combout
    Info (332098): Cell: result~5  from: dataf  to: combout
    Info (332098): Cell: result~8  from: dataa  to: combout
    Info (332098): Cell: result~8  from: datab  to: combout
    Info (332098): Cell: result~8  from: datac  to: combout
    Info (332098): Cell: result~8  from: datad  to: combout
    Info (332098): Cell: result~8  from: datae  to: combout
    Info (332098): Cell: result~8  from: dataf  to: combout
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.225
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.225               0.000 clk 
Info: Analyzing Fast 1100mV 0C Model
Warning (332191): Clock target result[2] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[1] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[0] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[0] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[1] of clock clk is fed by another target of the same clock.
Warning (332191): Clock target result[2] of clock clk is fed by another target of the same clock.
Info (332097): The following timing edges are non-unate.  The Timing Analyzer will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: Mux1~0  from: dataa  to: combout
    Info (332098): Cell: Mux1~0  from: datac  to: combout
    Info (332098): Cell: Mux1~0  from: datad  to: combout
    Info (332098): Cell: Mux1~0  from: datae  to: combout
    Info (332098): Cell: Mux1~0  from: dataf  to: combout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5  from: datac  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[0]~5  from: datad  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_0_result_int[1]~1  from: sharein  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  from: dataa  to: cout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  from: datab  to: cout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[1]~6  from: datad  to: cout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1  from: cin  to: sumout
    Info (332098): Cell: divider|Div0|auto_generated|divider|divider|add_sub_1_result_int[2]~1  from: sharein  to: sumout
    Info (332098): Cell: result~11  from: dataa  to: combout
    Info (332098): Cell: result~11  from: datab  to: combout
    Info (332098): Cell: result~11  from: datae  to: combout
    Info (332098): Cell: result~2  from: dataa  to: combout
    Info (332098): Cell: result~2  from: datab  to: combout
    Info (332098): Cell: result~2  from: datac  to: combout
    Info (332098): Cell: result~2  from: datae  to: combout
    Info (332098): Cell: result~2  from: dataf  to: combout
    Info (332098): Cell: result~3  from: datab  to: combout
    Info (332098): Cell: result~5  from: datab  to: combout
    Info (332098): Cell: result~5  from: dataf  to: combout
    Info (332098): Cell: result~8  from: dataa  to: combout
    Info (332098): Cell: result~8  from: datab  to: combout
    Info (332098): Cell: result~8  from: datac  to: combout
    Info (332098): Cell: result~8  from: datad  to: combout
    Info (332098): Cell: result~8  from: datae  to: combout
    Info (332098): Cell: result~8  from: dataf  to: combout
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332140): No Setup paths to report
Info (332140): No Hold paths to report
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 3.288
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     3.288               0.000 clk 
Info (332101): Design is fully constrained for setup requirements
Info (332101): Design is fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 47 warnings
    Info: Peak virtual memory: 5109 megabytes
    Info: Processing ended: Tue Mar 05 22:56:51 2024
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:06


