;redcode
;assert 1
	SPL 0, <332
	CMP -307, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	DJN 12, <12
	DJN 12, <12
	CMP <-30, 9
	SLT @121, 103
	SLT @121, 103
	SUB @121, 105
	JMP -1, @-20
	DJN -1, @-20
	ADD @121, 103
	SUB -1, <-22
	ADD -1, <-22
	ADD -1, <-22
	JMN -207, @-126
	DJN -1, @-22
	JMN <121, 103
	ADD -1, <-22
	JMN 0, <332
	JMN @72, #283
	ADD @121, 103
	DJN -1, @-22
	SUB -1, <-20
	SUB -1, <-20
	SUB 30, 0
	DJN -17, @-20
	JMP -1, 20
	SUB 12, @10
	JMN 0, <332
	SPL 0, <332
	SUB @121, 106
	SUB @121, 106
	SUB @121, 106
	SUB -207, <-126
	CMP @121, 106
	JMP -1, 20
	SUB 3, 0
	SUB 3, 0
	MOV @-127, 180
	JMN -7, @-128
	JMP <-127, 100
	SUB 3, 0
	SUB #12, @200
	MOV @-127, 100
	SPL 0, <332
	SPL 0, <332
	MOV -1, <-20
	SPL 0, <332
