/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [6:0] _00_;
  wire [10:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire [3:0] celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire [5:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire [7:0] celloutsig_1_15z;
  wire [3:0] celloutsig_1_19z;
  wire [18:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[95] & in_data[89]);
  assign celloutsig_0_20z = ~(celloutsig_0_16z & celloutsig_0_13z[1]);
  assign celloutsig_1_0z = ~(in_data[169] | in_data[147]);
  assign celloutsig_1_8z = ~((celloutsig_1_1z[7] | in_data[96]) & celloutsig_1_5z);
  assign celloutsig_0_30z = ~((celloutsig_0_2z | celloutsig_0_9z) & celloutsig_0_10z);
  assign celloutsig_0_10z = celloutsig_0_7z[3] | ~(celloutsig_0_8z);
  assign celloutsig_0_1z = celloutsig_0_0z | ~(celloutsig_0_0z);
  assign celloutsig_0_14z = { _00_[6:3], celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z } + { in_data[33:32], celloutsig_0_1z, celloutsig_0_7z };
  reg [6:0] _10_;
  always_ff @(posedge clkin_data[32], posedge clkin_data[96])
    if (clkin_data[96]) _10_ <= 7'h00;
    else _10_ <= { in_data[160:156], celloutsig_1_4z, celloutsig_1_12z };
  assign out_data[134:128] = _10_;
  reg [10:0] _11_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[64])
    if (clkin_data[64]) _11_ <= 11'h000;
    else _11_ <= { in_data[89:82], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z };
  assign { _01_[10:4], _00_[6:3] } = _11_;
  assign celloutsig_1_6z = in_data[147:139] / { 1'h1, in_data[177:172], celloutsig_1_3z, celloutsig_1_3z };
  assign celloutsig_0_7z = { _01_[9:7], celloutsig_0_0z } / { 1'h1, _01_[6:4] };
  assign celloutsig_0_15z = { celloutsig_0_6z[9], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_12z } == { celloutsig_0_11z[2], celloutsig_0_13z };
  assign celloutsig_1_12z = { celloutsig_1_9z, celloutsig_1_5z, celloutsig_1_10z, celloutsig_1_6z, celloutsig_1_11z } === { celloutsig_1_6z[7:4], celloutsig_1_6z };
  assign celloutsig_0_12z = { _01_[7:4], _00_[6:3] } === in_data[47:40];
  assign celloutsig_0_4z = { in_data[57:13], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z } <= { in_data[57:14], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z };
  assign celloutsig_0_16z = in_data[45:39] <= { _01_[6], celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_1_11z = { in_data[181:179], celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_8z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_6z, celloutsig_1_4z } && { in_data[169:163], celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_28z = { celloutsig_0_18z[3:1], celloutsig_0_10z } && celloutsig_0_11z[3:0];
  assign celloutsig_1_4z = ! { in_data[154:151], celloutsig_1_3z };
  assign celloutsig_1_7z = ! { celloutsig_1_6z[7:4], celloutsig_1_6z };
  assign celloutsig_1_5z = celloutsig_1_1z[4:0] || { in_data[145:143], celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_21z = _01_[9:7] || { celloutsig_0_9z, celloutsig_0_15z, celloutsig_0_20z };
  assign celloutsig_0_9z = { _01_[9], celloutsig_0_0z, celloutsig_0_7z } < { _01_[7:4], _00_[6:5] };
  assign celloutsig_0_6z = in_data[79:68] % { 1'h1, _01_[8:4], _00_[6:4], celloutsig_0_1z, celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_18z = { celloutsig_0_11z[2], celloutsig_0_16z, celloutsig_0_4z, celloutsig_0_15z } % { 1'h1, celloutsig_0_11z[2], celloutsig_0_0z, celloutsig_0_9z };
  assign celloutsig_1_9z = { celloutsig_1_6z[8:5], celloutsig_1_2z } != { in_data[108:105], celloutsig_1_0z };
  assign celloutsig_0_32z = { celloutsig_0_7z, celloutsig_0_28z, celloutsig_0_28z, celloutsig_0_31z, celloutsig_0_5z } !== { _01_[6:4], _00_[6:5], celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_30z, celloutsig_0_2z, celloutsig_0_7z };
  assign celloutsig_0_33z = { celloutsig_0_31z[4:1], celloutsig_0_0z } !== { celloutsig_0_18z[2:0], celloutsig_0_8z, celloutsig_0_12z };
  assign celloutsig_1_3z = { celloutsig_1_1z[16:14], celloutsig_1_0z, celloutsig_1_0z } !== celloutsig_1_1z[13:9];
  assign celloutsig_0_8z = { celloutsig_0_6z[10:7], celloutsig_0_0z } !== { celloutsig_0_7z[1], celloutsig_0_7z };
  assign celloutsig_1_1z = in_data[132:114] | { in_data[164:149], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_11z = { celloutsig_0_6z[8], celloutsig_0_7z } | { _01_[9:7], celloutsig_0_4z, celloutsig_0_2z };
  assign celloutsig_0_13z = { celloutsig_0_12z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_10z } | { celloutsig_0_11z[4], celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_5z };
  assign celloutsig_1_2z = & { celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_5z = & { celloutsig_0_1z, in_data[14:13] };
  assign celloutsig_0_2z = | { in_data[31:30], celloutsig_0_0z };
  assign celloutsig_1_19z = { celloutsig_1_15z[6:4], celloutsig_1_4z } >> celloutsig_1_15z[7:4];
  assign celloutsig_1_15z = { in_data[143:141], celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_12z, celloutsig_1_7z } >>> { celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_0z, celloutsig_1_12z, celloutsig_1_7z, celloutsig_1_11z, celloutsig_1_9z, celloutsig_1_9z };
  assign celloutsig_0_31z = { celloutsig_0_13z[3], celloutsig_0_21z, celloutsig_0_30z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_1z } - celloutsig_0_14z[5:0];
  assign celloutsig_1_10z = ~((celloutsig_1_0z & celloutsig_1_8z) | celloutsig_1_1z[5]);
  assign _00_[2:0] = { celloutsig_0_8z, celloutsig_0_4z, celloutsig_0_0z };
  assign _01_[3:0] = _00_[6:3];
  assign { out_data[99:96], out_data[32], out_data[0] } = { celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
