##############################################
# Configuration file for running experiments
##############################################

# Path to directory of circuits to use
circuits_dir=benchmarks/verilog

# Path to directory of architectures to use
archs_dir=arch/same_side/k6_frac_N10_frac_chain_mem32K_40nm

# Add circuits to list to sweep
circuit_list_add=ch_intrinsics.v
circuit_list_add=diffeq1.v
circuit_list_add=single_wire.v
circuit_list_add=single_ff.v

# Add architectures to list to sweep
arch_list_add=Reference.xml
arch_list_add=Unidir_FS4_Same_Side.xml
arch_list_add=Unidir_Full_Same_Side.xml
arch_list_add=Unidir_Full_No_Same_Side.xml

# Parse info and how to parse
parse_file=vpr_standard.txt

# How to parse QoR info
qor_parse_file=qor_standard.txt

# Pass requirements
pass_requirements_file=pass_requirements.txt

# Script parameters
script_params_common = -track_memory_usage --route_chan_width 100
script_params_list_add = 
script_params_list_add = --reorder_rr_graph_nodes_algorithm random_shuffle
