##### 3.1.4.18 Offset 5Ch: CMBEBS â€“ Controller Memory Buffer Elasticity Buffer Size

> **Section ID**: 3.1.4.18 | **Page**: 94-94

This optional property identifies to the host the size of the CMB elasticity buffer. A value of 0h in this property
indicates to the host that no information regarding the presence or size of a CMB elasticity buffer is
available.


---
### ðŸ“Š Tables (1)

#### Table 1: Table_3_1_4_18_Offset_5Ch_CMBEBS_Controller_Memory_Buffer_Elasticity_Buffer_Size
![Table_3_1_4_18_Offset_5Ch_CMBEBS_Controller_Memory_Buffer_Elasticity_Buffer_Size](../section_images/Table_3_1_4_18_Offset_5Ch_CMBEBS_Controller_Memory_Buffer_Elasticity_Buffer_Size.png)

| Bits | Type | Reset | Description |
| :--- | :--- | :--- | :--- |
| 31:8 | RO | Impl Spec | CMB Elasticity Buffer Size Base (CMBWBZ): Indicates the size of the CMB elasticity buffer. The size of the CMB elasticity buffer is equal to the value in this field multiplied by the value specified by the CMB Elasticity Buffer Size Units field. |
| 7:5 | RO | 0h | Reserved |
| 4 | RO | Impl Spec | CMB Read Bypass Behavior (CMBRBB): If a memory read does not conflict with any memory write in the CMB Elasticity Buffer (i.e., if the set of memory addresses specified by a read is disjoint from the set of memory addresses specified by all writes in the CMB Elasticity Buffer), then this bit is:<br>a) set to '1', then memory reads not conflicting with memory writes in the CMB Elasticity Buffer shall bypass those memory writes; and<br>b) cleared to '0', then memory reads not conflicting with memory writes in the CMB Elasticity Buffer may bypass those memory writes. |
| 3:0 | RO | Impl Spec | CMB Elasticity Buffer Size Units (CMBSZU): Indicates the granularity of the CMB Elasticity Buffer Size Base field. <br> | | | | | | | | | | | | | | | | | | | | | | | | | | | | | | |

