#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Feb 24 02:17:58 2016
# Process ID: 9068
# Current directory: C:/Users/Anonymouse/Dropbox/Projects/Complex/mrtech/fsearch/FPGA/System/System.runs/synth_1
# Command line: vivado.exe -log base_zynq_design_wrapper.vds -mode batch -messageDb vivado.pb -notrace -source base_zynq_design_wrapper.tcl
# Log file: C:/Users/Anonymouse/Dropbox/Projects/Complex/mrtech/fsearch/FPGA/System/System.runs/synth_1/base_zynq_design_wrapper.vds
# Journal file: C:/Users/Anonymouse/Dropbox/Projects/Complex/mrtech/fsearch/FPGA/System/System.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source base_zynq_design_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Anonymouse/Dropbox/Projects/Complex/mrtech/fsearch/FPGA/SearchBlock'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 276.129 ; gain = 88.711
Command: synth_design -top base_zynq_design_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
WARNING: [Synth 8-992] S_AXI_GP0_ACLK_temp is already implicitly declared earlier [c:/Users/Anonymouse/Dropbox/Projects/Complex/mrtech/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2701]
WARNING: [Synth 8-992] S_AXI_GP1_ACLK_temp is already implicitly declared earlier [c:/Users/Anonymouse/Dropbox/Projects/Complex/mrtech/fsearch/FPGA/System/System.srcs/sources_1/bd/base_zynq_design/ip/base_zynq_design_processing_system7_0_0/hdl/verilog/processing_system7_v5_5_processing_system7.v:2702]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 361.309 ; gain = 189.734
---------------------------------------------------------------------------------
