#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Wed May  4 17:20:37 2022
# Process ID: 96472
# Current directory: D:/CodeTry/CODExperiment/Lab5/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent103104 D:\CodeTry\CODExperiment\Lab5\project_1\project_1.xpr
# Log file: D:/CodeTry/CODExperiment/Lab5/project_1/vivado.log
# Journal file: D:/CodeTry/CODExperiment/Lab5/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/CodeTry/CODExperiment/Lab5/project_1/project_1.xpr
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
set_property -dict [list CONFIG.coefficient_file {D:/CodeTry/CODExperiment/Lab5/coe/simple_test_cpu_pl.coe}] [get_ips InstMem]
generate_target all [get_files  D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci]
catch { config_ip_cache -export [get_ips -all InstMem] }
export_ip_user_files -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -no_script -sync -force -quiet
reset_run InstMem_synth_1
launch_runs -jobs 6 InstMem_synth_1
export_simulation -of_objects [get_files D:/CodeTry/CODExperiment/Lab5/project_1/project_1.srcs/sources_1/ip/InstMem/InstMem.xci] -directory D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/sim_scripts -ip_user_files_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files -ipstatic_source_dir D:/CodeTry/CODExperiment/Lab5/project_1/project_1.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/modelsim} {questa=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/questa} {riviera=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/riviera} {activehdl=D:/CodeTry/CODExperiment/Lab5/project_1/project_1.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
wait_on_run impl_1
open_hw
connect_hw_server
connect_hw_server
reset_run impl_1
reset_run synth_1
