<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="pll" module="pll" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2023 09 12 18:06:23.063" version="5.8" type="Module" synthesis="synplify" source_format="Verilog HDL">
  <Package>
		<File name="pll.lpc" type="lpc" modified="2023 09 12 18:06:20.557"/>
		<File name="pll.v" type="top_level_verilog" modified="2023 09 12 18:06:20.641"/>
		<File name="pll_tmpl.v" type="template_verilog" modified="2023 09 12 18:06:20.641"/>
  </Package>
</DiamondModule>
