Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,13
design__inferred_latch__count,0
design__instance__count,199254
design__instance__area,456245
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,194
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1029
design__max_cap_violation__count__corner:nom_tt_025C_1v80,755
power__internal__total,0.009165490977466106
power__switching__total,0.007054709363728762
power__leakage__total,0.0000010392806188974646
power__total,0.016221240162849426
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.6197311728096604
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.7320111390899657
timing__hold__ws__corner:nom_tt_025C_1v80,0.31733350179117836
timing__setup__ws__corner:nom_tt_025C_1v80,13.436779180741983
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.317333
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,19.186689
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,2324
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1029
design__max_cap_violation__count__corner:nom_ss_100C_1v60,764
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.859607964695795
clock__skew__worst_setup__corner:nom_ss_100C_1v60,1.0071428420755442
timing__hold__ws__corner:nom_ss_100C_1v60,-0.22800428856962082
timing__setup__ws__corner:nom_ss_100C_1v60,8.426518388235898
timing__hold__tns__corner:nom_ss_100C_1v60,-6.366571006147416
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,-0.22800428856962082
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,85
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.896580
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,14.053795
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,29
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1029
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,752
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.5103291267351815
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.5977467578988762
timing__hold__ws__corner:nom_ff_n40C_1v95,0.10844436766635221
timing__setup__ws__corner:nom_ff_n40C_1v95,15.496992572274689
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.108444
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,21.193050
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,3896
design__max_fanout_violation__count,1029
design__max_cap_violation__count,956
clock__skew__worst_hold,-0.48593785926124206
clock__skew__worst_setup,0.5607506839806693
timing__hold__ws,-0.47573724084479535
timing__setup__ws,7.9378657005357605
timing__hold__tns,-49.32087944320981
timing__setup__tns,0.0
timing__hold__wns,-0.47573724084479535
timing__setup__wns,0.0
timing__hold_vio__count,339
timing__hold_r2r__ws,0.106467
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,13.796348
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 3450.0 3450.0
design__core__bbox,5.52 10.88 3444.48 3438.08
design__io,4099
design__die__area,1.19025E+7
design__core__area,1.1786E+7
design__instance__count__stdcell,199254
design__instance__area__stdcell,456245
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.0387108
design__instance__utilization__stdcell,0.0387108
design__instance__count__class:buffer,1024
design__instance__count__class:inverter,1
design__instance__count__class:sequential_cell,2081
design__instance__count__class:multi_input_combinational_cell,5209
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,1001638
design__instance__count__class:tap_cell,167846
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
floorplan__design__io,4097
design__io__hpwl,8723476294
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4.69691E+6
design__violations,0
design__instance__count__class:timing_repair_buffer,7028
design__instance__count__class:clock_buffer,1181
design__instance__count__class:clock_inverter,131
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,489
antenna__violating__nets,376
antenna__violating__pins,390
route__antenna_violation__count,376
antenna_diodes_count,14753
design__instance__count__class:antenna_cell,14753
route__net,18200
route__net__special,2
route__drc_errors__iter:1,5560
route__wirelength__iter:1,4859461
route__drc_errors__iter:2,1670
route__wirelength__iter:2,4858660
route__drc_errors__iter:3,1213
route__wirelength__iter:3,4858081
route__drc_errors__iter:4,21
route__wirelength__iter:4,4858167
route__drc_errors__iter:5,0
route__wirelength__iter:5,4858173
route__drc_errors,0
route__wirelength,4858173
route__vias,128871
route__vias__singlecut,128871
route__vias__multicut,0
design__disconnected_pin__count,0
design__critical_disconnected_pin__count,0
route__wirelength__max,2089.57
timing__unannotated_net__count__corner:nom_tt_025C_1v80,505
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,505
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,505
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,57
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1029
design__max_cap_violation__count__corner:min_tt_025C_1v80,473
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5886400422595304
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.6810419088109411
timing__hold__ws__corner:min_tt_025C_1v80,0.31487990883736444
timing__setup__ws__corner:min_tt_025C_1v80,13.758583106690548
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.314880
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,19.374231
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,505
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,1539
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1029
design__max_cap_violation__count__corner:min_ss_100C_1v60,484
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.8148126848313222
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.9367862306583878
timing__hold__ws__corner:min_ss_100C_1v60,0.0111572976238229
timing__setup__ws__corner:min_ss_100C_1v60,8.977083330789073
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.890169
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,14.351773
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,505
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1029
design__max_cap_violation__count__corner:min_ff_n40C_1v95,465
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.48593785926124206
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.5607506839806693
timing__hold__ws__corner:min_ff_n40C_1v95,0.10646683835896154
timing__setup__ws__corner:min_ff_n40C_1v95,15.71662666718033
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.106467
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,21.310770
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,505
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,367
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1029
design__max_cap_violation__count__corner:max_tt_025C_1v80,944
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.6621277047392868
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.7804690448162631
timing__hold__ws__corner:max_tt_025C_1v80,0.32009928946834637
timing__setup__ws__corner:max_tt_025C_1v80,13.144614657675488
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.320099
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,19.037207
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,505
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,3896
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1029
design__max_cap_violation__count__corner:max_ss_100C_1v60,956
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.9094534271975117
clock__skew__worst_setup__corner:max_ss_100C_1v60,1.0694800903144253
timing__hold__ws__corner:max_ss_100C_1v60,-0.47573724084479535
timing__setup__ws__corner:max_ss_100C_1v60,7.9378657005357605
timing__hold__tns__corner:max_ss_100C_1v60,-49.32087944320981
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,-0.47573724084479535
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,254
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.911562
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,13.796348
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,505
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,98
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1029
design__max_cap_violation__count__corner:max_ff_n40C_1v95,939
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.5413711854262352
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.6363902918099178
timing__hold__ws__corner:max_ff_n40C_1v95,0.11086554210693024
timing__setup__ws__corner:max_ff_n40C_1v95,15.29077707731338
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.110866
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,21.029757
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,505
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,505
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79975
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000248245
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000273454
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000237973
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000273454
design_powergrid__voltage__worst,0.000273454
design_powergrid__voltage__worst__net:VPWR,1.79975
design_powergrid__drop__worst,0.000273454
design_powergrid__drop__worst__net:VPWR,0.000248245
design_powergrid__voltage__worst__net:VGND,0.000273454
design_powergrid__drop__worst__net:VGND,0.000273454
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00000230999999999999990605605015847601180212222971022129058837890625
ir__drop__worst,0.0002480000000000000108003883614316009698086418211460113525390625
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
