{"context": " More than 1 year has passed since last update.CQ\u51fa\u7248\u306e\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30fc\u30b9ZERO No.4\u306e\u8a18\u4e8b\u306e\u3046\u3061\u30015\u7ae0\u306e\u5199\u771f5.3\u304c\u3069\u3046\u3082\u9593\u9055\u3063\u3066\u3044\u308b\u3088\u3046\u3060\u3002\nMicroBoard\u306eUser LEDs\u306fD2, D3, D9, D10\u306e4\u3064\u3067\u3042\u308b\u304c\u3001\u5199\u771f5.3\u306b\u304a\u3044\u3066\u306fD1\u304c\u5149\u3063\u3066\u3044\u308b\u3088\u3046\u306b\u8868\u3055\u308c\u3066\u3044\u308b\u3002\nAvnet\u793e\u306e\u8cc7\u6599(xlx_s9_lx9_fpga_microboard-ug072711.pdf)\u306b\u306f\u4ee5\u4e0b\u306e\u3088\u3046\u306a\u8868\u304c2.6.1 User LEDs\u306b\u3042\u308b\u3002\n\n\n\nNet Name\nReference\nFPGA Pin#\n\n\n\n\nFPGA_GPIO_LED1\nD2\nP4\n\n\nFPGA_GPIO_LED2\nD3\nL6\n\n\nFPGA_GPIO_LED3\nD9\nF5\n\n\nFPGA_GPIO_LED4\nD10\nC2\n\n\n\n\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30fc\u30b9ZERO No.4\u306e5\u7ae0\u306e\u8a18\u4e8b\u3067\u306fUCF\u30d5\u30a1\u30a4\u30eb\u5185\u306eled\u306e\u5b9a\u7fa9\u3092\nNET led LOC = P4 | IOSTANDARD = LVCMOS18;\n\u3068\u3057\u3066\u3044\u308b\u306e\u3067\u3001D2\u306e\u70b9\u6ec5\u304c\u6b63\u3057\u3044\u52d5\u4f5c\u3068\u306a\u308b\u3002\nCQ\u51fa\u7248\u306e\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30fc\u30b9ZERO No.4\u306e\u8a18\u4e8b\u306e\u3046\u3061\u30015\u7ae0\u306e\u5199\u771f5.3\u304c\u3069\u3046\u3082\u9593\u9055\u3063\u3066\u3044\u308b\u3088\u3046\u3060\u3002\n\nMicroBoard\u306eUser LEDs\u306fD2, D3, D9, D10\u306e4\u3064\u3067\u3042\u308b\u304c\u3001\u5199\u771f5.3\u306b\u304a\u3044\u3066\u306fD1\u304c\u5149\u3063\u3066\u3044\u308b\u3088\u3046\u306b\u8868\u3055\u308c\u3066\u3044\u308b\u3002\n\nAvnet\u793e\u306e\u8cc7\u6599(xlx_s9_lx9_fpga_microboard-ug072711.pdf)\u306b\u306f\u4ee5\u4e0b\u306e\u3088\u3046\u306a\u8868\u304c2.6.1 User LEDs\u306b\u3042\u308b\u3002\n\n\n| Net Name | Reference | FPGA Pin# |\n|:-----------|------------:|:------------:|\n| FPGA_GPIO_LED1 | D2 | P4 |\n| FPGA_GPIO_LED2 | D3 | L6 |\n| FPGA_GPIO_LED3 | D9 | F5 |\n| FPGA_GPIO_LED4 | D10 | C2 |\n\n\n\u30a4\u30f3\u30bf\u30fc\u30d5\u30a7\u30fc\u30b9ZERO No.4\u306e5\u7ae0\u306e\u8a18\u4e8b\u3067\u306fUCF\u30d5\u30a1\u30a4\u30eb\u5185\u306eled\u306e\u5b9a\u7fa9\u3092\n`NET led LOC = P4 | IOSTANDARD = LVCMOS18;`\n\u3068\u3057\u3066\u3044\u308b\u306e\u3067\u3001D2\u306e\u70b9\u6ec5\u304c\u6b63\u3057\u3044\u52d5\u4f5c\u3068\u306a\u308b\u3002\n", "tags": ["FPGA"]}