// Seed: 3811431208
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_6;
  tri0 id_8;
  assign id_6 = id_6;
  always #(1) begin : LABEL_0
    id_8 = id_4 < id_2 + id_7;
  end
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  module_0 modCall_1 (
      id_4,
      id_5,
      id_5,
      id_5,
      id_4
  );
  wire id_6;
  always @(posedge 1) if (1) id_3[(1'b0) : 1] = 1;
endmodule
